<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myip_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.ASSOCIATED_RESET">m00_bram_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_wrdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rddata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:description>BRAM_CTRL</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MASTER_TYPE"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_BRAM.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 18 05:25:14 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:88233467</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myip_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 18 05:25:14 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:88233467</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 18 05:25:14 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f096f1f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myip_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 18 05:25:14 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f096f1f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_wrdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rddata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram We Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0_5/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/src/integer_MAC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/src/mm_multiplier.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/src/my_pe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myip_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0_5/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/src/integer_MAC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/src/mm_multiplier.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/src/my_pe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89bb/hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myip_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myip_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram We Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myip_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>28</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:myip:1.0_ARCHIVE_LOCATION">/home/ltmin/vivado_prj/zed/hsd2017/lab7/lab7_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c217194_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c4ac1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c386b43_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604196f2_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3477617d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d810568_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e5b3b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b4c1d7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab06c60_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d34532_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bd39b8_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbcfdf7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac2601_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b6be5e_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a62bbf_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53505e89_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e97c14d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c94e14_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f0c8f_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629645d1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7314c28b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4806dc51_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248db608_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eaf5819_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353c3785_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58415614_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f30142_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6762cb9c_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7862ce29_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7805c9_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9309a4_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d76a94d_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac65d19_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621a41a0_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3273b4fd_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ba554_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da080ad_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2d0a70_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73584c0_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbbfe52_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b94848b_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5680603c_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e054bf_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3782e6_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b703e5f_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653cf474_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57af0d13_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a2e390_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d62b90_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303c601_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d6fdf0_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5e2f8e_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5af60f_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdb8e6b_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdb49e_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53297ba9_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73633bee_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ac8baf_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa121ad_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6aea7f_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11163105_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd5c629_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155a2a1d_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ad97d3_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110d79d8_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76949602_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39659f_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33648df3_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2211a772_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f68940_ARCHIVE_LOCATION">c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e97c5b_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d08d22d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3229f8dd_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71043b11_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a0d6f2_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2eaf2b_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db14615_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c807c4_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788a145_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bf4298_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64071663_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac2fbef_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17282b92_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457e629a_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7cf966_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e18d8eb_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642c399c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85ae0c1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35589655_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41eeb08a_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256cf583_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c29002_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb19b0b_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1801da94_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba31654_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d6479c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5f2eed_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ee1523_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76611b18_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312ee23e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e8bdf_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63387303_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ffc3c1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e1ff41_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699fe731_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86c3d14_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a1ed06_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e587f7_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307ee405_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7f9313_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3927c919_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b451e1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57eb9324_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e86e15c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2448c39d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a472a16_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273f9b75_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ccd063_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf4647d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4974d4_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd22ccf_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0d22b1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b18be84_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f4376e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e50fd3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20cadbe4_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb4e6db_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1b38eb_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414a2a40_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9f4d62_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1077a1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f81a426_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1f9924_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7921e3ee_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f3b7e8_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419986fc_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddaedb1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e86b50a_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbb1f92_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4d06b4_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3e1b87_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d33445_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daf6b31_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e9da23_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff84785_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbb141e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c307a60_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b13c4d7_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782ff18c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d981bd1_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ffa1b5_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a955456_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c0b26e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13416807_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6210992b_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db8390c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189d0172_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e5b788_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c324b00_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7f8d2a_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea174a5_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fc13bb_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ea6bfd_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af288aa_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd383de_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657449a6_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5498d357_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a69db86_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c178928_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19642cbe_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301de114_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6547e6_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bff3785_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f343f8_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730dfdc0_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cf0f74_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7312f216_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8bc1ff_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b65807f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582e1796_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab2e06f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab15e60_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d1cb73_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43716fd0_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695dbf9f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b5cb4d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caddfe8_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63adcaf9_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bff762_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6207df9b_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6cf53f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d255b96_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ec40ec_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87458ef_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a0e027_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757a7279_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb85be8_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374135de_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d905d5_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f64e057_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6099f0da_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23416e75_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1885c3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dc230d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6708242_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0116ae_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c554d06_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782f72c4_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ec6084_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fdffc3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7fbe0_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4966c351_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350c2079_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485644a5_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417cc75f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f83a55d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24042597_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f97d7ce_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae1cce7_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112002f6_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da5b7e3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c8bce3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a0936_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ad4a23_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be7fc56_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9537d27_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a5c4a_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b1f0_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee3115c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527dc469_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4522d921_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3735f48_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348bc6a3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd981ce_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a19e44d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@deed20e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580081c7_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315fa757_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1bd2b2_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f17cc9c_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3babeb06_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489808f7_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d24f37_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca1e84_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e493d33_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4087aa25_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eaac33_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392db363_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecdd6a9_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c25f4b7_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550a5dfd_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262de7c8_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d247a00_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee90465_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b80ce9_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2da53e_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b35bddd_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2bef60_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d64d5ba_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e094bc_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1570face_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3030a7eb_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d75d1f_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35779b52_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddc1b6_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565895ef_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f729488_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f6902_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eda6e9_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f030da1_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54624082_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a13712_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510df163_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733ab9b3_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356a883f_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d992066_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d605da_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f3bb22_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73def7c3_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f31775_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185f8a05_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301a31fb_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f026f3e_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c0bdf0_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402d4f08_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4a0220_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68633f07_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d159ede_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624b11f2_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c286092_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57184088_ARCHIVE_LOCATION">/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a1754f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8b4df7_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300b9284_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b91b6c0_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7771f13e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53648f3b_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe13c43_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4404b521_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767a8885_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5068c883_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566344c3_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e43133f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbb6f4f_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f5f278_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf47afd_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5641dbf_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7940bb6d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfc168e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bdb441e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462da645_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1728028c_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434dc382_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35096ed9_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b514e91_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1983c67a_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e968a7_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b179e43_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ff5e38_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f95ecf_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9840df_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5487db3d_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d6373e_ARCHIVE_LOCATION">c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/My_IP/myip_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="333c8cd4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ad5b91a4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0e2ce997"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7345e6b0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a18d5507"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
