8:-out_dir
57:/nfs/home/x/x_ti/Modelsim/FPGA_ADV/keith_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
68:/nfs/home/x/x_ti/Modelsim/FPGA_ADV/keith_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
57:/nfs/home/x/x_ti/Modelsim/FPGA_ADV/keith_impl_1//.jaguarc
73:+incdir+/nfs/home/x/x_ti/Modelsim/Code+/nfs/home/x/x_ti/Modelsim/FPGA_ADV
17:+define+synthesis
