// Seed: 174312109
module module_0 (
    input tri0 id_0
    , id_4,
    input tri id_1,
    output supply0 id_2
);
  assign id_4 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output logic id_2,
    output wire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output supply1 id_8
);
  always @(posedge "") begin : LABEL_0
    if (1) begin : LABEL_0
      id_2 <= 1;
    end else disable id_10;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
endmodule
