// Seed: 1813042777
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2
);
  logic id_3 = 1 < 1'd0;
  type_12(
      1, 1, (1)
  );
  logic id_4;
  logic id_5 = id_2, id_6;
  logic id_7;
  logic id_8;
endmodule
module module_1 (
    output id_0,
    input id_1,
    output id_2
    , id_4,
    input logic id_3
);
  initial begin
    if (1) begin
      if (id_1) begin
        id_2 <= 1 || 1;
      end
    end else id_0 <= 1'b0;
  end
  logic id_5 = 1;
endmodule
