/*
 * This header file contains addresses of Flash, SRAM, and all the necessary peripherals
 *
 *
 */

#ifndef INC_STM32F401XX_H_
#define INC_STM32F401XX_H_


//Base Addresses of Flash and SRAM
#define FLASH_BASEADDR				0x08000000U  		//Base Address of Flash Memory, refer datasheet Pg.51
#define SRAM_BASEADDR				0x20000000U			//Base Address of SRAM, refer datasheet Pg.51
#define ROM_BASEADDR				0x1FFF0000U 		//ST factory bootloader location  refer datasheet Pg.51

//AHBx and APBx Bus Peripheral base addresses
#define PERIPH_BASEADDR				0x40000000U
#define APB1PERIPH_BASEADDR			PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR			0x40010000U
#define AHB1PERIPH_BASEADDR			0x40020000U
#define AHB2PERIPH_BASEADDR			0x50000000U


//Base Addresses of Peripherals mapped to AHB1 bus
#define GPIOA_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOH_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1C00)


#endif /* INC_STM32F401XX_H_ */
