// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes_mix_columns8_HH_
#define _aes_mix_columns8_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct aes_mix_columns8 : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > state_matrix_V_address0;
    sc_out< sc_logic > state_matrix_V_ce0;
    sc_out< sc_logic > state_matrix_V_we0;
    sc_out< sc_lv<16> > state_matrix_V_d0;
    sc_in< sc_lv<16> > state_matrix_V_q0;
    sc_out< sc_lv<4> > state_matrix_V_address1;
    sc_out< sc_logic > state_matrix_V_ce1;
    sc_in< sc_lv<16> > state_matrix_V_q1;
    sc_out< sc_lv<4> > constant_matrix_0_V_address0;
    sc_out< sc_logic > constant_matrix_0_V_ce0;
    sc_in< sc_lv<6> > constant_matrix_0_V_q0;
    sc_out< sc_lv<4> > constant_matrix_1_V_address0;
    sc_out< sc_logic > constant_matrix_1_V_ce0;
    sc_in< sc_lv<6> > constant_matrix_1_V_q0;
    sc_out< sc_lv<4> > constant_matrix_2_V_address0;
    sc_out< sc_logic > constant_matrix_2_V_ce0;
    sc_in< sc_lv<6> > constant_matrix_2_V_q0;
    sc_out< sc_lv<4> > constant_matrix_3_V_address0;
    sc_out< sc_logic > constant_matrix_3_V_ce0;
    sc_in< sc_lv<6> > constant_matrix_3_V_q0;
    sc_in< sc_lv<2> > constant_matrix_V_offset;
    sc_out< sc_lv<12> > multiplication_V_address0;
    sc_out< sc_logic > multiplication_V_ce0;
    sc_in< sc_lv<8> > multiplication_V_q0;
    sc_out< sc_lv<12> > multiplication_V_address1;
    sc_out< sc_logic > multiplication_V_ce1;
    sc_in< sc_lv<8> > multiplication_V_q1;


    // Module declarations
    aes_mix_columns8(sc_module_name name);
    SC_HAS_PROCESS(aes_mix_columns8);

    ~aes_mix_columns8();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > zext_ln101_fu_221_p1;
    sc_signal< sc_lv<5> > zext_ln101_reg_447;
    sc_signal< sc_lv<3> > column_index_fu_231_p2;
    sc_signal< sc_lv<3> > column_index_reg_455;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln103_fu_225_p2;
    sc_signal< sc_lv<3> > xor_ln180_fu_242_p2;
    sc_signal< sc_lv<3> > xor_ln180_reg_465;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<13> > trunc_ln544_fu_270_p1;
    sc_signal< sc_lv<13> > trunc_ln544_reg_485;
    sc_signal< sc_lv<13> > trunc_ln544_1_fu_274_p1;
    sc_signal< sc_lv<13> > trunc_ln544_1_reg_490;
    sc_signal< sc_lv<6> > zext_ln180_fu_278_p1;
    sc_signal< sc_lv<6> > zext_ln180_reg_495;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<13> > trunc_ln544_2_fu_282_p1;
    sc_signal< sc_lv<13> > trunc_ln544_2_reg_500;
    sc_signal< sc_lv<13> > trunc_ln110_fu_286_p1;
    sc_signal< sc_lv<13> > trunc_ln110_reg_505;
    sc_signal< sc_lv<3> > row_index_fu_296_p2;
    sc_signal< sc_lv<3> > row_index_reg_513;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > add_ln180_fu_318_p2;
    sc_signal< sc_lv<6> > add_ln180_reg_518;
    sc_signal< sc_lv<1> > icmp_ln110_fu_290_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<13> > add_ln719_1_fu_392_p2;
    sc_signal< sc_lv<13> > add_ln719_1_reg_553;
    sc_signal< sc_lv<13> > add_ln719_2_fu_409_p2;
    sc_signal< sc_lv<13> > add_ln719_2_reg_558;
    sc_signal< sc_lv<8> > multiplication_V_loa_reg_563;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > multiplication_V_loa_1_reg_568;
    sc_signal< sc_lv<3> > column_index_0_reg_190;
    sc_signal< sc_lv<3> > row_index_0_reg_202;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln106_fu_237_p1;
    sc_signal< sc_lv<64> > zext_ln180_18_fu_248_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_253_p3;
    sc_signal< sc_lv<64> > zext_ln180_19_fu_265_p1;
    sc_signal< sc_lv<64> > zext_ln544_fu_328_p1;
    sc_signal< sc_lv<64> > sext_ln78_fu_353_p1;
    sc_signal< sc_lv<64> > sext_ln719_fu_375_p1;
    sc_signal< sc_lv<64> > sext_ln719_1_fu_414_p1;
    sc_signal< sc_lv<64> > sext_ln719_2_fu_418_p1;
    sc_signal< sc_lv<64> > zext_ln180_22_fu_422_p1;
    sc_signal< sc_lv<4> > tmp_fu_213_p3;
    sc_signal< sc_lv<4> > sext_ln180_fu_262_p1;
    sc_signal< sc_lv<5> > tmp_2_fu_306_p3;
    sc_signal< sc_lv<6> > zext_ln180_21_fu_314_p1;
    sc_signal< sc_lv<5> > zext_ln180_20_fu_302_p1;
    sc_signal< sc_lv<5> > add_ln544_fu_323_p2;
    sc_signal< sc_lv<5> > trunc_ln78_fu_336_p1;
    sc_signal< sc_lv<13> > zext_ln78_cast_fu_340_p3;
    sc_signal< sc_lv<13> > add_ln78_fu_348_p2;
    sc_signal< sc_lv<5> > trunc_ln719_fu_358_p1;
    sc_signal< sc_lv<13> > zext_ln719_1_cast_fu_362_p3;
    sc_signal< sc_lv<13> > add_ln719_fu_370_p2;
    sc_signal< sc_lv<5> > trunc_ln719_1_fu_380_p1;
    sc_signal< sc_lv<13> > zext_ln719_2_cast_fu_384_p3;
    sc_signal< sc_lv<5> > trunc_ln719_2_fu_397_p1;
    sc_signal< sc_lv<13> > zext_ln719_3_cast_fu_401_p3;
    sc_signal< sc_lv<8> > xor_ln719_1_fu_430_p2;
    sc_signal< sc_lv<8> > xor_ln719_fu_426_p2;
    sc_signal< sc_lv<8> > xor_ln719_2_fu_436_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<61> ap_const_lv61_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln180_fu_318_p2();
    void thread_add_ln544_fu_323_p2();
    void thread_add_ln719_1_fu_392_p2();
    void thread_add_ln719_2_fu_409_p2();
    void thread_add_ln719_fu_370_p2();
    void thread_add_ln78_fu_348_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_column_index_fu_231_p2();
    void thread_constant_matrix_0_V_address0();
    void thread_constant_matrix_0_V_ce0();
    void thread_constant_matrix_1_V_address0();
    void thread_constant_matrix_1_V_ce0();
    void thread_constant_matrix_2_V_address0();
    void thread_constant_matrix_2_V_ce0();
    void thread_constant_matrix_3_V_address0();
    void thread_constant_matrix_3_V_ce0();
    void thread_icmp_ln103_fu_225_p2();
    void thread_icmp_ln110_fu_290_p2();
    void thread_multiplication_V_address0();
    void thread_multiplication_V_address1();
    void thread_multiplication_V_ce0();
    void thread_multiplication_V_ce1();
    void thread_row_index_fu_296_p2();
    void thread_sext_ln180_fu_262_p1();
    void thread_sext_ln719_1_fu_414_p1();
    void thread_sext_ln719_2_fu_418_p1();
    void thread_sext_ln719_fu_375_p1();
    void thread_sext_ln78_fu_353_p1();
    void thread_state_matrix_V_address0();
    void thread_state_matrix_V_address1();
    void thread_state_matrix_V_ce0();
    void thread_state_matrix_V_ce1();
    void thread_state_matrix_V_d0();
    void thread_state_matrix_V_we0();
    void thread_tmp_2_fu_306_p3();
    void thread_tmp_fu_213_p3();
    void thread_tmp_s_fu_253_p3();
    void thread_trunc_ln110_fu_286_p1();
    void thread_trunc_ln544_1_fu_274_p1();
    void thread_trunc_ln544_2_fu_282_p1();
    void thread_trunc_ln544_fu_270_p1();
    void thread_trunc_ln719_1_fu_380_p1();
    void thread_trunc_ln719_2_fu_397_p1();
    void thread_trunc_ln719_fu_358_p1();
    void thread_trunc_ln78_fu_336_p1();
    void thread_xor_ln180_fu_242_p2();
    void thread_xor_ln719_1_fu_430_p2();
    void thread_xor_ln719_2_fu_436_p2();
    void thread_xor_ln719_fu_426_p2();
    void thread_zext_ln101_fu_221_p1();
    void thread_zext_ln106_fu_237_p1();
    void thread_zext_ln180_18_fu_248_p1();
    void thread_zext_ln180_19_fu_265_p1();
    void thread_zext_ln180_20_fu_302_p1();
    void thread_zext_ln180_21_fu_314_p1();
    void thread_zext_ln180_22_fu_422_p1();
    void thread_zext_ln180_fu_278_p1();
    void thread_zext_ln544_fu_328_p1();
    void thread_zext_ln719_1_cast_fu_362_p3();
    void thread_zext_ln719_2_cast_fu_384_p3();
    void thread_zext_ln719_3_cast_fu_401_p3();
    void thread_zext_ln78_cast_fu_340_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
