// Seed: 2616782704
module module_0 (
    access,
    id_2,
    module_0
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_9 = 0;
  output wire id_1;
  assign id_2 = id_3;
  assign id_2 = id_2 ? id_2 : (id_3);
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    input uwire id_16
);
  logic id_18;
  ;
  xor primCall (id_0, id_10, id_8, id_9, id_11, id_3, id_13, id_15, id_12, id_2, id_16, id_1);
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
endmodule
