<profile>

<section name = "Vivado HLS Report for 'TPG'" level="0">
<item name = "Date">Tue May 21 19:06:16 2019
</item>
<item name = "Version">2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)</item>
<item name = "Project">BCP</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.33, 6.89, 1.04</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 185</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 135, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="algo_unpacked_am_bkb_U1">algo_unpacked_am_bkb, i0 * (i1 + i2)</column>
<column name="algo_unpacked_mulcud_U2">algo_unpacked_mulcud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_0_peak_reg_V_writ_fu_388_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp3_fu_371_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp4_fu_383_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp5_fu_377_p2">+, 0, 0, 9, 19, 19</column>
<column name="p_neg_fu_234_p2">-, 0, 0, 24, 1, 24</column>
<column name="r_V_2_fu_259_p2">-, 0, 0, 25, 25, 25</column>
<column name="r_V_4_2_fu_301_p2">-, 0, 0, 24, 24, 24</column>
<column name="r_V_4_3_fu_351_p2">-, 0, 0, 24, 24, 24</column>
<column name="or_cond_fu_403_p2">and, 0, 0, 1, 1, 1</column>
<column name="icmp_fu_210_p2">icmp, 0, 0, 3, 7, 1</column>
<column name="tmp_1_fu_394_p2">icmp, 0, 0, 7, 19, 19</column>
<column name="tmp_2_fu_398_p2">icmp, 0, 0, 7, 19, 1</column>
<column name="agg_result_V_1_fu_425_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmpPeak_V_fu_418_p3">select, 0, 0, 16, 1, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_icmp_reg_495">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_r_0_peak_reg_V_read_1_reg_460">19, 0, 19, 0</column>
<column name="icmp_reg_495">1, 0, 1, 0</column>
<column name="mul_V_reg_485">19, 0, 19, 0</column>
<column name="r_0_peak_reg_V_read_1_reg_460">19, 0, 19, 0</column>
<column name="r_0_peak_reg_V_writ_reg_500">19, 0, 19, 0</column>
<column name="r_0_shift_reg_V_rea_reg_479">14, 0, 14, 0</column>
<column name="r_3_shift_reg_V_rea_reg_473">14, 0, 14, 0</column>
<column name="tmp_6_reg_490">12, 0, 12, 0</column>
<column name="tmp_s_reg_467">14, 0, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, TPG, return value</column>
<column name="ap_return_1">out, 19, ap_ctrl_hs, TPG, return value</column>
<column name="data_int_V">in, 14, ap_none, data_int_V, scalar</column>
<column name="r_0_shift_reg_V_i">in, 14, ap_ovld, r_0_shift_reg_V, pointer</column>
<column name="r_0_shift_reg_V_o">out, 14, ap_ovld, r_0_shift_reg_V, pointer</column>
<column name="r_0_shift_reg_V_o_ap_vld">out, 1, ap_ovld, r_0_shift_reg_V, pointer</column>
<column name="r_1_shift_reg_V_i">in, 14, ap_ovld, r_1_shift_reg_V, pointer</column>
<column name="r_1_shift_reg_V_o">out, 14, ap_ovld, r_1_shift_reg_V, pointer</column>
<column name="r_1_shift_reg_V_o_ap_vld">out, 1, ap_ovld, r_1_shift_reg_V, pointer</column>
<column name="r_2_shift_reg_V_i">in, 14, ap_ovld, r_2_shift_reg_V, pointer</column>
<column name="r_2_shift_reg_V_o">out, 14, ap_ovld, r_2_shift_reg_V, pointer</column>
<column name="r_2_shift_reg_V_o_ap_vld">out, 1, ap_ovld, r_2_shift_reg_V, pointer</column>
<column name="r_3_shift_reg_V_i">in, 14, ap_ovld, r_3_shift_reg_V, pointer</column>
<column name="r_3_shift_reg_V_o">out, 14, ap_ovld, r_3_shift_reg_V, pointer</column>
<column name="r_3_shift_reg_V_o_ap_vld">out, 1, ap_ovld, r_3_shift_reg_V, pointer</column>
<column name="r_0_peak_reg_V_read">in, 19, ap_none, r_0_peak_reg_V_read, scalar</column>
</table>
</item>
</section>
</profile>
