//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.10.02
//Created Time: Fri Apr  4 23:48:30 2025

`timescale 100 ps/100 ps
module DDS_II_Top(
	clk_i,
	rst_n_i,
	phase_valid_i,
	phase_inc_i,
	phase_out_o,
	sine_o,
	data_valid_o
);
input clk_i;
input rst_n_i;
input phase_valid_i;
input [31:0] phase_inc_i;
output [31:0] phase_out_o;
output [9:0] sine_o;
output data_valid_o;
wire GND;
wire VCC;
wire clk_i;
wire data_valid_o;
wire [31:0] phase_inc_i;
wire [31:0] phase_out_o;
wire phase_valid_i;
wire rst_n_i;
wire [9:0] sine_o;
wire \u_dds_compiler_core/w_phase_valid ;
wire \u_dds_compiler_core/n72_5 ;
wire \u_dds_compiler_core/w0_phase_valid ;
wire [31:0] \u_dds_compiler_core/w_chX_poff ;
wire [31:0] \u_dds_compiler_core/w_chX_pinc ;
wire [0:0] \u_dds_compiler_core/w_chX_resync ;
wire [31:0] \u_dds_compiler_core/w0_phase_out ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n64_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n65_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n66_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n67_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1254_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1253_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1252_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1251_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1247_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1245_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1240_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1239_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1238_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1236_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1234_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1233_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1232_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1231_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1230_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1229_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1228_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1227_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1226_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1225_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1224_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_11 ;
wire [3:0] \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n92_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n93_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n94_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n95_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n96_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n97_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n98_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n99_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n100_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n101_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n102_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n103_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n104_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n105_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n106_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n107_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n108_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n109_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n110_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n111_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n112_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n113_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n114_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n115_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n116_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n117_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n118_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n119_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n120_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n121_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n122_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n123_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n9_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n8_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n7_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_5 ;
wire \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/n91_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n91_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n90_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n90_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n89_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n89_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n88_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n88_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n87_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n87_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n86_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n86_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n85_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n85_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n84_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n84_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n83_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n83_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n82_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n82_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n81_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n81_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n80_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n80_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n253_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n253_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n252_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n252_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n251_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n251_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n250_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n250_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n249_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n249_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n248_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n248_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n247_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n247_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n246_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n246_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n245_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n245_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n244_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n244_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n243_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n243_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n242_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n242_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n241_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n241_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n240_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n240_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n239_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n239_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n238_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n238_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n237_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n237_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n236_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n236_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n235_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n235_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n234_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n234_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n233_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n233_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n232_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n232_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n231_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n231_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n230_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n230_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n229_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n229_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n228_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n228_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n227_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n227_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n226_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n226_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n225_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n225_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n224_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n224_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n223_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n223_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n222_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n222_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n10_6 ;
wire [3:0] \u_dds_compiler_core/u_dds_pha_gen/local_cnt ;
wire [31:0] \u_dds_compiler_core/u_dds_pha_gen/accu_reg ;
wire [31:0] \u_dds_compiler_core/u_dds_pha_gen/accu_off ;
wire [31:0] \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] ;
wire \u_dds_compiler_core/u_dds_lut_table/n519_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n520_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n521_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n522_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n523_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n524_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n467_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n519_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n521_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n467_22 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_40 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_41 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n458_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n459_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n460_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n461_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n462_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n463_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n464_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n465_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n466_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n525_5 ;
wire [6:0] \u_dds_compiler_core/u_dds_lut_table/lut_addr ;
wire [31:0] \u_dds_compiler_core/u_dds_lut_table/r1_addr ;
wire [31:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] ;
wire [3:0] \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid ;
wire [31:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] ;
wire [31:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] ;
wire [31:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] ;
wire [31:22] \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin ;
wire [9:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[0] ;
wire [9:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] ;
wire [9:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[1] ;
wire [9:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] ;
wire [9:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[2] ;
wire [9:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] ;
wire [8:0] \u_dds_compiler_core/u_dds_lut_table/rom_douta ;
wire [8:0] \u_dds_compiler_core/u_dds_lut_table/rom_doutb ;
wire [35:17] \u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/n64_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n64_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n64_s2 .INIT=16'h7F80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n65_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n65_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n65_s2 .INIT=8'h78;
LUT2 \u_dds_compiler_core/u_dds_pha_cfg/n66_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n66_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n66_s2 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/n67_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3]),
	.I3(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n67_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n67_s2 .INIT=16'h00FE;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s6  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3]),
	.I3(phase_valid_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s6 .INIT=16'h0100;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1254_s2  (
	.I0(phase_inc_i[1]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1254_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1254_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1253_s2  (
	.I0(phase_inc_i[2]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1253_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1253_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1252_s2  (
	.I0(phase_inc_i[3]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1252_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1252_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1251_s2  (
	.I0(phase_inc_i[4]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1251_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1251_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1247_s2  (
	.I0(phase_inc_i[8]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1247_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1247_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1245_s2  (
	.I0(phase_inc_i[10]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1245_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1245_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1240_s2  (
	.I0(phase_inc_i[15]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1240_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1240_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1239_s2  (
	.I0(phase_inc_i[16]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1239_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1239_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1238_s2  (
	.I0(phase_inc_i[17]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1238_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1238_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1236_s2  (
	.I0(phase_inc_i[19]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1236_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1236_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1234_s2  (
	.I0(phase_inc_i[21]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1234_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1234_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1233_s2  (
	.I0(phase_inc_i[22]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1233_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1233_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1232_s2  (
	.I0(phase_inc_i[23]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1232_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1232_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1231_s2  (
	.I0(phase_inc_i[24]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1231_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1231_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1230_s2  (
	.I0(phase_inc_i[25]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1230_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1230_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1229_s2  (
	.I0(phase_inc_i[26]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1229_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1229_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1228_s2  (
	.I0(phase_inc_i[27]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1228_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1228_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1227_s2  (
	.I0(phase_inc_i[28]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1227_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1227_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1226_s2  (
	.I0(phase_inc_i[29]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1226_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1226_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1225_s2  (
	.I0(phase_inc_i[30]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1225_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1225_s2 .INIT=8'h20;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1224_s2  (
	.I0(phase_inc_i[31]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1224_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1224_s2 .INIT=8'h20;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s5  (
	.I0(phase_inc_i[20]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s5  (
	.I0(phase_inc_i[18]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s5  (
	.I0(phase_inc_i[14]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s5  (
	.I0(phase_inc_i[13]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s5  (
	.I0(phase_inc_i[12]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s5  (
	.I0(phase_inc_i[11]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s5  (
	.I0(phase_inc_i[9]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s5  (
	.I0(phase_inc_i[7]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s5  (
	.I0(phase_inc_i[6]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s5  (
	.I0(phase_inc_i[5]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s5 .INIT=16'h20FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s7  (
	.I0(phase_inc_i[0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_11 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s7 .INIT=16'h20FF;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n64_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n65_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n66_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n67_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_31_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [31])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_30_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [30])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_29_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [29])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_28_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [28])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_27_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [27])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_poff [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_31_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1224_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [31])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_31_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_30_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1225_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [30])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_30_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_29_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1226_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [29])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_29_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_28_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1227_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [28])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_28_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1228_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [27])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_27_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1229_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1230_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1231_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1232_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1233_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1234_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1236_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1238_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1239_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1240_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1245_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1247_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1251_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1252_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1253_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1254_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_resync_0_s0  (
	.D(\u_dds_compiler_core/w_chX_resync [0]),
	.CLK(clk_i),
	.RESET(rst_n_i),
	.Q(\u_dds_compiler_core/w_chX_resync [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_resync_0_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0  (
	.D(phase_valid_i),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_11 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s1 .INIT=1'b0;
INV \u_dds_compiler_core/u_dds_pha_cfg/n72_s2  (
	.I(rst_n_i),
	.O(\u_dds_compiler_core/n72_5 )
);
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n58_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/n58_5 ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n58_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n58_s0 .INIT=4'h4;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n92_s0  (
	.I0(\u_dds_compiler_core/w_chX_pinc [31]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/n60_1 ),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n92_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n92_s0 .INIT=8'hAC;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n93_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n61_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [30]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n93_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n93_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n94_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n62_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [29]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n94_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n94_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n95_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n63_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [28]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n95_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n95_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n96_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n64_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [27]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n96_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n96_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n97_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n65_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [26]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n97_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n97_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n98_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n66_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [25]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n98_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n98_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n99_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n67_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [24]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n99_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n99_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n100_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n68_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [23]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n100_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n100_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n101_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n69_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [22]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n101_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n101_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n102_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n70_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [21]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n102_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n102_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n103_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n71_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [20]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n103_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n103_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n104_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n72_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [19]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n104_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n104_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n105_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n73_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [18]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n105_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n105_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n106_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n74_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [17]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n106_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n106_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n107_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n75_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [16]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n107_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n107_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n108_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n76_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [15]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n108_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n108_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n109_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n77_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [14]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n109_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n109_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n110_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n78_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [13]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n110_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n110_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n111_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n79_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [12]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n111_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n111_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n112_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n80_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [11]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n112_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n112_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n113_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n81_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [10]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n113_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n113_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n114_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n82_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [9]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n114_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n114_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n115_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n83_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [8]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n115_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n115_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n116_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n84_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [7]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n116_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n116_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n117_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n85_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [6]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n117_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n117_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n118_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n86_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [5]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n118_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n118_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n119_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n87_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [4]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n119_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n119_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n120_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n88_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [3]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n120_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n120_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n121_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n89_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [2]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n121_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n121_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n122_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n90_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [1]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n122_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n122_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n123_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n91_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [0]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n123_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n123_s0 .INIT=8'hCA;
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n9_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n9_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n9_s0 .INIT=4'h6;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n8_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n8_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n8_s0 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n7_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n7_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n7_s0 .INIT=16'h7F80;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n58_s1  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.I3(\u_dds_compiler_core/w_phase_valid ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n58_5 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n58_s1 .INIT=16'h0100;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n8_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n9_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n10_6 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_31_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n92_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [31])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_31_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_30_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n93_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [30])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_30_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_29_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n94_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [29])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_29_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_28_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n95_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [28])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_28_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n96_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n97_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n98_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n99_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n100_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n101_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n102_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n103_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n104_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n105_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n106_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n107_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n108_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n109_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n110_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n111_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n112_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n113_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n114_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n115_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n116_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n117_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n118_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n119_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n120_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n121_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n122_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n123_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_31_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [31])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_30_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [30])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_29_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [29])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_28_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [28])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_27_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_31_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n222_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [31])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_30_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n223_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [30])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_29_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n224_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [29])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_28_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n225_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [28])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n226_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n227_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n228_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n229_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n230_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n231_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n232_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n233_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n234_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n235_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n236_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n237_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n238_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n239_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n240_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n241_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n242_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n243_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n244_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n245_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n246_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n247_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n248_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n249_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n250_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n251_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n252_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n253_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_31_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [31])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_30_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [30])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_29_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [29])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_28_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [28])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n7_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n58_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0 .INIT=1'b0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n91_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/w_chX_pinc [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n91_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n91_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n91_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n90_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/w_chX_pinc [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n91_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n90_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n90_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n90_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n89_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/w_chX_pinc [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n90_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n89_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n89_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n89_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n88_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/w_chX_pinc [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n89_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n88_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n88_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n88_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n87_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/w_chX_pinc [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n88_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n87_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n87_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n87_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n86_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/w_chX_pinc [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n87_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n86_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n86_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n86_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n85_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/w_chX_pinc [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n86_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n85_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n85_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n85_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n84_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/w_chX_pinc [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n85_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n84_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n84_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n84_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n83_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/w_chX_pinc [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n84_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n83_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n83_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n83_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n82_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/w_chX_pinc [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n83_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n82_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n82_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n82_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n81_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/w_chX_pinc [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n82_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n81_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n81_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n81_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n80_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/w_chX_pinc [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n81_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n80_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n80_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n80_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n79_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/w_chX_pinc [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n80_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n79_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n79_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n78_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/w_chX_pinc [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n78_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n78_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n77_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/w_chX_pinc [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n77_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n77_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n76_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/w_chX_pinc [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n76_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n76_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n75_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/w_chX_pinc [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n75_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n75_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n74_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/w_chX_pinc [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n74_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n74_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n73_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/w_chX_pinc [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n73_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n73_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n72_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/w_chX_pinc [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n72_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n72_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n71_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/w_chX_pinc [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n71_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n71_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n70_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/w_chX_pinc [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n70_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n70_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n69_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/w_chX_pinc [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n69_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n69_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n68_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/w_chX_pinc [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n68_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n68_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n67_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/w_chX_pinc [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n67_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n67_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n66_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/w_chX_pinc [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n66_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n66_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n65_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/w_chX_pinc [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n65_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n65_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n64_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27]),
	.I1(\u_dds_compiler_core/w_chX_pinc [27]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n64_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n64_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n63_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [28]),
	.I1(\u_dds_compiler_core/w_chX_pinc [28]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n63_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n63_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n62_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [29]),
	.I1(\u_dds_compiler_core/w_chX_pinc [29]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n62_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n62_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n61_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [30]),
	.I1(\u_dds_compiler_core/w_chX_pinc [30]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n61_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n61_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n60_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [31]),
	.I1(\u_dds_compiler_core/w_chX_pinc [31]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n60_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n60_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n60_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n253_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n253_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n253_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n253_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n252_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n253_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n252_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n252_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n252_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n251_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n252_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n251_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n251_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n251_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n250_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n251_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n250_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n250_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n250_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n249_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n250_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n249_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n249_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n249_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n248_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n249_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n248_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n248_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n248_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n247_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n248_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n247_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n247_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n247_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n246_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n247_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n246_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n246_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n246_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n245_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n246_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n245_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n245_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n245_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n244_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n245_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n244_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n244_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n244_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n243_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n244_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n243_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n243_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n243_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n242_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n243_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n242_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n242_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n242_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n241_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n242_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n241_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n241_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n241_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n240_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n241_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n240_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n240_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n240_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n239_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n240_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n239_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n239_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n239_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n238_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n239_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n238_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n238_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n238_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n237_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n238_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n237_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n237_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n237_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n236_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n237_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n236_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n236_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n236_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n235_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n236_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n235_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n235_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n235_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n234_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n235_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n234_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n234_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n234_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n233_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n234_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n233_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n233_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n233_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n232_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n233_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n232_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n232_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n232_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n231_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n232_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n231_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n231_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n231_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n230_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n231_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n230_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n230_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n230_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n229_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n230_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n229_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n229_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n229_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n228_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n229_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n228_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n228_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n228_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n227_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n228_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n227_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n227_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n227_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n226_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [27]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n227_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n226_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n226_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n226_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n225_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [28]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [28]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n226_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n225_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n225_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n225_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n224_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [29]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [29]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n225_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n224_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n224_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n224_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n223_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [30]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [30]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n224_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n223_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n223_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n223_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n222_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [31]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [31]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n223_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n222_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n222_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n222_s .ALU_MODE=0;
LUT1 \u_dds_compiler_core/u_dds_pha_gen/n10_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n10_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n10_s2 .INIT=2'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n519_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [29]),
	.I1(\u_dds_compiler_core/w0_phase_out [27]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n519_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [28]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n519_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n519_s0 .INIT=16'h4FB0;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n520_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [27]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n519_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n520_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n520_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n521_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [29]),
	.I1(\u_dds_compiler_core/w0_phase_out [25]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n521_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [26]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n521_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n521_s0 .INIT=16'hF40B;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n522_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n521_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n522_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n522_s0 .INIT=4'h9;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n523_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [23]),
	.I1(\u_dds_compiler_core/w0_phase_out [22]),
	.I2(\u_dds_compiler_core/w0_phase_out [29]),
	.I3(\u_dds_compiler_core/w0_phase_out [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n523_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n523_s0 .INIT=16'h0EF1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n524_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [29]),
	.I1(\u_dds_compiler_core/w0_phase_out [22]),
	.I2(\u_dds_compiler_core/w0_phase_out [23]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n524_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n524_s0 .INIT=8'h4B;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s32 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s33  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s33 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s34  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n458_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s34 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s35  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n458_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s35 .INIT=16'h0FBB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n459_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n459_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n459_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n459_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n459_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n459_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n459_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n459_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n459_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n459_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n459_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n459_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n459_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n459_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n459_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n459_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n460_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s28 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n460_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s29 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n460_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n460_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n460_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s30 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n460_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n460_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n460_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s31 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n461_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n461_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n461_s28 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n461_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n461_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n461_s29 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n461_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n461_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n461_39 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n461_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n461_s30 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n461_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n461_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n461_37 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n461_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n461_s31 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n462_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n462_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n462_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n462_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n462_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n462_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n462_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n462_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n462_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n462_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n462_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n462_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n462_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n462_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n462_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n462_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n463_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n463_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n463_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n463_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n463_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n463_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n463_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n463_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n463_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n463_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n463_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n463_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n463_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n463_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n463_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n463_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n464_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n464_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n464_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n464_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n464_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n464_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n464_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n464_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n464_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n464_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n464_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n464_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n464_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n464_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n464_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n464_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n465_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n465_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n465_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n465_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n465_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n465_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n465_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n465_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n465_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n465_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n465_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n465_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n465_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n465_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n465_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n465_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n466_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n466_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n466_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n466_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n466_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n466_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n466_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n466_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n466_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n466_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n466_s28 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n466_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n466_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n466_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n466_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n466_s29 .INIT=16'hF0EE;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n467_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n467_22 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n467_21 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n467_s15 .INIT=8'hD0;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n519_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [26]),
	.I1(\u_dds_compiler_core/w0_phase_out [25]),
	.I2(\u_dds_compiler_core/w0_phase_out [29]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n521_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n519_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n519_s1 .INIT=16'h00F1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n521_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [24]),
	.I1(\u_dds_compiler_core/w0_phase_out [23]),
	.I2(\u_dds_compiler_core/w0_phase_out [22]),
	.I3(\u_dds_compiler_core/w0_phase_out [29]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n521_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n521_s1 .INIT=16'h00FE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n458_37 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s22 .INIT=16'h0100;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n458_39 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s23 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n458_41 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s24 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n459_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_38 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n459_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n459_s22 .INIT=8'h78;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n459_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_40 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_41 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n459_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n459_s23 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n460_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n460_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s22 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n460_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n460_37 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s23 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n462_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n462_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n462_s22 .INIT=8'hB4;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n462_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n462_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n462_s23 .INIT=8'hB4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n463_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n463_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n463_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n463_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_40 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n463_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n463_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n464_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n464_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n464_s22 .INIT=16'hFE01;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n464_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n464_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n464_s23 .INIT=16'hFE01;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n465_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n465_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n465_s22 .INIT=8'hE1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n465_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n465_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n465_s23 .INIT=8'hE1;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n466_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n466_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n466_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n466_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n466_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n466_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n467_s16  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n467_22 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n467_s16 .INIT=16'hCAAC;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [28]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s25 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s26 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s27 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_40 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s28 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n458_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n458_41 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n458_s29 .INIT=16'h0001;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n460_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s24 .INIT=4'h1;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n460_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n460_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n460_s25 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n461_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_38 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n461_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n461_s24 .INIT=16'hFD02;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n461_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_40 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n461_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n461_s25 .INIT=16'hFD02;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n458_21 ),
	.CLK(clk_i),
	.Q(sine_o[9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n459_21 ),
	.CLK(clk_i),
	.Q(sine_o[8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n460_21 ),
	.CLK(clk_i),
	.Q(sine_o[7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n461_21 ),
	.CLK(clk_i),
	.Q(sine_o[6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n462_21 ),
	.CLK(clk_i),
	.Q(sine_o[5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n463_21 ),
	.CLK(clk_i),
	.Q(sine_o[4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n464_21 ),
	.CLK(clk_i),
	.Q(sine_o[3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n465_21 ),
	.CLK(clk_i),
	.Q(sine_o[2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n466_21 ),
	.CLK(clk_i),
	.Q(sine_o[1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n467_21 ),
	.CLK(clk_i),
	.Q(sine_o[0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n519_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n520_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n521_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n522_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n523_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n524_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n525_5 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_31_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [31]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_31_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_30_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [30]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_30_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_29_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [29]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_29_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_28_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [28]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_28_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_27_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [27]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_27_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [26]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [25]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [24]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [23]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [22]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [21]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [20]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [19]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [18]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [17]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [16]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [15]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [14]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_13_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [13]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_13_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_12_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [12]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_12_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_11_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [11]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_11_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_10_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [10]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_10_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_9_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [9]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_9_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_8_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [8]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_8_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_7_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [7]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_7_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_6_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [6]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_6_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_5_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [5]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_5_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_4_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [4]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_4_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_3_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [3]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_3_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_2_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [2]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_2_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_1_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [1]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_1_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_0_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [0]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w0_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_31_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_30_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_29_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_28_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_31_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_30_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_29_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_28_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_31_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_30_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_29_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_28_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_31_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_30_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_29_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_28_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_31_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [31]),
	.CLK(clk_i),
	.Q(phase_out_o[31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_30_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [30]),
	.CLK(clk_i),
	.Q(phase_out_o[30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_29_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [29]),
	.CLK(clk_i),
	.Q(phase_out_o[29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_28_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [28]),
	.CLK(clk_i),
	.Q(phase_out_o[28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [27]),
	.CLK(clk_i),
	.Q(phase_out_o[27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [26]),
	.CLK(clk_i),
	.Q(phase_out_o[26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [25]),
	.CLK(clk_i),
	.Q(phase_out_o[25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [24]),
	.CLK(clk_i),
	.Q(phase_out_o[24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [23]),
	.CLK(clk_i),
	.Q(phase_out_o[23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [22]),
	.CLK(clk_i),
	.Q(phase_out_o[22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [21]),
	.CLK(clk_i),
	.Q(phase_out_o[21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [20]),
	.CLK(clk_i),
	.Q(phase_out_o[20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [19]),
	.CLK(clk_i),
	.Q(phase_out_o[19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [18]),
	.CLK(clk_i),
	.Q(phase_out_o[18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [17]),
	.CLK(clk_i),
	.Q(phase_out_o[17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [16]),
	.CLK(clk_i),
	.Q(phase_out_o[16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [15]),
	.CLK(clk_i),
	.Q(phase_out_o[15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [14]),
	.CLK(clk_i),
	.Q(phase_out_o[14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [13]),
	.CLK(clk_i),
	.Q(phase_out_o[13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [12]),
	.CLK(clk_i),
	.Q(phase_out_o[12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [11]),
	.CLK(clk_i),
	.Q(phase_out_o[11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [10]),
	.CLK(clk_i),
	.Q(phase_out_o[10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [9]),
	.CLK(clk_i),
	.Q(phase_out_o[9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [8]),
	.CLK(clk_i),
	.Q(phase_out_o[8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [7]),
	.CLK(clk_i),
	.Q(phase_out_o[7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [6]),
	.CLK(clk_i),
	.Q(phase_out_o[6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [5]),
	.CLK(clk_i),
	.Q(phase_out_o[5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [4]),
	.CLK(clk_i),
	.Q(phase_out_o[4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [3]),
	.CLK(clk_i),
	.Q(phase_out_o[3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [2]),
	.CLK(clk_i),
	.Q(phase_out_o[2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [1]),
	.CLK(clk_i),
	.Q(phase_out_o[1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [0]),
	.CLK(clk_i),
	.Q(phase_out_o[0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [3]),
	.CLK(clk_i),
	.Q(data_valid_o)
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_31_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [31]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_31_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_30_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [30]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_30_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_29_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [29]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [29])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_29_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_28_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [28]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [28])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_28_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [27]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_27_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_0_s0 .INIT=1'b0;
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n458_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n458_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n458_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n458_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n458_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n458_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n458_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n458_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n459_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n459_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n459_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n459_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n459_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n459_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n459_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n459_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n459_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n459_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n459_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n459_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n460_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n460_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n460_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n460_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n460_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n460_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n460_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n460_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n460_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n460_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n460_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n460_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n461_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n461_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n461_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n461_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n461_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n461_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n461_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n461_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n461_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n461_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n461_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n461_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n462_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n462_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n462_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n462_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n462_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n462_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n462_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n462_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n462_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n462_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n462_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n462_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n463_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n463_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n463_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n463_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n463_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n463_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n463_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n463_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n463_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n463_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n463_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n463_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n464_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n464_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n464_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n464_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n464_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n464_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n464_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n464_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n464_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n464_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n464_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n464_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n465_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n465_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n465_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n465_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n465_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n465_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n465_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n465_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n465_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n465_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n465_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n465_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n466_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n466_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n466_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [31]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n466_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n466_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n466_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n466_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n466_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n466_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n466_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n466_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [30]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n466_25 )
);
LUT1 \u_dds_compiler_core/u_dds_lut_table/n525_s2  (
	.I0(\u_dds_compiler_core/w0_phase_out [22]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n525_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n525_s2 .INIT=2'h1;
DFF \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_8_s0  (
	.D(VCC),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/rom_douta [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_8_s0 .INIT=1'b0;
pROMX9 \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s  (
	.CLK(clk_i),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.AD({GND, GND, GND, \u_dds_compiler_core/u_dds_lut_table/lut_addr [6:0], GND, GND, VCC, VCC}),
	.DO({\u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO [35:17], \u_dds_compiler_core/u_dds_lut_table/rom_doutb [8:0], \u_dds_compiler_core/u_dds_lut_table/rom_douta [7:0]})
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_00=288'h0CBF02FFC0B3F029FC09BF422FD07FF41CFD067F416FE04FF810FE037F809FE01BF803FE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_01=288'h18FD060F5177D45AF615FD854F7147E04EF812FE048F9117E442FA0FBE83BFB0E3EC35FB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_02=288'h253A091E923BA88BEB223B085EC20BB47FEE1F3BC79EF1DBC073F11C3C86DF21ABCC67F4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_03=288'h30F5CC0D82F768BADB2E370B5DD2CB78AFDF2B380A9E129B88A3E3283909DE526B9897E7;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_04=288'h3C308EEC33AF14E8C639720E3C938328DDCC36B34D7CE35340D2D133F48CCD432754C6D6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_05=288'h46EA119AA45AAD13AD446BD0EB1432C909B441AD504B7406E4FEBA3EEF0F9BD3DAFCF3C0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_06=288'h51229418C4FE393C904EA4937944D65932984C2692D9B4AE75289F49A8523A3486951EA6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_07=288'h5A5A5666B591B5626F581C55D7456DD95978559E9547C549F94F80536094B84522194688;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .READ_MODE=1'b0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .BIT_WIDTH=18;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .RESET_MODE="SYNC";
endmodule
