Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 16 17:17:08 2023
| Host         : DESKTOP-5IOA873 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ULTRASonicSensor_control_sets_placed.rpt
| Design       : ULTRASonicSensor
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |              19 |            5 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------+-------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+----------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG  |                |                   |                2 |              2 |
|  seg2/CLK_7_SIG |                |                   |                2 |              4 |
|  seg2/CLK_7_SIG |                | seg2/BCD_reg[3]_0 |                1 |              4 |
|  seg2/CLK_7_SIG |                | seg2/clear        |                1 |              4 |
|  clk_IBUF_BUFG  | pga/E[0]       | reset_IBUF        |                3 |              8 |
| ~echo_IBUF_BUFG |                |                   |                6 |             12 |
|  clk_IBUF_BUFG  |                | seg2/clear        |                4 |             15 |
|  clk_IBUF_BUFG  | echo_IBUF_BUFG | pga/E[0]          |                4 |             16 |
|  clk_IBUF_BUFG  | pgb/q          | reset_IBUF        |                6 |             24 |
+-----------------+----------------+-------------------+------------------+----------------+


