#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b383119f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b3833f21b0_0 .net "PC", 31 0, L_000001b3834797c0;  1 drivers
v000001b3833f1a30_0 .net "cycles_consumed", 31 0, v000001b3833f1df0_0;  1 drivers
v000001b3833f1ad0_0 .var "input_clk", 0 0;
v000001b3833f1e90_0 .var "rst", 0 0;
S_000001b3831296a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b383119f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b383331b80 .functor NOR 1, v000001b3833f1ad0_0, v000001b3833deda0_0, C4<0>, C4<0>;
L_000001b383331870 .functor AND 1, v000001b3833c5000_0, v000001b3833c5b40_0, C4<1>, C4<1>;
L_000001b383330b50 .functor AND 1, L_000001b383331870, L_000001b3833f1b70, C4<1>, C4<1>;
L_000001b383331560 .functor AND 1, v000001b3833b5a20_0, v000001b3833b55c0_0, C4<1>, C4<1>;
L_000001b383331e20 .functor AND 1, L_000001b383331560, L_000001b3833efc30, C4<1>, C4<1>;
L_000001b383331f70 .functor AND 1, v000001b3833df200_0, v000001b3833dea80_0, C4<1>, C4<1>;
L_000001b383331e90 .functor AND 1, L_000001b383331f70, L_000001b3833efcd0, C4<1>, C4<1>;
L_000001b3833320c0 .functor AND 1, v000001b3833c5000_0, v000001b3833c5b40_0, C4<1>, C4<1>;
L_000001b383330920 .functor AND 1, L_000001b3833320c0, L_000001b3833f0d10, C4<1>, C4<1>;
L_000001b3833315d0 .functor AND 1, v000001b3833b5a20_0, v000001b3833b55c0_0, C4<1>, C4<1>;
L_000001b383330ca0 .functor AND 1, L_000001b3833315d0, L_000001b3833efe10, C4<1>, C4<1>;
L_000001b383332130 .functor AND 1, v000001b3833df200_0, v000001b3833dea80_0, C4<1>, C4<1>;
L_000001b383331020 .functor AND 1, L_000001b383332130, L_000001b3833efeb0, C4<1>, C4<1>;
L_000001b3833f6310 .functor NOT 1, L_000001b383331b80, C4<0>, C4<0>, C4<0>;
L_000001b3833f6cb0 .functor NOT 1, L_000001b383331b80, C4<0>, C4<0>, C4<0>;
L_000001b38340b990 .functor NOT 1, L_000001b383331b80, C4<0>, C4<0>, C4<0>;
L_000001b38340d440 .functor NOT 1, L_000001b383331b80, C4<0>, C4<0>, C4<0>;
L_000001b38340d520 .functor NOT 1, L_000001b383331b80, C4<0>, C4<0>, C4<0>;
L_000001b3834797c0 .functor BUFZ 32, v000001b3833dd2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833dffc0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b3833f7260;  1 drivers
v000001b3833e0740_0 .net "EX1_ALU_OPER2", 31 0, L_000001b38340bd80;  1 drivers
v000001b3833e1aa0_0 .net "EX1_PC", 31 0, v000001b3833c1ea0_0;  1 drivers
v000001b3833e25e0_0 .net "EX1_PFC", 31 0, v000001b3833c4240_0;  1 drivers
v000001b3833e09c0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b3833eded0;  1 drivers
v000001b3833e0ba0_0 .net "EX1_forward_to_B", 31 0, v000001b3833c3de0_0;  1 drivers
v000001b3833e2040_0 .net "EX1_is_beq", 0 0, v000001b3833c3520_0;  1 drivers
v000001b3833e07e0_0 .net "EX1_is_bne", 0 0, v000001b3833c26c0_0;  1 drivers
v000001b3833e1780_0 .net "EX1_is_jal", 0 0, v000001b3833c4420_0;  1 drivers
v000001b3833e0a60_0 .net "EX1_is_jr", 0 0, v000001b3833c3ac0_0;  1 drivers
v000001b3833e22c0_0 .net "EX1_is_oper2_immed", 0 0, v000001b3833c3660_0;  1 drivers
v000001b3833e1960_0 .net "EX1_memread", 0 0, v000001b3833c2260_0;  1 drivers
v000001b3833e16e0_0 .net "EX1_memwrite", 0 0, v000001b3833c3340_0;  1 drivers
v000001b3833e0060_0 .net "EX1_opcode", 11 0, v000001b3833c3b60_0;  1 drivers
v000001b3833e1be0_0 .net "EX1_predicted", 0 0, v000001b3833c2760_0;  1 drivers
v000001b3833e0f60_0 .net "EX1_rd_ind", 4 0, v000001b3833c3480_0;  1 drivers
v000001b3833e1500_0 .net "EX1_rd_indzero", 0 0, v000001b3833c2120_0;  1 drivers
v000001b3833e2400_0 .net "EX1_regwrite", 0 0, v000001b3833c1cc0_0;  1 drivers
v000001b3833e18c0_0 .net "EX1_rs1", 31 0, v000001b3833c23a0_0;  1 drivers
v000001b3833e24a0_0 .net "EX1_rs1_ind", 4 0, v000001b3833c42e0_0;  1 drivers
v000001b3833e1c80_0 .net "EX1_rs2", 31 0, v000001b3833c2a80_0;  1 drivers
v000001b3833e1820_0 .net "EX1_rs2_ind", 4 0, v000001b3833c33e0_0;  1 drivers
v000001b3833e0920_0 .net "EX1_rs2_out", 31 0, L_000001b38340c640;  1 drivers
v000001b3833e13c0_0 .net "EX2_ALU_OPER1", 31 0, v000001b3833c4b00_0;  1 drivers
v000001b3833e1d20_0 .net "EX2_ALU_OPER2", 31 0, v000001b3833c4920_0;  1 drivers
v000001b3833e0100_0 .net "EX2_ALU_OUT", 31 0, L_000001b3833ee290;  1 drivers
v000001b3833e0e20_0 .net "EX2_PC", 31 0, v000001b3833c46a0_0;  1 drivers
v000001b3833e0b00_0 .net "EX2_PFC_to_IF", 31 0, v000001b3833c55a0_0;  1 drivers
v000001b3833e1a00_0 .net "EX2_forward_to_B", 31 0, v000001b3833c4740_0;  1 drivers
v000001b3833e0600_0 .net "EX2_is_beq", 0 0, v000001b3833c47e0_0;  1 drivers
v000001b3833e01a0_0 .net "EX2_is_bne", 0 0, v000001b3833c4880_0;  1 drivers
v000001b3833e10a0_0 .net "EX2_is_jal", 0 0, v000001b3833c5a00_0;  1 drivers
v000001b3833e02e0_0 .net "EX2_is_jr", 0 0, v000001b3833c5640_0;  1 drivers
v000001b3833e0880_0 .net "EX2_is_oper2_immed", 0 0, v000001b3833c4ce0_0;  1 drivers
v000001b3833e0c40_0 .net "EX2_memread", 0 0, v000001b3833c4d80_0;  1 drivers
v000001b3833e1640_0 .net "EX2_memwrite", 0 0, v000001b3833c4e20_0;  1 drivers
v000001b3833e1b40_0 .net "EX2_opcode", 11 0, v000001b3833c4ec0_0;  1 drivers
v000001b3833e1dc0_0 .net "EX2_predicted", 0 0, v000001b3833c56e0_0;  1 drivers
v000001b3833e0d80_0 .net "EX2_rd_ind", 4 0, v000001b3833c4f60_0;  1 drivers
v000001b3833e0ce0_0 .net "EX2_rd_indzero", 0 0, v000001b3833c5b40_0;  1 drivers
v000001b3833dfe80_0 .net "EX2_regwrite", 0 0, v000001b3833c5000_0;  1 drivers
v000001b3833e1140_0 .net "EX2_rs1", 31 0, v000001b3833c51e0_0;  1 drivers
v000001b3833e1f00_0 .net "EX2_rs1_ind", 4 0, v000001b3833c5aa0_0;  1 drivers
v000001b3833e1fa0_0 .net "EX2_rs2_ind", 4 0, v000001b3833c44c0_0;  1 drivers
v000001b3833e06a0_0 .net "EX2_rs2_out", 31 0, v000001b3833c58c0_0;  1 drivers
v000001b3833e20e0_0 .net "ID_INST", 31 0, v000001b3833cdd50_0;  1 drivers
v000001b3833e0ec0_0 .net "ID_PC", 31 0, v000001b3833cddf0_0;  1 drivers
v000001b3833e1000_0 .net "ID_PFC_to_EX", 31 0, L_000001b3833f4550;  1 drivers
v000001b3833e11e0_0 .net "ID_PFC_to_IF", 31 0, L_000001b3833f35b0;  1 drivers
v000001b3833e2180_0 .net "ID_forward_to_B", 31 0, L_000001b3833f2570;  1 drivers
v000001b3833e2540_0 .net "ID_is_beq", 0 0, L_000001b3833f4690;  1 drivers
v000001b3833e1280_0 .net "ID_is_bne", 0 0, L_000001b3833f4910;  1 drivers
v000001b3833e0380_0 .net "ID_is_j", 0 0, L_000001b3833f51d0;  1 drivers
v000001b3833e0420_0 .net "ID_is_jal", 0 0, L_000001b3833f4c30;  1 drivers
v000001b3833e1320_0 .net "ID_is_jr", 0 0, L_000001b3833f49b0;  1 drivers
v000001b3833e2220_0 .net "ID_is_oper2_immed", 0 0, L_000001b3833f6af0;  1 drivers
v000001b3833e1460_0 .net "ID_memread", 0 0, L_000001b3833f4cd0;  1 drivers
v000001b3833dff20_0 .net "ID_memwrite", 0 0, L_000001b3833f4e10;  1 drivers
v000001b3833e2360_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  1 drivers
v000001b3833e04c0_0 .net "ID_predicted", 0 0, v000001b3833c67d0_0;  1 drivers
v000001b3833e27c0_0 .net "ID_rd_ind", 4 0, v000001b3833dbec0_0;  1 drivers
v000001b3833e2b80_0 .net "ID_regwrite", 0 0, L_000001b3833f4d70;  1 drivers
v000001b3833e2d60_0 .net "ID_rs1", 31 0, v000001b3833cad30_0;  1 drivers
v000001b3833e2680_0 .net "ID_rs1_ind", 4 0, v000001b3833dd220_0;  1 drivers
v000001b3833e2720_0 .net "ID_rs2", 31 0, v000001b3833cb2d0_0;  1 drivers
v000001b3833e29a0_0 .net "ID_rs2_ind", 4 0, v000001b3833dc960_0;  1 drivers
v000001b3833e2860_0 .net "IF_INST", 31 0, L_000001b3833f6620;  1 drivers
v000001b3833e2c20_0 .net "IF_pc", 31 0, v000001b3833dd2c0_0;  1 drivers
v000001b3833e2900_0 .net "MEM_ALU_OUT", 31 0, v000001b3833b5980_0;  1 drivers
v000001b3833e2cc0_0 .net "MEM_Data_mem_out", 31 0, v000001b3833debc0_0;  1 drivers
v000001b3833e2a40_0 .net "MEM_memread", 0 0, v000001b3833b5de0_0;  1 drivers
v000001b3833e2ae0_0 .net "MEM_memwrite", 0 0, v000001b3833b5520_0;  1 drivers
v000001b3833efff0_0 .net "MEM_opcode", 11 0, v000001b3833b5c00_0;  1 drivers
v000001b3833f0f90_0 .net "MEM_rd_ind", 4 0, v000001b3833b6100_0;  1 drivers
v000001b3833f13f0_0 .net "MEM_rd_indzero", 0 0, v000001b3833b55c0_0;  1 drivers
v000001b3833f12b0_0 .net "MEM_regwrite", 0 0, v000001b3833b5a20_0;  1 drivers
v000001b3833eff50_0 .net "MEM_rs2", 31 0, v000001b3833b5340_0;  1 drivers
v000001b3833f0450_0 .net "PC", 31 0, L_000001b3834797c0;  alias, 1 drivers
v000001b3833f0630_0 .net "STALL_ID1_FLUSH", 0 0, v000001b3833c85d0_0;  1 drivers
v000001b3833f0090_0 .net "STALL_ID2_FLUSH", 0 0, v000001b3833c7b30_0;  1 drivers
v000001b3833f1710_0 .net "STALL_IF_FLUSH", 0 0, v000001b3833c7d10_0;  1 drivers
v000001b3833f0810_0 .net "WB_ALU_OUT", 31 0, v000001b3833ddae0_0;  1 drivers
v000001b3833f2390_0 .net "WB_Data_mem_out", 31 0, v000001b3833de940_0;  1 drivers
v000001b3833f2250_0 .net "WB_memread", 0 0, v000001b3833ddcc0_0;  1 drivers
v000001b3833f2110_0 .net "WB_rd_ind", 4 0, v000001b3833de9e0_0;  1 drivers
v000001b3833f1350_0 .net "WB_rd_indzero", 0 0, v000001b3833dea80_0;  1 drivers
v000001b3833f1fd0_0 .net "WB_regwrite", 0 0, v000001b3833df200_0;  1 drivers
v000001b3833f1d50_0 .net "Wrong_prediction", 0 0, L_000001b38340d2f0;  1 drivers
v000001b3833f0130_0 .net *"_ivl_1", 0 0, L_000001b383331870;  1 drivers
v000001b3833f1490_0 .net *"_ivl_13", 0 0, L_000001b383331f70;  1 drivers
v000001b3833f0310_0 .net *"_ivl_14", 0 0, L_000001b3833efcd0;  1 drivers
v000001b3833f0e50_0 .net *"_ivl_19", 0 0, L_000001b3833320c0;  1 drivers
v000001b3833f1c10_0 .net *"_ivl_2", 0 0, L_000001b3833f1b70;  1 drivers
v000001b3833f0db0_0 .net *"_ivl_20", 0 0, L_000001b3833f0d10;  1 drivers
v000001b3833f1f30_0 .net *"_ivl_25", 0 0, L_000001b3833315d0;  1 drivers
v000001b3833f17b0_0 .net *"_ivl_26", 0 0, L_000001b3833efe10;  1 drivers
v000001b3833f0ef0_0 .net *"_ivl_31", 0 0, L_000001b383332130;  1 drivers
v000001b3833f08b0_0 .net *"_ivl_32", 0 0, L_000001b3833efeb0;  1 drivers
v000001b3833f1530_0 .net *"_ivl_40", 31 0, L_000001b3833f4f50;  1 drivers
L_000001b383410c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833f1cb0_0 .net *"_ivl_43", 26 0, L_000001b383410c58;  1 drivers
L_000001b383410ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833f1210_0 .net/2u *"_ivl_44", 31 0, L_000001b383410ca0;  1 drivers
v000001b3833f15d0_0 .net *"_ivl_52", 31 0, L_000001b383465350;  1 drivers
L_000001b383410d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833f01d0_0 .net *"_ivl_55", 26 0, L_000001b383410d30;  1 drivers
L_000001b383410d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833f0270_0 .net/2u *"_ivl_56", 31 0, L_000001b383410d78;  1 drivers
v000001b3833f2070_0 .net *"_ivl_7", 0 0, L_000001b383331560;  1 drivers
v000001b3833f03b0_0 .net *"_ivl_8", 0 0, L_000001b3833efc30;  1 drivers
v000001b3833f1670_0 .net "alu_selA", 1 0, L_000001b3833efd70;  1 drivers
v000001b3833f04f0_0 .net "alu_selB", 1 0, L_000001b3833f3f10;  1 drivers
v000001b3833f0b30_0 .net "clk", 0 0, L_000001b383331b80;  1 drivers
v000001b3833f1df0_0 .var "cycles_consumed", 31 0;
v000001b3833f1850_0 .net "exhaz", 0 0, L_000001b383331e20;  1 drivers
v000001b3833f0590_0 .net "exhaz2", 0 0, L_000001b383330ca0;  1 drivers
v000001b3833f06d0_0 .net "hlt", 0 0, v000001b3833deda0_0;  1 drivers
v000001b3833f0770_0 .net "idhaz", 0 0, L_000001b383330b50;  1 drivers
v000001b3833f0c70_0 .net "idhaz2", 0 0, L_000001b383330920;  1 drivers
v000001b3833f0950_0 .net "if_id_write", 0 0, v000001b3833c74f0_0;  1 drivers
v000001b3833f1030_0 .net "input_clk", 0 0, v000001b3833f1ad0_0;  1 drivers
v000001b3833f0bd0_0 .net "is_branch_and_taken", 0 0, L_000001b3833f6150;  1 drivers
v000001b3833f09f0_0 .net "memhaz", 0 0, L_000001b383331e90;  1 drivers
v000001b3833f10d0_0 .net "memhaz2", 0 0, L_000001b383331020;  1 drivers
v000001b3833f22f0_0 .net "pc_src", 2 0, L_000001b3833f4410;  1 drivers
v000001b3833f0a90_0 .net "pc_write", 0 0, v000001b3833c7590_0;  1 drivers
v000001b3833f18f0_0 .net "rst", 0 0, v000001b3833f1e90_0;  1 drivers
v000001b3833f1170_0 .net "store_rs2_forward", 1 0, L_000001b3833f2c50;  1 drivers
v000001b3833f1990_0 .net "wdata_to_reg_file", 31 0, L_000001b38340d600;  1 drivers
E_000001b383338c30/0 .event negedge, v000001b3833c6f50_0;
E_000001b383338c30/1 .event posedge, v000001b3833b5ca0_0;
E_000001b383338c30 .event/or E_000001b383338c30/0, E_000001b383338c30/1;
L_000001b3833f1b70 .cmp/eq 5, v000001b3833c4f60_0, v000001b3833c42e0_0;
L_000001b3833efc30 .cmp/eq 5, v000001b3833b6100_0, v000001b3833c42e0_0;
L_000001b3833efcd0 .cmp/eq 5, v000001b3833de9e0_0, v000001b3833c42e0_0;
L_000001b3833f0d10 .cmp/eq 5, v000001b3833c4f60_0, v000001b3833c33e0_0;
L_000001b3833efe10 .cmp/eq 5, v000001b3833b6100_0, v000001b3833c33e0_0;
L_000001b3833efeb0 .cmp/eq 5, v000001b3833de9e0_0, v000001b3833c33e0_0;
L_000001b3833f4f50 .concat [ 5 27 0 0], v000001b3833dbec0_0, L_000001b383410c58;
L_000001b3833f4ff0 .cmp/ne 32, L_000001b3833f4f50, L_000001b383410ca0;
L_000001b383465350 .concat [ 5 27 0 0], v000001b3833c4f60_0, L_000001b383410d30;
L_000001b383465530 .cmp/ne 32, L_000001b383465350, L_000001b383410d78;
S_000001b38320d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b383330840 .functor NOT 1, L_000001b383331e20, C4<0>, C4<0>, C4<0>;
L_000001b3833308b0 .functor AND 1, L_000001b383331e90, L_000001b383330840, C4<1>, C4<1>;
L_000001b3833313a0 .functor OR 1, L_000001b383330b50, L_000001b3833308b0, C4<0>, C4<0>;
L_000001b383332050 .functor OR 1, L_000001b383330b50, L_000001b383331e20, C4<0>, C4<0>;
v000001b383357c90_0 .net *"_ivl_12", 0 0, L_000001b383332050;  1 drivers
v000001b383357470_0 .net *"_ivl_2", 0 0, L_000001b383330840;  1 drivers
v000001b383358190_0 .net *"_ivl_5", 0 0, L_000001b3833308b0;  1 drivers
v000001b383357510_0 .net *"_ivl_7", 0 0, L_000001b3833313a0;  1 drivers
v000001b383357dd0_0 .net "alu_selA", 1 0, L_000001b3833efd70;  alias, 1 drivers
v000001b383358730_0 .net "exhaz", 0 0, L_000001b383331e20;  alias, 1 drivers
v000001b383357150_0 .net "idhaz", 0 0, L_000001b383330b50;  alias, 1 drivers
v000001b383356f70_0 .net "memhaz", 0 0, L_000001b383331e90;  alias, 1 drivers
L_000001b3833efd70 .concat8 [ 1 1 0 0], L_000001b3833313a0, L_000001b383332050;
S_000001b38320d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b383330f40 .functor NOT 1, L_000001b383330ca0, C4<0>, C4<0>, C4<0>;
L_000001b3833321a0 .functor AND 1, L_000001b383331020, L_000001b383330f40, C4<1>, C4<1>;
L_000001b383332210 .functor OR 1, L_000001b383330920, L_000001b3833321a0, C4<0>, C4<0>;
L_000001b383332280 .functor NOT 1, v000001b3833c3660_0, C4<0>, C4<0>, C4<0>;
L_000001b3833322f0 .functor AND 1, L_000001b383332210, L_000001b383332280, C4<1>, C4<1>;
L_000001b383330990 .functor OR 1, L_000001b383330920, L_000001b383330ca0, C4<0>, C4<0>;
L_000001b383330a00 .functor NOT 1, v000001b3833c3660_0, C4<0>, C4<0>, C4<0>;
L_000001b383330bc0 .functor AND 1, L_000001b383330990, L_000001b383330a00, C4<1>, C4<1>;
v000001b3833575b0_0 .net "EX1_is_oper2_immed", 0 0, v000001b3833c3660_0;  alias, 1 drivers
v000001b3833584b0_0 .net *"_ivl_11", 0 0, L_000001b3833322f0;  1 drivers
v000001b383356ed0_0 .net *"_ivl_16", 0 0, L_000001b383330990;  1 drivers
v000001b383358050_0 .net *"_ivl_17", 0 0, L_000001b383330a00;  1 drivers
v000001b383358550_0 .net *"_ivl_2", 0 0, L_000001b383330f40;  1 drivers
v000001b383358230_0 .net *"_ivl_20", 0 0, L_000001b383330bc0;  1 drivers
v000001b383357650_0 .net *"_ivl_5", 0 0, L_000001b3833321a0;  1 drivers
v000001b383356d90_0 .net *"_ivl_7", 0 0, L_000001b383332210;  1 drivers
v000001b383356c50_0 .net *"_ivl_8", 0 0, L_000001b383332280;  1 drivers
v000001b383356e30_0 .net "alu_selB", 1 0, L_000001b3833f3f10;  alias, 1 drivers
v000001b3833571f0_0 .net "exhaz", 0 0, L_000001b383330ca0;  alias, 1 drivers
v000001b383357fb0_0 .net "idhaz", 0 0, L_000001b383330920;  alias, 1 drivers
v000001b3833576f0_0 .net "memhaz", 0 0, L_000001b383331020;  alias, 1 drivers
L_000001b3833f3f10 .concat8 [ 1 1 0 0], L_000001b3833322f0, L_000001b383330bc0;
S_000001b3830e6000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b383332440 .functor NOT 1, L_000001b383330ca0, C4<0>, C4<0>, C4<0>;
L_000001b3833326e0 .functor AND 1, L_000001b383331020, L_000001b383332440, C4<1>, C4<1>;
L_000001b3833324b0 .functor OR 1, L_000001b383330920, L_000001b3833326e0, C4<0>, C4<0>;
L_000001b383332520 .functor OR 1, L_000001b383330920, L_000001b383330ca0, C4<0>, C4<0>;
v000001b383357790_0 .net *"_ivl_12", 0 0, L_000001b383332520;  1 drivers
v000001b3833578d0_0 .net *"_ivl_2", 0 0, L_000001b383332440;  1 drivers
v000001b383357e70_0 .net *"_ivl_5", 0 0, L_000001b3833326e0;  1 drivers
v000001b383357b50_0 .net *"_ivl_7", 0 0, L_000001b3833324b0;  1 drivers
v000001b383357bf0_0 .net "exhaz", 0 0, L_000001b383330ca0;  alias, 1 drivers
v000001b3833580f0_0 .net "idhaz", 0 0, L_000001b383330920;  alias, 1 drivers
v000001b3832d6d70_0 .net "memhaz", 0 0, L_000001b383331020;  alias, 1 drivers
v000001b3832d7c70_0 .net "store_rs2_forward", 1 0, L_000001b3833f2c50;  alias, 1 drivers
L_000001b3833f2c50 .concat8 [ 1 1 0 0], L_000001b3833324b0, L_000001b383332520;
S_000001b3830e6190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b3832d6e10_0 .net "EX_ALU_OUT", 31 0, L_000001b3833ee290;  alias, 1 drivers
v000001b3832d6eb0_0 .net "EX_memread", 0 0, v000001b3833c4d80_0;  alias, 1 drivers
v000001b3832be2e0_0 .net "EX_memwrite", 0 0, v000001b3833c4e20_0;  alias, 1 drivers
v000001b3832bf1e0_0 .net "EX_opcode", 11 0, v000001b3833c4ec0_0;  alias, 1 drivers
v000001b3833b4f80_0 .net "EX_rd_ind", 4 0, v000001b3833c4f60_0;  alias, 1 drivers
v000001b3833b61a0_0 .net "EX_rd_indzero", 0 0, L_000001b383465530;  1 drivers
v000001b3833b5ac0_0 .net "EX_regwrite", 0 0, v000001b3833c5000_0;  alias, 1 drivers
v000001b3833b5480_0 .net "EX_rs2_out", 31 0, v000001b3833c58c0_0;  alias, 1 drivers
v000001b3833b5980_0 .var "MEM_ALU_OUT", 31 0;
v000001b3833b5de0_0 .var "MEM_memread", 0 0;
v000001b3833b5520_0 .var "MEM_memwrite", 0 0;
v000001b3833b5c00_0 .var "MEM_opcode", 11 0;
v000001b3833b6100_0 .var "MEM_rd_ind", 4 0;
v000001b3833b55c0_0 .var "MEM_rd_indzero", 0 0;
v000001b3833b5a20_0 .var "MEM_regwrite", 0 0;
v000001b3833b5340_0 .var "MEM_rs2", 31 0;
v000001b3833b5b60_0 .net "clk", 0 0, L_000001b38340d440;  1 drivers
v000001b3833b5ca0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
E_000001b383338af0 .event posedge, v000001b3833b5ca0_0, v000001b3833b5b60_0;
S_000001b3832069c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b3830f1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3830f14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3830f14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3830f1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3830f1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3830f1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3830f15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3830f15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3830f1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3830f1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3830f16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3830f16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3830f1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3830f1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3830f1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3830f17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3830f17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3830f1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3830f1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3830f1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3830f18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3830f1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3830f1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3830f1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3830f19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b38340ce20 .functor XOR 1, L_000001b38340cd40, v000001b3833c56e0_0, C4<0>, C4<0>;
L_000001b38340cf70 .functor NOT 1, L_000001b38340ce20, C4<0>, C4<0>, C4<0>;
L_000001b38340d360 .functor OR 1, v000001b3833f1e90_0, L_000001b38340cf70, C4<0>, C4<0>;
L_000001b38340d2f0 .functor NOT 1, L_000001b38340d360, C4<0>, C4<0>, C4<0>;
v000001b3833b8b30_0 .net "ALU_OP", 3 0, v000001b3833b89f0_0;  1 drivers
v000001b3833b97b0_0 .net "BranchDecision", 0 0, L_000001b38340cd40;  1 drivers
v000001b3833b9990_0 .net "CF", 0 0, v000001b3833b88b0_0;  1 drivers
v000001b3833b9f30_0 .net "EX_opcode", 11 0, v000001b3833c4ec0_0;  alias, 1 drivers
v000001b3833b9ad0_0 .net "Wrong_prediction", 0 0, L_000001b38340d2f0;  alias, 1 drivers
v000001b3833b9030_0 .net "ZF", 0 0, L_000001b38340ba00;  1 drivers
L_000001b383410ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3833b8c70_0 .net/2u *"_ivl_0", 31 0, L_000001b383410ce8;  1 drivers
v000001b3833b90d0_0 .net *"_ivl_11", 0 0, L_000001b38340d360;  1 drivers
v000001b3833b9170_0 .net *"_ivl_2", 31 0, L_000001b3833ee650;  1 drivers
v000001b3833b8d10_0 .net *"_ivl_6", 0 0, L_000001b38340ce20;  1 drivers
v000001b3833b9b70_0 .net *"_ivl_8", 0 0, L_000001b38340cf70;  1 drivers
v000001b3833b8db0_0 .net "alu_out", 31 0, L_000001b3833ee290;  alias, 1 drivers
v000001b3833b8e50_0 .net "alu_outw", 31 0, v000001b3833b7910_0;  1 drivers
v000001b3833ba110_0 .net "is_beq", 0 0, v000001b3833c47e0_0;  alias, 1 drivers
v000001b3833b9350_0 .net "is_bne", 0 0, v000001b3833c4880_0;  alias, 1 drivers
v000001b3833b9850_0 .net "is_jal", 0 0, v000001b3833c5a00_0;  alias, 1 drivers
v000001b3833b9c10_0 .net "oper1", 31 0, v000001b3833c4b00_0;  alias, 1 drivers
v000001b3833ba2f0_0 .net "oper2", 31 0, v000001b3833c4920_0;  alias, 1 drivers
v000001b3833b93f0_0 .net "pc", 31 0, v000001b3833c46a0_0;  alias, 1 drivers
v000001b3833b9cb0_0 .net "predicted", 0 0, v000001b3833c56e0_0;  alias, 1 drivers
v000001b3833b9210_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
L_000001b3833ee650 .arith/sum 32, v000001b3833c46a0_0, L_000001b383410ce8;
L_000001b3833ee290 .functor MUXZ 32, v000001b3833b7910_0, L_000001b3833ee650, v000001b3833c5a00_0, C4<>;
S_000001b383206b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b3832069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b38340c4f0 .functor AND 1, v000001b3833c47e0_0, L_000001b38340c250, C4<1>, C4<1>;
L_000001b38340ccd0 .functor NOT 1, L_000001b38340c250, C4<0>, C4<0>, C4<0>;
L_000001b38340cf00 .functor AND 1, v000001b3833c4880_0, L_000001b38340ccd0, C4<1>, C4<1>;
L_000001b38340cd40 .functor OR 1, L_000001b38340c4f0, L_000001b38340cf00, C4<0>, C4<0>;
v000001b3833b77d0_0 .net "BranchDecision", 0 0, L_000001b38340cd40;  alias, 1 drivers
v000001b3833b6d30_0 .net *"_ivl_2", 0 0, L_000001b38340ccd0;  1 drivers
v000001b3833b7af0_0 .net "is_beq", 0 0, v000001b3833c47e0_0;  alias, 1 drivers
v000001b3833b8770_0 .net "is_beq_taken", 0 0, L_000001b38340c4f0;  1 drivers
v000001b3833b6e70_0 .net "is_bne", 0 0, v000001b3833c4880_0;  alias, 1 drivers
v000001b3833b7b90_0 .net "is_bne_taken", 0 0, L_000001b38340cf00;  1 drivers
v000001b3833b6bf0_0 .net "is_eq", 0 0, L_000001b38340c250;  1 drivers
v000001b3833b7370_0 .net "oper1", 31 0, v000001b3833c4b00_0;  alias, 1 drivers
v000001b3833b75f0_0 .net "oper2", 31 0, v000001b3833c4920_0;  alias, 1 drivers
S_000001b383109ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b383206b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b38340bae0 .functor XOR 1, L_000001b3833ee470, L_000001b3833ed430, C4<0>, C4<0>;
L_000001b38340bca0 .functor XOR 1, L_000001b3833ef370, L_000001b3833ef0f0, C4<0>, C4<0>;
L_000001b38340cfe0 .functor XOR 1, L_000001b3833ef190, L_000001b3833ee0b0, C4<0>, C4<0>;
L_000001b38340bd10 .functor XOR 1, L_000001b3833ee510, L_000001b3833ee830, C4<0>, C4<0>;
L_000001b38340c020 .functor XOR 1, L_000001b3833ef230, L_000001b3833ef870, C4<0>, C4<0>;
L_000001b38340d1a0 .functor XOR 1, L_000001b3833ef9b0, L_000001b3833efaf0, C4<0>, C4<0>;
L_000001b38340c720 .functor XOR 1, L_000001b3834644f0, L_000001b383462970, C4<0>, C4<0>;
L_000001b38340c3a0 .functor XOR 1, L_000001b383464c70, L_000001b383463690, C4<0>, C4<0>;
L_000001b38340d0c0 .functor XOR 1, L_000001b383464270, L_000001b383463c30, C4<0>, C4<0>;
L_000001b38340c790 .functor XOR 1, L_000001b383464d10, L_000001b383462d30, C4<0>, C4<0>;
L_000001b38340c870 .functor XOR 1, L_000001b383463730, L_000001b383462f10, C4<0>, C4<0>;
L_000001b38340cb10 .functor XOR 1, L_000001b383464b30, L_000001b3834630f0, C4<0>, C4<0>;
L_000001b38340d210 .functor XOR 1, L_000001b383463410, L_000001b383464130, C4<0>, C4<0>;
L_000001b38340c480 .functor XOR 1, L_000001b383464ef0, L_000001b3834635f0, C4<0>, C4<0>;
L_000001b38340d130 .functor XOR 1, L_000001b383462e70, L_000001b3834643b0, C4<0>, C4<0>;
L_000001b38340b840 .functor XOR 1, L_000001b383463190, L_000001b3834639b0, C4<0>, C4<0>;
L_000001b38340d280 .functor XOR 1, L_000001b383463cd0, L_000001b383464090, C4<0>, C4<0>;
L_000001b38340c950 .functor XOR 1, L_000001b383462830, L_000001b383462b50, C4<0>, C4<0>;
L_000001b38340c090 .functor XOR 1, L_000001b383464810, L_000001b383464310, C4<0>, C4<0>;
L_000001b38340c100 .functor XOR 1, L_000001b383464bd0, L_000001b383464e50, C4<0>, C4<0>;
L_000001b38340ca30 .functor XOR 1, L_000001b383463910, L_000001b3834648b0, C4<0>, C4<0>;
L_000001b38340cdb0 .functor XOR 1, L_000001b383462dd0, L_000001b383462ab0, C4<0>, C4<0>;
L_000001b38340c170 .functor XOR 1, L_000001b383463a50, L_000001b3834641d0, C4<0>, C4<0>;
L_000001b38340ce90 .functor XOR 1, L_000001b383464db0, L_000001b3834632d0, C4<0>, C4<0>;
L_000001b38340cbf0 .functor XOR 1, L_000001b383464450, L_000001b383463d70, C4<0>, C4<0>;
L_000001b38340b6f0 .functor XOR 1, L_000001b383462c90, L_000001b383464770, C4<0>, C4<0>;
L_000001b38340b8b0 .functor XOR 1, L_000001b3834634b0, L_000001b383462a10, C4<0>, C4<0>;
L_000001b38340b920 .functor XOR 1, L_000001b383464590, L_000001b383463ff0, C4<0>, C4<0>;
L_000001b38340c410 .functor XOR 1, L_000001b383463e10, L_000001b383462bf0, C4<0>, C4<0>;
L_000001b38340ba70 .functor XOR 1, L_000001b383463af0, L_000001b3834637d0, C4<0>, C4<0>;
L_000001b38340c1e0 .functor XOR 1, L_000001b383462fb0, L_000001b383462790, C4<0>, C4<0>;
L_000001b38340b760 .functor XOR 1, L_000001b383463230, L_000001b383463b90, C4<0>, C4<0>;
L_000001b38340c250/0/0 .functor OR 1, L_000001b383463870, L_000001b3834628d0, L_000001b383464630, L_000001b383463370;
L_000001b38340c250/0/4 .functor OR 1, L_000001b3834646d0, L_000001b383463550, L_000001b383463eb0, L_000001b383463f50;
L_000001b38340c250/0/8 .functor OR 1, L_000001b383464950, L_000001b383464a90, L_000001b3834649f0, L_000001b3834670b0;
L_000001b38340c250/0/12 .functor OR 1, L_000001b383465c10, L_000001b383466110, L_000001b383466890, L_000001b383467150;
L_000001b38340c250/0/16 .functor OR 1, L_000001b383466750, L_000001b383467330, L_000001b383465850, L_000001b3834676f0;
L_000001b38340c250/0/20 .functor OR 1, L_000001b3834669d0, L_000001b383464f90, L_000001b383466a70, L_000001b3834664d0;
L_000001b38340c250/0/24 .functor OR 1, L_000001b3834673d0, L_000001b383466930, L_000001b3834671f0, L_000001b3834658f0;
L_000001b38340c250/0/28 .functor OR 1, L_000001b383466b10, L_000001b383466bb0, L_000001b383467470, L_000001b3834667f0;
L_000001b38340c250/1/0 .functor OR 1, L_000001b38340c250/0/0, L_000001b38340c250/0/4, L_000001b38340c250/0/8, L_000001b38340c250/0/12;
L_000001b38340c250/1/4 .functor OR 1, L_000001b38340c250/0/16, L_000001b38340c250/0/20, L_000001b38340c250/0/24, L_000001b38340c250/0/28;
L_000001b38340c250 .functor NOR 1, L_000001b38340c250/1/0, L_000001b38340c250/1/4, C4<0>, C4<0>;
v000001b3833b5700_0 .net *"_ivl_0", 0 0, L_000001b38340bae0;  1 drivers
v000001b3833b5d40_0 .net *"_ivl_101", 0 0, L_000001b383464090;  1 drivers
v000001b3833b5f20_0 .net *"_ivl_102", 0 0, L_000001b38340c950;  1 drivers
v000001b3833b50c0_0 .net *"_ivl_105", 0 0, L_000001b383462830;  1 drivers
v000001b3833b58e0_0 .net *"_ivl_107", 0 0, L_000001b383462b50;  1 drivers
v000001b3833b5160_0 .net *"_ivl_108", 0 0, L_000001b38340c090;  1 drivers
v000001b3833b5660_0 .net *"_ivl_11", 0 0, L_000001b3833ef0f0;  1 drivers
v000001b3833b57a0_0 .net *"_ivl_111", 0 0, L_000001b383464810;  1 drivers
v000001b3833b5fc0_0 .net *"_ivl_113", 0 0, L_000001b383464310;  1 drivers
v000001b3833b5200_0 .net *"_ivl_114", 0 0, L_000001b38340c100;  1 drivers
v000001b3833b6060_0 .net *"_ivl_117", 0 0, L_000001b383464bd0;  1 drivers
v000001b3833b6240_0 .net *"_ivl_119", 0 0, L_000001b383464e50;  1 drivers
v000001b3833b62e0_0 .net *"_ivl_12", 0 0, L_000001b38340cfe0;  1 drivers
v000001b3833b4c60_0 .net *"_ivl_120", 0 0, L_000001b38340ca30;  1 drivers
v000001b3833b4d00_0 .net *"_ivl_123", 0 0, L_000001b383463910;  1 drivers
v000001b3833b4da0_0 .net *"_ivl_125", 0 0, L_000001b3834648b0;  1 drivers
v000001b3833b4e40_0 .net *"_ivl_126", 0 0, L_000001b38340cdb0;  1 drivers
v000001b3833b52a0_0 .net *"_ivl_129", 0 0, L_000001b383462dd0;  1 drivers
v000001b3833b53e0_0 .net *"_ivl_131", 0 0, L_000001b383462ab0;  1 drivers
v000001b3833b4ee0_0 .net *"_ivl_132", 0 0, L_000001b38340c170;  1 drivers
v000001b3833b5840_0 .net *"_ivl_135", 0 0, L_000001b383463a50;  1 drivers
v000001b3833b5020_0 .net *"_ivl_137", 0 0, L_000001b3834641d0;  1 drivers
v000001b3833b4620_0 .net *"_ivl_138", 0 0, L_000001b38340ce90;  1 drivers
v000001b3833b46c0_0 .net *"_ivl_141", 0 0, L_000001b383464db0;  1 drivers
v000001b3833b3900_0 .net *"_ivl_143", 0 0, L_000001b3834632d0;  1 drivers
v000001b3833b3d60_0 .net *"_ivl_144", 0 0, L_000001b38340cbf0;  1 drivers
v000001b3833b4580_0 .net *"_ivl_147", 0 0, L_000001b383464450;  1 drivers
v000001b3833b30e0_0 .net *"_ivl_149", 0 0, L_000001b383463d70;  1 drivers
v000001b3833b41c0_0 .net *"_ivl_15", 0 0, L_000001b3833ef190;  1 drivers
v000001b3833b2780_0 .net *"_ivl_150", 0 0, L_000001b38340b6f0;  1 drivers
v000001b3833b3e00_0 .net *"_ivl_153", 0 0, L_000001b383462c90;  1 drivers
v000001b3833b4260_0 .net *"_ivl_155", 0 0, L_000001b383464770;  1 drivers
v000001b3833b3ea0_0 .net *"_ivl_156", 0 0, L_000001b38340b8b0;  1 drivers
v000001b3833b3180_0 .net *"_ivl_159", 0 0, L_000001b3834634b0;  1 drivers
v000001b3833b4800_0 .net *"_ivl_161", 0 0, L_000001b383462a10;  1 drivers
v000001b3833b2fa0_0 .net *"_ivl_162", 0 0, L_000001b38340b920;  1 drivers
v000001b3833b3f40_0 .net *"_ivl_165", 0 0, L_000001b383464590;  1 drivers
v000001b3833b39a0_0 .net *"_ivl_167", 0 0, L_000001b383463ff0;  1 drivers
v000001b3833b4760_0 .net *"_ivl_168", 0 0, L_000001b38340c410;  1 drivers
v000001b3833b3860_0 .net *"_ivl_17", 0 0, L_000001b3833ee0b0;  1 drivers
v000001b3833b3fe0_0 .net *"_ivl_171", 0 0, L_000001b383463e10;  1 drivers
v000001b3833b48a0_0 .net *"_ivl_173", 0 0, L_000001b383462bf0;  1 drivers
v000001b3833b3c20_0 .net *"_ivl_174", 0 0, L_000001b38340ba70;  1 drivers
v000001b3833b4080_0 .net *"_ivl_177", 0 0, L_000001b383463af0;  1 drivers
v000001b3833b4940_0 .net *"_ivl_179", 0 0, L_000001b3834637d0;  1 drivers
v000001b3833b49e0_0 .net *"_ivl_18", 0 0, L_000001b38340bd10;  1 drivers
v000001b3833b3220_0 .net *"_ivl_180", 0 0, L_000001b38340c1e0;  1 drivers
v000001b3833b4a80_0 .net *"_ivl_183", 0 0, L_000001b383462fb0;  1 drivers
v000001b3833b4b20_0 .net *"_ivl_185", 0 0, L_000001b383462790;  1 drivers
v000001b3833b2dc0_0 .net *"_ivl_186", 0 0, L_000001b38340b760;  1 drivers
v000001b3833b4bc0_0 .net *"_ivl_190", 0 0, L_000001b383463230;  1 drivers
v000001b3833b26e0_0 .net *"_ivl_192", 0 0, L_000001b383463b90;  1 drivers
v000001b3833b2a00_0 .net *"_ivl_194", 0 0, L_000001b383463870;  1 drivers
v000001b3833b3a40_0 .net *"_ivl_196", 0 0, L_000001b3834628d0;  1 drivers
v000001b3833b2820_0 .net *"_ivl_198", 0 0, L_000001b383464630;  1 drivers
v000001b3833b4120_0 .net *"_ivl_200", 0 0, L_000001b383463370;  1 drivers
v000001b3833b3040_0 .net *"_ivl_202", 0 0, L_000001b3834646d0;  1 drivers
v000001b3833b2460_0 .net *"_ivl_204", 0 0, L_000001b383463550;  1 drivers
v000001b3833b2640_0 .net *"_ivl_206", 0 0, L_000001b383463eb0;  1 drivers
v000001b3833b28c0_0 .net *"_ivl_208", 0 0, L_000001b383463f50;  1 drivers
v000001b3833b32c0_0 .net *"_ivl_21", 0 0, L_000001b3833ee510;  1 drivers
v000001b3833b3b80_0 .net *"_ivl_210", 0 0, L_000001b383464950;  1 drivers
v000001b3833b2b40_0 .net *"_ivl_212", 0 0, L_000001b383464a90;  1 drivers
v000001b3833b3360_0 .net *"_ivl_214", 0 0, L_000001b3834649f0;  1 drivers
v000001b3833b2f00_0 .net *"_ivl_216", 0 0, L_000001b3834670b0;  1 drivers
v000001b3833b2500_0 .net *"_ivl_218", 0 0, L_000001b383465c10;  1 drivers
v000001b3833b2960_0 .net *"_ivl_220", 0 0, L_000001b383466110;  1 drivers
v000001b3833b2aa0_0 .net *"_ivl_222", 0 0, L_000001b383466890;  1 drivers
v000001b3833b2e60_0 .net *"_ivl_224", 0 0, L_000001b383467150;  1 drivers
v000001b3833b4300_0 .net *"_ivl_226", 0 0, L_000001b383466750;  1 drivers
v000001b3833b3400_0 .net *"_ivl_228", 0 0, L_000001b383467330;  1 drivers
v000001b3833b2be0_0 .net *"_ivl_23", 0 0, L_000001b3833ee830;  1 drivers
v000001b3833b25a0_0 .net *"_ivl_230", 0 0, L_000001b383465850;  1 drivers
v000001b3833b2c80_0 .net *"_ivl_232", 0 0, L_000001b3834676f0;  1 drivers
v000001b3833b3ae0_0 .net *"_ivl_234", 0 0, L_000001b3834669d0;  1 drivers
v000001b3833b43a0_0 .net *"_ivl_236", 0 0, L_000001b383464f90;  1 drivers
v000001b3833b2d20_0 .net *"_ivl_238", 0 0, L_000001b383466a70;  1 drivers
v000001b3833b34a0_0 .net *"_ivl_24", 0 0, L_000001b38340c020;  1 drivers
v000001b3833b4440_0 .net *"_ivl_240", 0 0, L_000001b3834664d0;  1 drivers
v000001b3833b3540_0 .net *"_ivl_242", 0 0, L_000001b3834673d0;  1 drivers
v000001b3833b44e0_0 .net *"_ivl_244", 0 0, L_000001b383466930;  1 drivers
v000001b3833b35e0_0 .net *"_ivl_246", 0 0, L_000001b3834671f0;  1 drivers
v000001b3833b3680_0 .net *"_ivl_248", 0 0, L_000001b3834658f0;  1 drivers
v000001b3833b3720_0 .net *"_ivl_250", 0 0, L_000001b383466b10;  1 drivers
v000001b3833b37c0_0 .net *"_ivl_252", 0 0, L_000001b383466bb0;  1 drivers
v000001b3833b3cc0_0 .net *"_ivl_254", 0 0, L_000001b383467470;  1 drivers
v000001b3832d64b0_0 .net *"_ivl_256", 0 0, L_000001b3834667f0;  1 drivers
v000001b3833b7d70_0 .net *"_ivl_27", 0 0, L_000001b3833ef230;  1 drivers
v000001b3833b70f0_0 .net *"_ivl_29", 0 0, L_000001b3833ef870;  1 drivers
v000001b3833b7ff0_0 .net *"_ivl_3", 0 0, L_000001b3833ee470;  1 drivers
v000001b3833b7550_0 .net *"_ivl_30", 0 0, L_000001b38340d1a0;  1 drivers
v000001b3833b65b0_0 .net *"_ivl_33", 0 0, L_000001b3833ef9b0;  1 drivers
v000001b3833b7870_0 .net *"_ivl_35", 0 0, L_000001b3833efaf0;  1 drivers
v000001b3833b7190_0 .net *"_ivl_36", 0 0, L_000001b38340c720;  1 drivers
v000001b3833b6650_0 .net *"_ivl_39", 0 0, L_000001b3834644f0;  1 drivers
v000001b3833b8810_0 .net *"_ivl_41", 0 0, L_000001b383462970;  1 drivers
v000001b3833b8bd0_0 .net *"_ivl_42", 0 0, L_000001b38340c3a0;  1 drivers
v000001b3833b6f10_0 .net *"_ivl_45", 0 0, L_000001b383464c70;  1 drivers
v000001b3833b7cd0_0 .net *"_ivl_47", 0 0, L_000001b383463690;  1 drivers
v000001b3833b66f0_0 .net *"_ivl_48", 0 0, L_000001b38340d0c0;  1 drivers
v000001b3833b79b0_0 .net *"_ivl_5", 0 0, L_000001b3833ed430;  1 drivers
v000001b3833b7e10_0 .net *"_ivl_51", 0 0, L_000001b383464270;  1 drivers
v000001b3833b6fb0_0 .net *"_ivl_53", 0 0, L_000001b383463c30;  1 drivers
v000001b3833b81d0_0 .net *"_ivl_54", 0 0, L_000001b38340c790;  1 drivers
v000001b3833b7730_0 .net *"_ivl_57", 0 0, L_000001b383464d10;  1 drivers
v000001b3833b8450_0 .net *"_ivl_59", 0 0, L_000001b383462d30;  1 drivers
v000001b3833b6830_0 .net *"_ivl_6", 0 0, L_000001b38340bca0;  1 drivers
v000001b3833b6a10_0 .net *"_ivl_60", 0 0, L_000001b38340c870;  1 drivers
v000001b3833b7690_0 .net *"_ivl_63", 0 0, L_000001b383463730;  1 drivers
v000001b3833b7eb0_0 .net *"_ivl_65", 0 0, L_000001b383462f10;  1 drivers
v000001b3833b7050_0 .net *"_ivl_66", 0 0, L_000001b38340cb10;  1 drivers
v000001b3833b6ab0_0 .net *"_ivl_69", 0 0, L_000001b383464b30;  1 drivers
v000001b3833b8270_0 .net *"_ivl_71", 0 0, L_000001b3834630f0;  1 drivers
v000001b3833b7230_0 .net *"_ivl_72", 0 0, L_000001b38340d210;  1 drivers
v000001b3833b6470_0 .net *"_ivl_75", 0 0, L_000001b383463410;  1 drivers
v000001b3833b6b50_0 .net *"_ivl_77", 0 0, L_000001b383464130;  1 drivers
v000001b3833b7c30_0 .net *"_ivl_78", 0 0, L_000001b38340c480;  1 drivers
v000001b3833b8310_0 .net *"_ivl_81", 0 0, L_000001b383464ef0;  1 drivers
v000001b3833b6790_0 .net *"_ivl_83", 0 0, L_000001b3834635f0;  1 drivers
v000001b3833b6510_0 .net *"_ivl_84", 0 0, L_000001b38340d130;  1 drivers
v000001b3833b7f50_0 .net *"_ivl_87", 0 0, L_000001b383462e70;  1 drivers
v000001b3833b72d0_0 .net *"_ivl_89", 0 0, L_000001b3834643b0;  1 drivers
v000001b3833b68d0_0 .net *"_ivl_9", 0 0, L_000001b3833ef370;  1 drivers
v000001b3833b83b0_0 .net *"_ivl_90", 0 0, L_000001b38340b840;  1 drivers
v000001b3833b84f0_0 .net *"_ivl_93", 0 0, L_000001b383463190;  1 drivers
v000001b3833b6dd0_0 .net *"_ivl_95", 0 0, L_000001b3834639b0;  1 drivers
v000001b3833b8590_0 .net *"_ivl_96", 0 0, L_000001b38340d280;  1 drivers
v000001b3833b6970_0 .net *"_ivl_99", 0 0, L_000001b383463cd0;  1 drivers
v000001b3833b6c90_0 .net "a", 31 0, v000001b3833c4b00_0;  alias, 1 drivers
v000001b3833b7a50_0 .net "b", 31 0, v000001b3833c4920_0;  alias, 1 drivers
v000001b3833b8090_0 .net "out", 0 0, L_000001b38340c250;  alias, 1 drivers
v000001b3833b8130_0 .net "temp", 31 0, L_000001b383463050;  1 drivers
L_000001b3833ee470 .part v000001b3833c4b00_0, 0, 1;
L_000001b3833ed430 .part v000001b3833c4920_0, 0, 1;
L_000001b3833ef370 .part v000001b3833c4b00_0, 1, 1;
L_000001b3833ef0f0 .part v000001b3833c4920_0, 1, 1;
L_000001b3833ef190 .part v000001b3833c4b00_0, 2, 1;
L_000001b3833ee0b0 .part v000001b3833c4920_0, 2, 1;
L_000001b3833ee510 .part v000001b3833c4b00_0, 3, 1;
L_000001b3833ee830 .part v000001b3833c4920_0, 3, 1;
L_000001b3833ef230 .part v000001b3833c4b00_0, 4, 1;
L_000001b3833ef870 .part v000001b3833c4920_0, 4, 1;
L_000001b3833ef9b0 .part v000001b3833c4b00_0, 5, 1;
L_000001b3833efaf0 .part v000001b3833c4920_0, 5, 1;
L_000001b3834644f0 .part v000001b3833c4b00_0, 6, 1;
L_000001b383462970 .part v000001b3833c4920_0, 6, 1;
L_000001b383464c70 .part v000001b3833c4b00_0, 7, 1;
L_000001b383463690 .part v000001b3833c4920_0, 7, 1;
L_000001b383464270 .part v000001b3833c4b00_0, 8, 1;
L_000001b383463c30 .part v000001b3833c4920_0, 8, 1;
L_000001b383464d10 .part v000001b3833c4b00_0, 9, 1;
L_000001b383462d30 .part v000001b3833c4920_0, 9, 1;
L_000001b383463730 .part v000001b3833c4b00_0, 10, 1;
L_000001b383462f10 .part v000001b3833c4920_0, 10, 1;
L_000001b383464b30 .part v000001b3833c4b00_0, 11, 1;
L_000001b3834630f0 .part v000001b3833c4920_0, 11, 1;
L_000001b383463410 .part v000001b3833c4b00_0, 12, 1;
L_000001b383464130 .part v000001b3833c4920_0, 12, 1;
L_000001b383464ef0 .part v000001b3833c4b00_0, 13, 1;
L_000001b3834635f0 .part v000001b3833c4920_0, 13, 1;
L_000001b383462e70 .part v000001b3833c4b00_0, 14, 1;
L_000001b3834643b0 .part v000001b3833c4920_0, 14, 1;
L_000001b383463190 .part v000001b3833c4b00_0, 15, 1;
L_000001b3834639b0 .part v000001b3833c4920_0, 15, 1;
L_000001b383463cd0 .part v000001b3833c4b00_0, 16, 1;
L_000001b383464090 .part v000001b3833c4920_0, 16, 1;
L_000001b383462830 .part v000001b3833c4b00_0, 17, 1;
L_000001b383462b50 .part v000001b3833c4920_0, 17, 1;
L_000001b383464810 .part v000001b3833c4b00_0, 18, 1;
L_000001b383464310 .part v000001b3833c4920_0, 18, 1;
L_000001b383464bd0 .part v000001b3833c4b00_0, 19, 1;
L_000001b383464e50 .part v000001b3833c4920_0, 19, 1;
L_000001b383463910 .part v000001b3833c4b00_0, 20, 1;
L_000001b3834648b0 .part v000001b3833c4920_0, 20, 1;
L_000001b383462dd0 .part v000001b3833c4b00_0, 21, 1;
L_000001b383462ab0 .part v000001b3833c4920_0, 21, 1;
L_000001b383463a50 .part v000001b3833c4b00_0, 22, 1;
L_000001b3834641d0 .part v000001b3833c4920_0, 22, 1;
L_000001b383464db0 .part v000001b3833c4b00_0, 23, 1;
L_000001b3834632d0 .part v000001b3833c4920_0, 23, 1;
L_000001b383464450 .part v000001b3833c4b00_0, 24, 1;
L_000001b383463d70 .part v000001b3833c4920_0, 24, 1;
L_000001b383462c90 .part v000001b3833c4b00_0, 25, 1;
L_000001b383464770 .part v000001b3833c4920_0, 25, 1;
L_000001b3834634b0 .part v000001b3833c4b00_0, 26, 1;
L_000001b383462a10 .part v000001b3833c4920_0, 26, 1;
L_000001b383464590 .part v000001b3833c4b00_0, 27, 1;
L_000001b383463ff0 .part v000001b3833c4920_0, 27, 1;
L_000001b383463e10 .part v000001b3833c4b00_0, 28, 1;
L_000001b383462bf0 .part v000001b3833c4920_0, 28, 1;
L_000001b383463af0 .part v000001b3833c4b00_0, 29, 1;
L_000001b3834637d0 .part v000001b3833c4920_0, 29, 1;
L_000001b383462fb0 .part v000001b3833c4b00_0, 30, 1;
L_000001b383462790 .part v000001b3833c4920_0, 30, 1;
LS_000001b383463050_0_0 .concat8 [ 1 1 1 1], L_000001b38340bae0, L_000001b38340bca0, L_000001b38340cfe0, L_000001b38340bd10;
LS_000001b383463050_0_4 .concat8 [ 1 1 1 1], L_000001b38340c020, L_000001b38340d1a0, L_000001b38340c720, L_000001b38340c3a0;
LS_000001b383463050_0_8 .concat8 [ 1 1 1 1], L_000001b38340d0c0, L_000001b38340c790, L_000001b38340c870, L_000001b38340cb10;
LS_000001b383463050_0_12 .concat8 [ 1 1 1 1], L_000001b38340d210, L_000001b38340c480, L_000001b38340d130, L_000001b38340b840;
LS_000001b383463050_0_16 .concat8 [ 1 1 1 1], L_000001b38340d280, L_000001b38340c950, L_000001b38340c090, L_000001b38340c100;
LS_000001b383463050_0_20 .concat8 [ 1 1 1 1], L_000001b38340ca30, L_000001b38340cdb0, L_000001b38340c170, L_000001b38340ce90;
LS_000001b383463050_0_24 .concat8 [ 1 1 1 1], L_000001b38340cbf0, L_000001b38340b6f0, L_000001b38340b8b0, L_000001b38340b920;
LS_000001b383463050_0_28 .concat8 [ 1 1 1 1], L_000001b38340c410, L_000001b38340ba70, L_000001b38340c1e0, L_000001b38340b760;
LS_000001b383463050_1_0 .concat8 [ 4 4 4 4], LS_000001b383463050_0_0, LS_000001b383463050_0_4, LS_000001b383463050_0_8, LS_000001b383463050_0_12;
LS_000001b383463050_1_4 .concat8 [ 4 4 4 4], LS_000001b383463050_0_16, LS_000001b383463050_0_20, LS_000001b383463050_0_24, LS_000001b383463050_0_28;
L_000001b383463050 .concat8 [ 16 16 0 0], LS_000001b383463050_1_0, LS_000001b383463050_1_4;
L_000001b383463230 .part v000001b3833c4b00_0, 31, 1;
L_000001b383463b90 .part v000001b3833c4920_0, 31, 1;
L_000001b383463870 .part L_000001b383463050, 0, 1;
L_000001b3834628d0 .part L_000001b383463050, 1, 1;
L_000001b383464630 .part L_000001b383463050, 2, 1;
L_000001b383463370 .part L_000001b383463050, 3, 1;
L_000001b3834646d0 .part L_000001b383463050, 4, 1;
L_000001b383463550 .part L_000001b383463050, 5, 1;
L_000001b383463eb0 .part L_000001b383463050, 6, 1;
L_000001b383463f50 .part L_000001b383463050, 7, 1;
L_000001b383464950 .part L_000001b383463050, 8, 1;
L_000001b383464a90 .part L_000001b383463050, 9, 1;
L_000001b3834649f0 .part L_000001b383463050, 10, 1;
L_000001b3834670b0 .part L_000001b383463050, 11, 1;
L_000001b383465c10 .part L_000001b383463050, 12, 1;
L_000001b383466110 .part L_000001b383463050, 13, 1;
L_000001b383466890 .part L_000001b383463050, 14, 1;
L_000001b383467150 .part L_000001b383463050, 15, 1;
L_000001b383466750 .part L_000001b383463050, 16, 1;
L_000001b383467330 .part L_000001b383463050, 17, 1;
L_000001b383465850 .part L_000001b383463050, 18, 1;
L_000001b3834676f0 .part L_000001b383463050, 19, 1;
L_000001b3834669d0 .part L_000001b383463050, 20, 1;
L_000001b383464f90 .part L_000001b383463050, 21, 1;
L_000001b383466a70 .part L_000001b383463050, 22, 1;
L_000001b3834664d0 .part L_000001b383463050, 23, 1;
L_000001b3834673d0 .part L_000001b383463050, 24, 1;
L_000001b383466930 .part L_000001b383463050, 25, 1;
L_000001b3834671f0 .part L_000001b383463050, 26, 1;
L_000001b3834658f0 .part L_000001b383463050, 27, 1;
L_000001b383466b10 .part L_000001b383463050, 28, 1;
L_000001b383466bb0 .part L_000001b383463050, 29, 1;
L_000001b383467470 .part L_000001b383463050, 30, 1;
L_000001b3834667f0 .part L_000001b383463050, 31, 1;
S_000001b383109c60 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b3832069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b383339070 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b38340ba00 .functor NOT 1, L_000001b3833eee70, C4<0>, C4<0>, C4<0>;
v000001b3833b7410_0 .net "A", 31 0, v000001b3833c4b00_0;  alias, 1 drivers
v000001b3833b8630_0 .net "ALUOP", 3 0, v000001b3833b89f0_0;  alias, 1 drivers
v000001b3833b86d0_0 .net "B", 31 0, v000001b3833c4920_0;  alias, 1 drivers
v000001b3833b88b0_0 .var "CF", 0 0;
v000001b3833b74b0_0 .net "ZF", 0 0, L_000001b38340ba00;  alias, 1 drivers
v000001b3833b8950_0 .net *"_ivl_1", 0 0, L_000001b3833eee70;  1 drivers
v000001b3833b7910_0 .var "res", 31 0;
E_000001b3833390b0 .event anyedge, v000001b3833b8630_0, v000001b3833b6c90_0, v000001b3833b7a50_0, v000001b3833b88b0_0;
L_000001b3833eee70 .reduce/or v000001b3833b7910_0;
S_000001b383153170 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b3832069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b38336d260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b38336d298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b38336d2d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b38336d308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b38336d340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b38336d378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b38336d3b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b38336d3e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b38336d420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b38336d458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b38336d490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b38336d4c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b38336d500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b38336d538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b38336d570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b38336d5a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b38336d5e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b38336d618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b38336d650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b38336d688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b38336d6c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b38336d6f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b38336d730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b38336d768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b38336d7a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833b89f0_0 .var "ALU_OP", 3 0;
v000001b3833b8a90_0 .net "opcode", 11 0, v000001b3833c4ec0_0;  alias, 1 drivers
E_000001b383339570 .event anyedge, v000001b3832bf1e0_0;
S_000001b383153300 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b3833c1e00_0 .net "EX1_forward_to_B", 31 0, v000001b3833c3de0_0;  alias, 1 drivers
v000001b3833c2800_0 .net "EX_PFC", 31 0, v000001b3833c4240_0;  alias, 1 drivers
v000001b3833c28a0_0 .net "EX_PFC_to_IF", 31 0, L_000001b3833eded0;  alias, 1 drivers
v000001b3833c2940_0 .net "alu_selA", 1 0, L_000001b3833efd70;  alias, 1 drivers
v000001b3833c3200_0 .net "alu_selB", 1 0, L_000001b3833f3f10;  alias, 1 drivers
v000001b3833c2440_0 .net "ex_haz", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833c2da0_0 .net "id_haz", 31 0, L_000001b3833ee290;  alias, 1 drivers
v000001b3833c3d40_0 .net "is_jr", 0 0, v000001b3833c3ac0_0;  alias, 1 drivers
v000001b3833c32a0_0 .net "mem_haz", 31 0, L_000001b38340d600;  alias, 1 drivers
v000001b3833c29e0_0 .net "oper1", 31 0, L_000001b3833f7260;  alias, 1 drivers
v000001b3833c2620_0 .net "oper2", 31 0, L_000001b38340bd80;  alias, 1 drivers
v000001b3833c3160_0 .net "pc", 31 0, v000001b3833c1ea0_0;  alias, 1 drivers
v000001b3833c2bc0_0 .net "rs1", 31 0, v000001b3833c23a0_0;  alias, 1 drivers
v000001b3833c41a0_0 .net "rs2_in", 31 0, v000001b3833c2a80_0;  alias, 1 drivers
v000001b3833c4380_0 .net "rs2_out", 31 0, L_000001b38340c640;  alias, 1 drivers
v000001b3833c2080_0 .net "store_rs2_forward", 1 0, L_000001b3833f2c50;  alias, 1 drivers
L_000001b3833eded0 .functor MUXZ 32, v000001b3833c4240_0, L_000001b3833f7260, v000001b3833c3ac0_0, C4<>;
S_000001b38314c8c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b383153300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b383338970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3833f5580 .functor NOT 1, L_000001b3833ee150, C4<0>, C4<0>, C4<0>;
L_000001b3833f55f0 .functor NOT 1, L_000001b3833edc50, C4<0>, C4<0>, C4<0>;
L_000001b3833f5ac0 .functor NOT 1, L_000001b3833ee010, C4<0>, C4<0>, C4<0>;
L_000001b3833f5ba0 .functor NOT 1, L_000001b3833ed610, C4<0>, C4<0>, C4<0>;
L_000001b3833f5c10 .functor AND 32, L_000001b3833f54a0, v000001b3833c23a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f5dd0 .functor AND 32, L_000001b3833f5890, L_000001b38340d600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f5e40 .functor OR 32, L_000001b3833f5c10, L_000001b3833f5dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3833f5eb0 .functor AND 32, L_000001b3833f5b30, v000001b3833b5980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f5f20 .functor OR 32, L_000001b3833f5e40, L_000001b3833f5eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3833f7030 .functor AND 32, L_000001b3833f5cf0, L_000001b3833ee290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f7260 .functor OR 32, L_000001b3833f5f20, L_000001b3833f7030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833b95d0_0 .net *"_ivl_1", 0 0, L_000001b3833ee150;  1 drivers
v000001b3833b9670_0 .net *"_ivl_13", 0 0, L_000001b3833ee010;  1 drivers
v000001b3833b98f0_0 .net *"_ivl_14", 0 0, L_000001b3833f5ac0;  1 drivers
v000001b3833b9a30_0 .net *"_ivl_19", 0 0, L_000001b3833ed9d0;  1 drivers
v000001b3833ba070_0 .net *"_ivl_2", 0 0, L_000001b3833f5580;  1 drivers
v000001b3833bf260_0 .net *"_ivl_23", 0 0, L_000001b3833eea10;  1 drivers
v000001b3833be680_0 .net *"_ivl_27", 0 0, L_000001b3833ed610;  1 drivers
v000001b3833be7c0_0 .net *"_ivl_28", 0 0, L_000001b3833f5ba0;  1 drivers
v000001b3833beea0_0 .net *"_ivl_33", 0 0, L_000001b3833edd90;  1 drivers
v000001b3833be9a0_0 .net *"_ivl_37", 0 0, L_000001b3833eedd0;  1 drivers
v000001b3833be860_0 .net *"_ivl_40", 31 0, L_000001b3833f5c10;  1 drivers
v000001b3833bf3a0_0 .net *"_ivl_42", 31 0, L_000001b3833f5dd0;  1 drivers
v000001b3833bf300_0 .net *"_ivl_44", 31 0, L_000001b3833f5e40;  1 drivers
v000001b3833bf440_0 .net *"_ivl_46", 31 0, L_000001b3833f5eb0;  1 drivers
v000001b3833bf940_0 .net *"_ivl_48", 31 0, L_000001b3833f5f20;  1 drivers
v000001b3833bee00_0 .net *"_ivl_50", 31 0, L_000001b3833f7030;  1 drivers
v000001b3833bf9e0_0 .net *"_ivl_7", 0 0, L_000001b3833edc50;  1 drivers
v000001b3833bf4e0_0 .net *"_ivl_8", 0 0, L_000001b3833f55f0;  1 drivers
v000001b3833bf580_0 .net "ina", 31 0, v000001b3833c23a0_0;  alias, 1 drivers
v000001b3833bfa80_0 .net "inb", 31 0, L_000001b38340d600;  alias, 1 drivers
v000001b3833bf760_0 .net "inc", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833befe0_0 .net "ind", 31 0, L_000001b3833ee290;  alias, 1 drivers
v000001b3833bf1c0_0 .net "out", 31 0, L_000001b3833f7260;  alias, 1 drivers
v000001b3833bf800_0 .net "s0", 31 0, L_000001b3833f54a0;  1 drivers
v000001b3833bf620_0 .net "s1", 31 0, L_000001b3833f5890;  1 drivers
v000001b3833be900_0 .net "s2", 31 0, L_000001b3833f5b30;  1 drivers
v000001b3833bed60_0 .net "s3", 31 0, L_000001b3833f5cf0;  1 drivers
v000001b3833bea40_0 .net "sel", 1 0, L_000001b3833efd70;  alias, 1 drivers
L_000001b3833ee150 .part L_000001b3833efd70, 1, 1;
LS_000001b3833ed6b0_0_0 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_4 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_8 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_12 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_16 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_20 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_24 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_0_28 .concat [ 1 1 1 1], L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580, L_000001b3833f5580;
LS_000001b3833ed6b0_1_0 .concat [ 4 4 4 4], LS_000001b3833ed6b0_0_0, LS_000001b3833ed6b0_0_4, LS_000001b3833ed6b0_0_8, LS_000001b3833ed6b0_0_12;
LS_000001b3833ed6b0_1_4 .concat [ 4 4 4 4], LS_000001b3833ed6b0_0_16, LS_000001b3833ed6b0_0_20, LS_000001b3833ed6b0_0_24, LS_000001b3833ed6b0_0_28;
L_000001b3833ed6b0 .concat [ 16 16 0 0], LS_000001b3833ed6b0_1_0, LS_000001b3833ed6b0_1_4;
L_000001b3833edc50 .part L_000001b3833efd70, 0, 1;
LS_000001b3833edf70_0_0 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_4 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_8 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_12 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_16 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_20 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_24 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_0_28 .concat [ 1 1 1 1], L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0, L_000001b3833f55f0;
LS_000001b3833edf70_1_0 .concat [ 4 4 4 4], LS_000001b3833edf70_0_0, LS_000001b3833edf70_0_4, LS_000001b3833edf70_0_8, LS_000001b3833edf70_0_12;
LS_000001b3833edf70_1_4 .concat [ 4 4 4 4], LS_000001b3833edf70_0_16, LS_000001b3833edf70_0_20, LS_000001b3833edf70_0_24, LS_000001b3833edf70_0_28;
L_000001b3833edf70 .concat [ 16 16 0 0], LS_000001b3833edf70_1_0, LS_000001b3833edf70_1_4;
L_000001b3833ee010 .part L_000001b3833efd70, 1, 1;
LS_000001b3833ee330_0_0 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_4 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_8 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_12 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_16 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_20 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_24 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_0_28 .concat [ 1 1 1 1], L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0, L_000001b3833f5ac0;
LS_000001b3833ee330_1_0 .concat [ 4 4 4 4], LS_000001b3833ee330_0_0, LS_000001b3833ee330_0_4, LS_000001b3833ee330_0_8, LS_000001b3833ee330_0_12;
LS_000001b3833ee330_1_4 .concat [ 4 4 4 4], LS_000001b3833ee330_0_16, LS_000001b3833ee330_0_20, LS_000001b3833ee330_0_24, LS_000001b3833ee330_0_28;
L_000001b3833ee330 .concat [ 16 16 0 0], LS_000001b3833ee330_1_0, LS_000001b3833ee330_1_4;
L_000001b3833ed9d0 .part L_000001b3833efd70, 0, 1;
LS_000001b3833efb90_0_0 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_4 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_8 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_12 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_16 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_20 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_24 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_0_28 .concat [ 1 1 1 1], L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0, L_000001b3833ed9d0;
LS_000001b3833efb90_1_0 .concat [ 4 4 4 4], LS_000001b3833efb90_0_0, LS_000001b3833efb90_0_4, LS_000001b3833efb90_0_8, LS_000001b3833efb90_0_12;
LS_000001b3833efb90_1_4 .concat [ 4 4 4 4], LS_000001b3833efb90_0_16, LS_000001b3833efb90_0_20, LS_000001b3833efb90_0_24, LS_000001b3833efb90_0_28;
L_000001b3833efb90 .concat [ 16 16 0 0], LS_000001b3833efb90_1_0, LS_000001b3833efb90_1_4;
L_000001b3833eea10 .part L_000001b3833efd70, 1, 1;
LS_000001b3833eef10_0_0 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_4 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_8 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_12 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_16 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_20 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_24 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_0_28 .concat [ 1 1 1 1], L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10, L_000001b3833eea10;
LS_000001b3833eef10_1_0 .concat [ 4 4 4 4], LS_000001b3833eef10_0_0, LS_000001b3833eef10_0_4, LS_000001b3833eef10_0_8, LS_000001b3833eef10_0_12;
LS_000001b3833eef10_1_4 .concat [ 4 4 4 4], LS_000001b3833eef10_0_16, LS_000001b3833eef10_0_20, LS_000001b3833eef10_0_24, LS_000001b3833eef10_0_28;
L_000001b3833eef10 .concat [ 16 16 0 0], LS_000001b3833eef10_1_0, LS_000001b3833eef10_1_4;
L_000001b3833ed610 .part L_000001b3833efd70, 0, 1;
LS_000001b3833ee3d0_0_0 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_4 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_8 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_12 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_16 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_20 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_24 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_0_28 .concat [ 1 1 1 1], L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0, L_000001b3833f5ba0;
LS_000001b3833ee3d0_1_0 .concat [ 4 4 4 4], LS_000001b3833ee3d0_0_0, LS_000001b3833ee3d0_0_4, LS_000001b3833ee3d0_0_8, LS_000001b3833ee3d0_0_12;
LS_000001b3833ee3d0_1_4 .concat [ 4 4 4 4], LS_000001b3833ee3d0_0_16, LS_000001b3833ee3d0_0_20, LS_000001b3833ee3d0_0_24, LS_000001b3833ee3d0_0_28;
L_000001b3833ee3d0 .concat [ 16 16 0 0], LS_000001b3833ee3d0_1_0, LS_000001b3833ee3d0_1_4;
L_000001b3833edd90 .part L_000001b3833efd70, 1, 1;
LS_000001b3833ee6f0_0_0 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_4 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_8 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_12 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_16 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_20 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_24 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_0_28 .concat [ 1 1 1 1], L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90, L_000001b3833edd90;
LS_000001b3833ee6f0_1_0 .concat [ 4 4 4 4], LS_000001b3833ee6f0_0_0, LS_000001b3833ee6f0_0_4, LS_000001b3833ee6f0_0_8, LS_000001b3833ee6f0_0_12;
LS_000001b3833ee6f0_1_4 .concat [ 4 4 4 4], LS_000001b3833ee6f0_0_16, LS_000001b3833ee6f0_0_20, LS_000001b3833ee6f0_0_24, LS_000001b3833ee6f0_0_28;
L_000001b3833ee6f0 .concat [ 16 16 0 0], LS_000001b3833ee6f0_1_0, LS_000001b3833ee6f0_1_4;
L_000001b3833eedd0 .part L_000001b3833efd70, 0, 1;
LS_000001b3833ed750_0_0 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_4 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_8 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_12 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_16 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_20 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_24 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_0_28 .concat [ 1 1 1 1], L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0, L_000001b3833eedd0;
LS_000001b3833ed750_1_0 .concat [ 4 4 4 4], LS_000001b3833ed750_0_0, LS_000001b3833ed750_0_4, LS_000001b3833ed750_0_8, LS_000001b3833ed750_0_12;
LS_000001b3833ed750_1_4 .concat [ 4 4 4 4], LS_000001b3833ed750_0_16, LS_000001b3833ed750_0_20, LS_000001b3833ed750_0_24, LS_000001b3833ed750_0_28;
L_000001b3833ed750 .concat [ 16 16 0 0], LS_000001b3833ed750_1_0, LS_000001b3833ed750_1_4;
S_000001b38314ca50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b38314c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f54a0 .functor AND 32, L_000001b3833ed6b0, L_000001b3833edf70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833b9d50_0 .net "in1", 31 0, L_000001b3833ed6b0;  1 drivers
v000001b3833b9df0_0 .net "in2", 31 0, L_000001b3833edf70;  1 drivers
v000001b3833b92b0_0 .net "out", 31 0, L_000001b3833f54a0;  alias, 1 drivers
S_000001b383108230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b38314c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f5890 .functor AND 32, L_000001b3833ee330, L_000001b3833efb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833b9490_0 .net "in1", 31 0, L_000001b3833ee330;  1 drivers
v000001b3833ba1b0_0 .net "in2", 31 0, L_000001b3833efb90;  1 drivers
v000001b3833b9530_0 .net "out", 31 0, L_000001b3833f5890;  alias, 1 drivers
S_000001b3831083c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b38314c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f5b30 .functor AND 32, L_000001b3833eef10, L_000001b3833ee3d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833ba250_0 .net "in1", 31 0, L_000001b3833eef10;  1 drivers
v000001b3833b9fd0_0 .net "in2", 31 0, L_000001b3833ee3d0;  1 drivers
v000001b3833b8ef0_0 .net "out", 31 0, L_000001b3833f5b30;  alias, 1 drivers
S_000001b3833bb5e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b38314c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f5cf0 .functor AND 32, L_000001b3833ee6f0, L_000001b3833ed750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833b9710_0 .net "in1", 31 0, L_000001b3833ee6f0;  1 drivers
v000001b3833b8f90_0 .net "in2", 31 0, L_000001b3833ed750;  1 drivers
v000001b3833b9e90_0 .net "out", 31 0, L_000001b3833f5cf0;  alias, 1 drivers
S_000001b3833bba90 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b383153300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b383339430 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3833f7340 .functor NOT 1, L_000001b3833eda70, C4<0>, C4<0>, C4<0>;
L_000001b3833f70a0 .functor NOT 1, L_000001b3833efa50, C4<0>, C4<0>, C4<0>;
L_000001b3833f7110 .functor NOT 1, L_000001b3833eeab0, C4<0>, C4<0>, C4<0>;
L_000001b383330d10 .functor NOT 1, L_000001b3833ed890, C4<0>, C4<0>, C4<0>;
L_000001b38340bc30 .functor AND 32, L_000001b3833f72d0, v000001b3833c3de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340c9c0 .functor AND 32, L_000001b3833f71f0, L_000001b38340d600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340b7d0 .functor OR 32, L_000001b38340bc30, L_000001b38340c9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b38340caa0 .functor AND 32, L_000001b3833f7180, v000001b3833b5980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340c560 .functor OR 32, L_000001b38340b7d0, L_000001b38340caa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b38340cc60 .functor AND 32, L_000001b38340c2c0, L_000001b3833ee290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340bd80 .functor OR 32, L_000001b38340c560, L_000001b38340cc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833bf080_0 .net *"_ivl_1", 0 0, L_000001b3833eda70;  1 drivers
v000001b3833bf120_0 .net *"_ivl_13", 0 0, L_000001b3833eeab0;  1 drivers
v000001b3833be040_0 .net *"_ivl_14", 0 0, L_000001b3833f7110;  1 drivers
v000001b3833bcec0_0 .net *"_ivl_19", 0 0, L_000001b3833eefb0;  1 drivers
v000001b3833be220_0 .net *"_ivl_2", 0 0, L_000001b3833f7340;  1 drivers
v000001b3833bc9c0_0 .net *"_ivl_23", 0 0, L_000001b3833edb10;  1 drivers
v000001b3833be0e0_0 .net *"_ivl_27", 0 0, L_000001b3833ed890;  1 drivers
v000001b3833bc7e0_0 .net *"_ivl_28", 0 0, L_000001b383330d10;  1 drivers
v000001b3833bd6e0_0 .net *"_ivl_33", 0 0, L_000001b3833ef5f0;  1 drivers
v000001b3833bd5a0_0 .net *"_ivl_37", 0 0, L_000001b3833ee790;  1 drivers
v000001b3833bc920_0 .net *"_ivl_40", 31 0, L_000001b38340bc30;  1 drivers
v000001b3833bd820_0 .net *"_ivl_42", 31 0, L_000001b38340c9c0;  1 drivers
v000001b3833bc1a0_0 .net *"_ivl_44", 31 0, L_000001b38340b7d0;  1 drivers
v000001b3833bd640_0 .net *"_ivl_46", 31 0, L_000001b38340caa0;  1 drivers
v000001b3833bd8c0_0 .net *"_ivl_48", 31 0, L_000001b38340c560;  1 drivers
v000001b3833bc240_0 .net *"_ivl_50", 31 0, L_000001b38340cc60;  1 drivers
v000001b3833bd780_0 .net *"_ivl_7", 0 0, L_000001b3833efa50;  1 drivers
v000001b3833be180_0 .net *"_ivl_8", 0 0, L_000001b3833f70a0;  1 drivers
v000001b3833bd500_0 .net "ina", 31 0, v000001b3833c3de0_0;  alias, 1 drivers
v000001b3833bbd40_0 .net "inb", 31 0, L_000001b38340d600;  alias, 1 drivers
v000001b3833be2c0_0 .net "inc", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833bc4c0_0 .net "ind", 31 0, L_000001b3833ee290;  alias, 1 drivers
v000001b3833bc740_0 .net "out", 31 0, L_000001b38340bd80;  alias, 1 drivers
v000001b3833bd960_0 .net "s0", 31 0, L_000001b3833f72d0;  1 drivers
v000001b3833bbde0_0 .net "s1", 31 0, L_000001b3833f71f0;  1 drivers
v000001b3833bd1e0_0 .net "s2", 31 0, L_000001b3833f7180;  1 drivers
v000001b3833bda00_0 .net "s3", 31 0, L_000001b38340c2c0;  1 drivers
v000001b3833bc880_0 .net "sel", 1 0, L_000001b3833f3f10;  alias, 1 drivers
L_000001b3833eda70 .part L_000001b3833f3f10, 1, 1;
LS_000001b3833ed4d0_0_0 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_4 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_8 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_12 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_16 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_20 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_24 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_0_28 .concat [ 1 1 1 1], L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340, L_000001b3833f7340;
LS_000001b3833ed4d0_1_0 .concat [ 4 4 4 4], LS_000001b3833ed4d0_0_0, LS_000001b3833ed4d0_0_4, LS_000001b3833ed4d0_0_8, LS_000001b3833ed4d0_0_12;
LS_000001b3833ed4d0_1_4 .concat [ 4 4 4 4], LS_000001b3833ed4d0_0_16, LS_000001b3833ed4d0_0_20, LS_000001b3833ed4d0_0_24, LS_000001b3833ed4d0_0_28;
L_000001b3833ed4d0 .concat [ 16 16 0 0], LS_000001b3833ed4d0_1_0, LS_000001b3833ed4d0_1_4;
L_000001b3833efa50 .part L_000001b3833f3f10, 0, 1;
LS_000001b3833ed7f0_0_0 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_4 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_8 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_12 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_16 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_20 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_24 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_0_28 .concat [ 1 1 1 1], L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0, L_000001b3833f70a0;
LS_000001b3833ed7f0_1_0 .concat [ 4 4 4 4], LS_000001b3833ed7f0_0_0, LS_000001b3833ed7f0_0_4, LS_000001b3833ed7f0_0_8, LS_000001b3833ed7f0_0_12;
LS_000001b3833ed7f0_1_4 .concat [ 4 4 4 4], LS_000001b3833ed7f0_0_16, LS_000001b3833ed7f0_0_20, LS_000001b3833ed7f0_0_24, LS_000001b3833ed7f0_0_28;
L_000001b3833ed7f0 .concat [ 16 16 0 0], LS_000001b3833ed7f0_1_0, LS_000001b3833ed7f0_1_4;
L_000001b3833eeab0 .part L_000001b3833f3f10, 1, 1;
LS_000001b3833ef4b0_0_0 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_4 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_8 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_12 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_16 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_20 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_24 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_0_28 .concat [ 1 1 1 1], L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110, L_000001b3833f7110;
LS_000001b3833ef4b0_1_0 .concat [ 4 4 4 4], LS_000001b3833ef4b0_0_0, LS_000001b3833ef4b0_0_4, LS_000001b3833ef4b0_0_8, LS_000001b3833ef4b0_0_12;
LS_000001b3833ef4b0_1_4 .concat [ 4 4 4 4], LS_000001b3833ef4b0_0_16, LS_000001b3833ef4b0_0_20, LS_000001b3833ef4b0_0_24, LS_000001b3833ef4b0_0_28;
L_000001b3833ef4b0 .concat [ 16 16 0 0], LS_000001b3833ef4b0_1_0, LS_000001b3833ef4b0_1_4;
L_000001b3833eefb0 .part L_000001b3833f3f10, 0, 1;
LS_000001b3833ef2d0_0_0 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_4 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_8 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_12 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_16 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_20 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_24 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_0_28 .concat [ 1 1 1 1], L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0, L_000001b3833eefb0;
LS_000001b3833ef2d0_1_0 .concat [ 4 4 4 4], LS_000001b3833ef2d0_0_0, LS_000001b3833ef2d0_0_4, LS_000001b3833ef2d0_0_8, LS_000001b3833ef2d0_0_12;
LS_000001b3833ef2d0_1_4 .concat [ 4 4 4 4], LS_000001b3833ef2d0_0_16, LS_000001b3833ef2d0_0_20, LS_000001b3833ef2d0_0_24, LS_000001b3833ef2d0_0_28;
L_000001b3833ef2d0 .concat [ 16 16 0 0], LS_000001b3833ef2d0_1_0, LS_000001b3833ef2d0_1_4;
L_000001b3833edb10 .part L_000001b3833f3f10, 1, 1;
LS_000001b3833eebf0_0_0 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_4 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_8 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_12 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_16 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_20 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_24 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_0_28 .concat [ 1 1 1 1], L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10, L_000001b3833edb10;
LS_000001b3833eebf0_1_0 .concat [ 4 4 4 4], LS_000001b3833eebf0_0_0, LS_000001b3833eebf0_0_4, LS_000001b3833eebf0_0_8, LS_000001b3833eebf0_0_12;
LS_000001b3833eebf0_1_4 .concat [ 4 4 4 4], LS_000001b3833eebf0_0_16, LS_000001b3833eebf0_0_20, LS_000001b3833eebf0_0_24, LS_000001b3833eebf0_0_28;
L_000001b3833eebf0 .concat [ 16 16 0 0], LS_000001b3833eebf0_1_0, LS_000001b3833eebf0_1_4;
L_000001b3833ed890 .part L_000001b3833f3f10, 0, 1;
LS_000001b3833ef550_0_0 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_4 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_8 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_12 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_16 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_20 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_24 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_0_28 .concat [ 1 1 1 1], L_000001b383330d10, L_000001b383330d10, L_000001b383330d10, L_000001b383330d10;
LS_000001b3833ef550_1_0 .concat [ 4 4 4 4], LS_000001b3833ef550_0_0, LS_000001b3833ef550_0_4, LS_000001b3833ef550_0_8, LS_000001b3833ef550_0_12;
LS_000001b3833ef550_1_4 .concat [ 4 4 4 4], LS_000001b3833ef550_0_16, LS_000001b3833ef550_0_20, LS_000001b3833ef550_0_24, LS_000001b3833ef550_0_28;
L_000001b3833ef550 .concat [ 16 16 0 0], LS_000001b3833ef550_1_0, LS_000001b3833ef550_1_4;
L_000001b3833ef5f0 .part L_000001b3833f3f10, 1, 1;
LS_000001b3833ee5b0_0_0 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_4 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_8 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_12 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_16 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_20 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_24 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_0_28 .concat [ 1 1 1 1], L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0, L_000001b3833ef5f0;
LS_000001b3833ee5b0_1_0 .concat [ 4 4 4 4], LS_000001b3833ee5b0_0_0, LS_000001b3833ee5b0_0_4, LS_000001b3833ee5b0_0_8, LS_000001b3833ee5b0_0_12;
LS_000001b3833ee5b0_1_4 .concat [ 4 4 4 4], LS_000001b3833ee5b0_0_16, LS_000001b3833ee5b0_0_20, LS_000001b3833ee5b0_0_24, LS_000001b3833ee5b0_0_28;
L_000001b3833ee5b0 .concat [ 16 16 0 0], LS_000001b3833ee5b0_1_0, LS_000001b3833ee5b0_1_4;
L_000001b3833ee790 .part L_000001b3833f3f10, 0, 1;
LS_000001b3833edbb0_0_0 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_4 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_8 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_12 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_16 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_20 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_24 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_0_28 .concat [ 1 1 1 1], L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790, L_000001b3833ee790;
LS_000001b3833edbb0_1_0 .concat [ 4 4 4 4], LS_000001b3833edbb0_0_0, LS_000001b3833edbb0_0_4, LS_000001b3833edbb0_0_8, LS_000001b3833edbb0_0_12;
LS_000001b3833edbb0_1_4 .concat [ 4 4 4 4], LS_000001b3833edbb0_0_16, LS_000001b3833edbb0_0_20, LS_000001b3833edbb0_0_24, LS_000001b3833edbb0_0_28;
L_000001b3833edbb0 .concat [ 16 16 0 0], LS_000001b3833edbb0_1_0, LS_000001b3833edbb0_1_4;
S_000001b3833bafa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3833bba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f72d0 .functor AND 32, L_000001b3833ed4d0, L_000001b3833ed7f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833bf6c0_0 .net "in1", 31 0, L_000001b3833ed4d0;  1 drivers
v000001b3833beae0_0 .net "in2", 31 0, L_000001b3833ed7f0;  1 drivers
v000001b3833bf8a0_0 .net "out", 31 0, L_000001b3833f72d0;  alias, 1 drivers
S_000001b3833bb130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3833bba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f71f0 .functor AND 32, L_000001b3833ef4b0, L_000001b3833ef2d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833be5e0_0 .net "in1", 31 0, L_000001b3833ef4b0;  1 drivers
v000001b3833bfb20_0 .net "in2", 31 0, L_000001b3833ef2d0;  1 drivers
v000001b3833be4a0_0 .net "out", 31 0, L_000001b3833f71f0;  alias, 1 drivers
S_000001b3833bb2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3833bba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3833f7180 .functor AND 32, L_000001b3833eebf0, L_000001b3833ef550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833be540_0 .net "in1", 31 0, L_000001b3833eebf0;  1 drivers
v000001b3833beb80_0 .net "in2", 31 0, L_000001b3833ef550;  1 drivers
v000001b3833be720_0 .net "out", 31 0, L_000001b3833f7180;  alias, 1 drivers
S_000001b3833bb450 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3833bba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b38340c2c0 .functor AND 32, L_000001b3833ee5b0, L_000001b3833edbb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833bec20_0 .net "in1", 31 0, L_000001b3833ee5b0;  1 drivers
v000001b3833bef40_0 .net "in2", 31 0, L_000001b3833edbb0;  1 drivers
v000001b3833becc0_0 .net "out", 31 0, L_000001b38340c2c0;  alias, 1 drivers
S_000001b3833bb770 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b383153300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3833395b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b38340bb50 .functor NOT 1, L_000001b3833ed570, C4<0>, C4<0>, C4<0>;
L_000001b38340c8e0 .functor NOT 1, L_000001b3833eeb50, C4<0>, C4<0>, C4<0>;
L_000001b38340c5d0 .functor NOT 1, L_000001b3833ed930, C4<0>, C4<0>, C4<0>;
L_000001b38340bfb0 .functor NOT 1, L_000001b3833ef730, C4<0>, C4<0>, C4<0>;
L_000001b38340be60 .functor AND 32, L_000001b38340d050, v000001b3833c2a80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340bf40 .functor AND 32, L_000001b38340bed0, L_000001b38340d600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340c800 .functor OR 32, L_000001b38340be60, L_000001b38340bf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b38340bbc0 .functor AND 32, L_000001b38340bdf0, v000001b3833b5980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340c6b0 .functor OR 32, L_000001b38340c800, L_000001b38340bbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b38340cb80 .functor AND 32, L_000001b38340c330, L_000001b3833ee290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340c640 .functor OR 32, L_000001b38340c6b0, L_000001b38340cb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833bdfa0_0 .net *"_ivl_1", 0 0, L_000001b3833ed570;  1 drivers
v000001b3833bcce0_0 .net *"_ivl_13", 0 0, L_000001b3833ed930;  1 drivers
v000001b3833bd280_0 .net *"_ivl_14", 0 0, L_000001b38340c5d0;  1 drivers
v000001b3833bcd80_0 .net *"_ivl_19", 0 0, L_000001b3833ee1f0;  1 drivers
v000001b3833bce20_0 .net *"_ivl_2", 0 0, L_000001b38340bb50;  1 drivers
v000001b3833bbe80_0 .net *"_ivl_23", 0 0, L_000001b3833ef690;  1 drivers
v000001b3833bc6a0_0 .net *"_ivl_27", 0 0, L_000001b3833ef730;  1 drivers
v000001b3833bd320_0 .net *"_ivl_28", 0 0, L_000001b38340bfb0;  1 drivers
v000001b3833bddc0_0 .net *"_ivl_33", 0 0, L_000001b3833eec90;  1 drivers
v000001b3833bd140_0 .net *"_ivl_37", 0 0, L_000001b3833ee8d0;  1 drivers
v000001b3833bcf60_0 .net *"_ivl_40", 31 0, L_000001b38340be60;  1 drivers
v000001b3833bd0a0_0 .net *"_ivl_42", 31 0, L_000001b38340bf40;  1 drivers
v000001b3833bbf20_0 .net *"_ivl_44", 31 0, L_000001b38340c800;  1 drivers
v000001b3833bc2e0_0 .net *"_ivl_46", 31 0, L_000001b38340bbc0;  1 drivers
v000001b3833bc380_0 .net *"_ivl_48", 31 0, L_000001b38340c6b0;  1 drivers
v000001b3833bd3c0_0 .net *"_ivl_50", 31 0, L_000001b38340cb80;  1 drivers
v000001b3833bdbe0_0 .net *"_ivl_7", 0 0, L_000001b3833eeb50;  1 drivers
v000001b3833bd460_0 .net *"_ivl_8", 0 0, L_000001b38340c8e0;  1 drivers
v000001b3833bdd20_0 .net "ina", 31 0, v000001b3833c2a80_0;  alias, 1 drivers
v000001b3833bde60_0 .net "inb", 31 0, L_000001b38340d600;  alias, 1 drivers
v000001b3833bc060_0 .net "inc", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833bdf00_0 .net "ind", 31 0, L_000001b3833ee290;  alias, 1 drivers
v000001b3833bbfc0_0 .net "out", 31 0, L_000001b38340c640;  alias, 1 drivers
v000001b3833bc100_0 .net "s0", 31 0, L_000001b38340d050;  1 drivers
v000001b3833bc420_0 .net "s1", 31 0, L_000001b38340bed0;  1 drivers
v000001b3833bc560_0 .net "s2", 31 0, L_000001b38340bdf0;  1 drivers
v000001b3833c3a20_0 .net "s3", 31 0, L_000001b38340c330;  1 drivers
v000001b3833c2d00_0 .net "sel", 1 0, L_000001b3833f2c50;  alias, 1 drivers
L_000001b3833ed570 .part L_000001b3833f2c50, 1, 1;
LS_000001b3833ede30_0_0 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_4 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_8 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_12 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_16 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_20 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_24 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_0_28 .concat [ 1 1 1 1], L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50, L_000001b38340bb50;
LS_000001b3833ede30_1_0 .concat [ 4 4 4 4], LS_000001b3833ede30_0_0, LS_000001b3833ede30_0_4, LS_000001b3833ede30_0_8, LS_000001b3833ede30_0_12;
LS_000001b3833ede30_1_4 .concat [ 4 4 4 4], LS_000001b3833ede30_0_16, LS_000001b3833ede30_0_20, LS_000001b3833ede30_0_24, LS_000001b3833ede30_0_28;
L_000001b3833ede30 .concat [ 16 16 0 0], LS_000001b3833ede30_1_0, LS_000001b3833ede30_1_4;
L_000001b3833eeb50 .part L_000001b3833f2c50, 0, 1;
LS_000001b3833ee970_0_0 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_4 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_8 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_12 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_16 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_20 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_24 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_0_28 .concat [ 1 1 1 1], L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0, L_000001b38340c8e0;
LS_000001b3833ee970_1_0 .concat [ 4 4 4 4], LS_000001b3833ee970_0_0, LS_000001b3833ee970_0_4, LS_000001b3833ee970_0_8, LS_000001b3833ee970_0_12;
LS_000001b3833ee970_1_4 .concat [ 4 4 4 4], LS_000001b3833ee970_0_16, LS_000001b3833ee970_0_20, LS_000001b3833ee970_0_24, LS_000001b3833ee970_0_28;
L_000001b3833ee970 .concat [ 16 16 0 0], LS_000001b3833ee970_1_0, LS_000001b3833ee970_1_4;
L_000001b3833ed930 .part L_000001b3833f2c50, 1, 1;
LS_000001b3833ef410_0_0 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_4 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_8 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_12 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_16 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_20 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_24 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_0_28 .concat [ 1 1 1 1], L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0, L_000001b38340c5d0;
LS_000001b3833ef410_1_0 .concat [ 4 4 4 4], LS_000001b3833ef410_0_0, LS_000001b3833ef410_0_4, LS_000001b3833ef410_0_8, LS_000001b3833ef410_0_12;
LS_000001b3833ef410_1_4 .concat [ 4 4 4 4], LS_000001b3833ef410_0_16, LS_000001b3833ef410_0_20, LS_000001b3833ef410_0_24, LS_000001b3833ef410_0_28;
L_000001b3833ef410 .concat [ 16 16 0 0], LS_000001b3833ef410_1_0, LS_000001b3833ef410_1_4;
L_000001b3833ee1f0 .part L_000001b3833f2c50, 0, 1;
LS_000001b3833edcf0_0_0 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_4 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_8 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_12 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_16 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_20 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_24 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_0_28 .concat [ 1 1 1 1], L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0, L_000001b3833ee1f0;
LS_000001b3833edcf0_1_0 .concat [ 4 4 4 4], LS_000001b3833edcf0_0_0, LS_000001b3833edcf0_0_4, LS_000001b3833edcf0_0_8, LS_000001b3833edcf0_0_12;
LS_000001b3833edcf0_1_4 .concat [ 4 4 4 4], LS_000001b3833edcf0_0_16, LS_000001b3833edcf0_0_20, LS_000001b3833edcf0_0_24, LS_000001b3833edcf0_0_28;
L_000001b3833edcf0 .concat [ 16 16 0 0], LS_000001b3833edcf0_1_0, LS_000001b3833edcf0_1_4;
L_000001b3833ef690 .part L_000001b3833f2c50, 1, 1;
LS_000001b3833ef050_0_0 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_4 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_8 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_12 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_16 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_20 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_24 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_0_28 .concat [ 1 1 1 1], L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690, L_000001b3833ef690;
LS_000001b3833ef050_1_0 .concat [ 4 4 4 4], LS_000001b3833ef050_0_0, LS_000001b3833ef050_0_4, LS_000001b3833ef050_0_8, LS_000001b3833ef050_0_12;
LS_000001b3833ef050_1_4 .concat [ 4 4 4 4], LS_000001b3833ef050_0_16, LS_000001b3833ef050_0_20, LS_000001b3833ef050_0_24, LS_000001b3833ef050_0_28;
L_000001b3833ef050 .concat [ 16 16 0 0], LS_000001b3833ef050_1_0, LS_000001b3833ef050_1_4;
L_000001b3833ef730 .part L_000001b3833f2c50, 0, 1;
LS_000001b3833ef7d0_0_0 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_4 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_8 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_12 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_16 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_20 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_24 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_0_28 .concat [ 1 1 1 1], L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0, L_000001b38340bfb0;
LS_000001b3833ef7d0_1_0 .concat [ 4 4 4 4], LS_000001b3833ef7d0_0_0, LS_000001b3833ef7d0_0_4, LS_000001b3833ef7d0_0_8, LS_000001b3833ef7d0_0_12;
LS_000001b3833ef7d0_1_4 .concat [ 4 4 4 4], LS_000001b3833ef7d0_0_16, LS_000001b3833ef7d0_0_20, LS_000001b3833ef7d0_0_24, LS_000001b3833ef7d0_0_28;
L_000001b3833ef7d0 .concat [ 16 16 0 0], LS_000001b3833ef7d0_1_0, LS_000001b3833ef7d0_1_4;
L_000001b3833eec90 .part L_000001b3833f2c50, 1, 1;
LS_000001b3833ef910_0_0 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_4 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_8 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_12 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_16 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_20 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_24 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_0_28 .concat [ 1 1 1 1], L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90, L_000001b3833eec90;
LS_000001b3833ef910_1_0 .concat [ 4 4 4 4], LS_000001b3833ef910_0_0, LS_000001b3833ef910_0_4, LS_000001b3833ef910_0_8, LS_000001b3833ef910_0_12;
LS_000001b3833ef910_1_4 .concat [ 4 4 4 4], LS_000001b3833ef910_0_16, LS_000001b3833ef910_0_20, LS_000001b3833ef910_0_24, LS_000001b3833ef910_0_28;
L_000001b3833ef910 .concat [ 16 16 0 0], LS_000001b3833ef910_1_0, LS_000001b3833ef910_1_4;
L_000001b3833ee8d0 .part L_000001b3833f2c50, 0, 1;
LS_000001b3833eed30_0_0 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_4 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_8 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_12 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_16 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_20 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_24 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_0_28 .concat [ 1 1 1 1], L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0, L_000001b3833ee8d0;
LS_000001b3833eed30_1_0 .concat [ 4 4 4 4], LS_000001b3833eed30_0_0, LS_000001b3833eed30_0_4, LS_000001b3833eed30_0_8, LS_000001b3833eed30_0_12;
LS_000001b3833eed30_1_4 .concat [ 4 4 4 4], LS_000001b3833eed30_0_16, LS_000001b3833eed30_0_20, LS_000001b3833eed30_0_24, LS_000001b3833eed30_0_28;
L_000001b3833eed30 .concat [ 16 16 0 0], LS_000001b3833eed30_1_0, LS_000001b3833eed30_1_4;
S_000001b3833bac80 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3833bb770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b38340d050 .functor AND 32, L_000001b3833ede30, L_000001b3833ee970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833bca60_0 .net "in1", 31 0, L_000001b3833ede30;  1 drivers
v000001b3833bdaa0_0 .net "in2", 31 0, L_000001b3833ee970;  1 drivers
v000001b3833bcba0_0 .net "out", 31 0, L_000001b38340d050;  alias, 1 drivers
S_000001b3833bb900 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3833bb770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b38340bed0 .functor AND 32, L_000001b3833ef410, L_000001b3833edcf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833bdb40_0 .net "in1", 31 0, L_000001b3833ef410;  1 drivers
v000001b3833bd000_0 .net "in2", 31 0, L_000001b3833edcf0;  1 drivers
v000001b3833be360_0 .net "out", 31 0, L_000001b38340bed0;  alias, 1 drivers
S_000001b3833bae10 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3833bb770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b38340bdf0 .functor AND 32, L_000001b3833ef050, L_000001b3833ef7d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833bdc80_0 .net "in1", 31 0, L_000001b3833ef050;  1 drivers
v000001b3833be400_0 .net "in2", 31 0, L_000001b3833ef7d0;  1 drivers
v000001b3833bcc40_0 .net "out", 31 0, L_000001b38340bdf0;  alias, 1 drivers
S_000001b3833c0c40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3833bb770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b38340c330 .functor AND 32, L_000001b3833ef910, L_000001b3833eed30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3833bc600_0 .net "in1", 31 0, L_000001b3833ef910;  1 drivers
v000001b3833bbca0_0 .net "in2", 31 0, L_000001b3833eed30;  1 drivers
v000001b3833bcb00_0 .net "out", 31 0, L_000001b38340c330;  alias, 1 drivers
S_000001b3833c02e0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b3833c5c70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833c5ca8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833c5ce0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833c5d18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833c5d50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833c5d88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833c5dc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833c5df8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833c5e30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833c5e68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833c5ea0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833c5ed8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833c5f10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833c5f48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833c5f80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833c5fb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833c5ff0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833c6028 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833c6060 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833c6098 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833c60d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833c6108 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833c6140 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833c6178 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833c61b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833c1ea0_0 .var "EX1_PC", 31 0;
v000001b3833c4240_0 .var "EX1_PFC", 31 0;
v000001b3833c3de0_0 .var "EX1_forward_to_B", 31 0;
v000001b3833c3520_0 .var "EX1_is_beq", 0 0;
v000001b3833c26c0_0 .var "EX1_is_bne", 0 0;
v000001b3833c4420_0 .var "EX1_is_jal", 0 0;
v000001b3833c3ac0_0 .var "EX1_is_jr", 0 0;
v000001b3833c3660_0 .var "EX1_is_oper2_immed", 0 0;
v000001b3833c2260_0 .var "EX1_memread", 0 0;
v000001b3833c3340_0 .var "EX1_memwrite", 0 0;
v000001b3833c3b60_0 .var "EX1_opcode", 11 0;
v000001b3833c2760_0 .var "EX1_predicted", 0 0;
v000001b3833c3480_0 .var "EX1_rd_ind", 4 0;
v000001b3833c2120_0 .var "EX1_rd_indzero", 0 0;
v000001b3833c1cc0_0 .var "EX1_regwrite", 0 0;
v000001b3833c23a0_0 .var "EX1_rs1", 31 0;
v000001b3833c42e0_0 .var "EX1_rs1_ind", 4 0;
v000001b3833c2a80_0 .var "EX1_rs2", 31 0;
v000001b3833c33e0_0 .var "EX1_rs2_ind", 4 0;
v000001b3833c24e0_0 .net "FLUSH", 0 0, v000001b3833c85d0_0;  alias, 1 drivers
v000001b3833c35c0_0 .net "ID_PC", 31 0, v000001b3833cddf0_0;  alias, 1 drivers
v000001b3833c37a0_0 .net "ID_PFC_to_EX", 31 0, L_000001b3833f4550;  alias, 1 drivers
v000001b3833c4060_0 .net "ID_forward_to_B", 31 0, L_000001b3833f2570;  alias, 1 drivers
v000001b3833c2e40_0 .net "ID_is_beq", 0 0, L_000001b3833f4690;  alias, 1 drivers
v000001b3833c3700_0 .net "ID_is_bne", 0 0, L_000001b3833f4910;  alias, 1 drivers
v000001b3833c2b20_0 .net "ID_is_jal", 0 0, L_000001b3833f4c30;  alias, 1 drivers
v000001b3833c1d60_0 .net "ID_is_jr", 0 0, L_000001b3833f49b0;  alias, 1 drivers
v000001b3833c1f40_0 .net "ID_is_oper2_immed", 0 0, L_000001b3833f6af0;  alias, 1 drivers
v000001b3833c3840_0 .net "ID_memread", 0 0, L_000001b3833f4cd0;  alias, 1 drivers
v000001b3833c3c00_0 .net "ID_memwrite", 0 0, L_000001b3833f4e10;  alias, 1 drivers
v000001b3833c38e0_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
v000001b3833c2c60_0 .net "ID_predicted", 0 0, v000001b3833c67d0_0;  alias, 1 drivers
v000001b3833c30c0_0 .net "ID_rd_ind", 4 0, v000001b3833dbec0_0;  alias, 1 drivers
v000001b3833c3980_0 .net "ID_rd_indzero", 0 0, L_000001b3833f4ff0;  1 drivers
v000001b3833c3ca0_0 .net "ID_regwrite", 0 0, L_000001b3833f4d70;  alias, 1 drivers
v000001b3833c3e80_0 .net "ID_rs1", 31 0, v000001b3833cad30_0;  alias, 1 drivers
v000001b3833c2ee0_0 .net "ID_rs1_ind", 4 0, v000001b3833dd220_0;  alias, 1 drivers
v000001b3833c3f20_0 .net "ID_rs2", 31 0, v000001b3833cb2d0_0;  alias, 1 drivers
v000001b3833c1fe0_0 .net "ID_rs2_ind", 4 0, v000001b3833dc960_0;  alias, 1 drivers
v000001b3833c2580_0 .net "clk", 0 0, L_000001b3833f6cb0;  1 drivers
v000001b3833c21c0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
E_000001b383338fb0 .event posedge, v000001b3833b5ca0_0, v000001b3833c2580_0;
S_000001b3833c1280 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b3833c61f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833c6228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833c6260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833c6298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833c62d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833c6308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833c6340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833c6378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833c63b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833c63e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833c6420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833c6458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833c6490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833c64c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833c6500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833c6538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833c6570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833c65a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833c65e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833c6618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833c6650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833c6688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833c66c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833c66f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833c6730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833c3fc0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b3833f7260;  alias, 1 drivers
v000001b3833c2f80_0 .net "EX1_ALU_OPER2", 31 0, L_000001b38340bd80;  alias, 1 drivers
v000001b3833c4100_0 .net "EX1_PC", 31 0, v000001b3833c1ea0_0;  alias, 1 drivers
v000001b3833c2300_0 .net "EX1_PFC_to_IF", 31 0, L_000001b3833eded0;  alias, 1 drivers
v000001b3833c3020_0 .net "EX1_forward_to_B", 31 0, v000001b3833c3de0_0;  alias, 1 drivers
v000001b3833c5460_0 .net "EX1_is_beq", 0 0, v000001b3833c3520_0;  alias, 1 drivers
v000001b3833c5820_0 .net "EX1_is_bne", 0 0, v000001b3833c26c0_0;  alias, 1 drivers
v000001b3833c49c0_0 .net "EX1_is_jal", 0 0, v000001b3833c4420_0;  alias, 1 drivers
v000001b3833c5320_0 .net "EX1_is_jr", 0 0, v000001b3833c3ac0_0;  alias, 1 drivers
v000001b3833c4ba0_0 .net "EX1_is_oper2_immed", 0 0, v000001b3833c3660_0;  alias, 1 drivers
v000001b3833c5500_0 .net "EX1_memread", 0 0, v000001b3833c2260_0;  alias, 1 drivers
v000001b3833c5280_0 .net "EX1_memwrite", 0 0, v000001b3833c3340_0;  alias, 1 drivers
v000001b3833c4560_0 .net "EX1_opcode", 11 0, v000001b3833c3b60_0;  alias, 1 drivers
v000001b3833c5960_0 .net "EX1_predicted", 0 0, v000001b3833c2760_0;  alias, 1 drivers
v000001b3833c4c40_0 .net "EX1_rd_ind", 4 0, v000001b3833c3480_0;  alias, 1 drivers
v000001b3833c5780_0 .net "EX1_rd_indzero", 0 0, v000001b3833c2120_0;  alias, 1 drivers
v000001b3833c4a60_0 .net "EX1_regwrite", 0 0, v000001b3833c1cc0_0;  alias, 1 drivers
v000001b3833c5140_0 .net "EX1_rs1", 31 0, v000001b3833c23a0_0;  alias, 1 drivers
v000001b3833c4600_0 .net "EX1_rs1_ind", 4 0, v000001b3833c42e0_0;  alias, 1 drivers
v000001b3833c50a0_0 .net "EX1_rs2_ind", 4 0, v000001b3833c33e0_0;  alias, 1 drivers
v000001b3833c53c0_0 .net "EX1_rs2_out", 31 0, L_000001b38340c640;  alias, 1 drivers
v000001b3833c4b00_0 .var "EX2_ALU_OPER1", 31 0;
v000001b3833c4920_0 .var "EX2_ALU_OPER2", 31 0;
v000001b3833c46a0_0 .var "EX2_PC", 31 0;
v000001b3833c55a0_0 .var "EX2_PFC_to_IF", 31 0;
v000001b3833c4740_0 .var "EX2_forward_to_B", 31 0;
v000001b3833c47e0_0 .var "EX2_is_beq", 0 0;
v000001b3833c4880_0 .var "EX2_is_bne", 0 0;
v000001b3833c5a00_0 .var "EX2_is_jal", 0 0;
v000001b3833c5640_0 .var "EX2_is_jr", 0 0;
v000001b3833c4ce0_0 .var "EX2_is_oper2_immed", 0 0;
v000001b3833c4d80_0 .var "EX2_memread", 0 0;
v000001b3833c4e20_0 .var "EX2_memwrite", 0 0;
v000001b3833c4ec0_0 .var "EX2_opcode", 11 0;
v000001b3833c56e0_0 .var "EX2_predicted", 0 0;
v000001b3833c4f60_0 .var "EX2_rd_ind", 4 0;
v000001b3833c5b40_0 .var "EX2_rd_indzero", 0 0;
v000001b3833c5000_0 .var "EX2_regwrite", 0 0;
v000001b3833c51e0_0 .var "EX2_rs1", 31 0;
v000001b3833c5aa0_0 .var "EX2_rs1_ind", 4 0;
v000001b3833c44c0_0 .var "EX2_rs2_ind", 4 0;
v000001b3833c58c0_0 .var "EX2_rs2_out", 31 0;
v000001b3833ce610_0 .net "FLUSH", 0 0, v000001b3833c7b30_0;  alias, 1 drivers
v000001b3833ce6b0_0 .net "clk", 0 0, L_000001b38340b990;  1 drivers
v000001b3833ce1b0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
E_000001b383338b30 .event posedge, v000001b3833b5ca0_0, v000001b3833ce6b0_0;
S_000001b3833c0dd0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b3833ce780 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833ce7b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833ce7f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833ce828 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833ce860 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833ce898 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833ce8d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833ce908 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833ce940 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833ce978 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833ce9b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833ce9e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833cea20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833cea58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833cea90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833ceac8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833ceb00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833ceb38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833ceb70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833ceba8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833cebe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833cec18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833cec50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833cec88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833cecc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3833f56d0 .functor OR 1, L_000001b3833f4690, L_000001b3833f4910, C4<0>, C4<0>;
L_000001b3833f6150 .functor AND 1, L_000001b3833f56d0, L_000001b3833f68c0, C4<1>, C4<1>;
L_000001b3833f6460 .functor OR 1, L_000001b3833f4690, L_000001b3833f4910, C4<0>, C4<0>;
L_000001b3833f6fc0 .functor AND 1, L_000001b3833f6460, L_000001b3833f68c0, C4<1>, C4<1>;
L_000001b3833f64d0 .functor OR 1, L_000001b3833f4690, L_000001b3833f4910, C4<0>, C4<0>;
L_000001b3833f6540 .functor AND 1, L_000001b3833f64d0, v000001b3833c67d0_0, C4<1>, C4<1>;
v000001b3833cb9b0_0 .net "EX1_memread", 0 0, v000001b3833c2260_0;  alias, 1 drivers
v000001b3833cc3b0_0 .net "EX1_opcode", 11 0, v000001b3833c3b60_0;  alias, 1 drivers
v000001b3833cc4f0_0 .net "EX1_rd_ind", 4 0, v000001b3833c3480_0;  alias, 1 drivers
v000001b3833cba50_0 .net "EX1_rd_indzero", 0 0, v000001b3833c2120_0;  alias, 1 drivers
v000001b3833cb870_0 .net "EX2_memread", 0 0, v000001b3833c4d80_0;  alias, 1 drivers
v000001b3833cdb70_0 .net "EX2_opcode", 11 0, v000001b3833c4ec0_0;  alias, 1 drivers
v000001b3833cc450_0 .net "EX2_rd_ind", 4 0, v000001b3833c4f60_0;  alias, 1 drivers
v000001b3833cbff0_0 .net "EX2_rd_indzero", 0 0, v000001b3833c5b40_0;  alias, 1 drivers
v000001b3833cc270_0 .net "ID_EX1_flush", 0 0, v000001b3833c85d0_0;  alias, 1 drivers
v000001b3833cd030_0 .net "ID_EX2_flush", 0 0, v000001b3833c7b30_0;  alias, 1 drivers
v000001b3833cc130_0 .net "ID_is_beq", 0 0, L_000001b3833f4690;  alias, 1 drivers
v000001b3833cc1d0_0 .net "ID_is_bne", 0 0, L_000001b3833f4910;  alias, 1 drivers
v000001b3833ccd10_0 .net "ID_is_j", 0 0, L_000001b3833f51d0;  alias, 1 drivers
v000001b3833cbaf0_0 .net "ID_is_jal", 0 0, L_000001b3833f4c30;  alias, 1 drivers
v000001b3833cbc30_0 .net "ID_is_jr", 0 0, L_000001b3833f49b0;  alias, 1 drivers
v000001b3833cc310_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
v000001b3833ccdb0_0 .net "ID_rs1_ind", 4 0, v000001b3833dd220_0;  alias, 1 drivers
v000001b3833cca90_0 .net "ID_rs2_ind", 4 0, v000001b3833dc960_0;  alias, 1 drivers
v000001b3833cc590_0 .net "IF_ID_flush", 0 0, v000001b3833c7d10_0;  alias, 1 drivers
v000001b3833ccf90_0 .net "IF_ID_write", 0 0, v000001b3833c74f0_0;  alias, 1 drivers
v000001b3833cc630_0 .net "PC_src", 2 0, L_000001b3833f4410;  alias, 1 drivers
v000001b3833cde90_0 .net "PFC_to_EX", 31 0, L_000001b3833f4550;  alias, 1 drivers
v000001b3833cbb90_0 .net "PFC_to_IF", 31 0, L_000001b3833f35b0;  alias, 1 drivers
v000001b3833cbcd0_0 .net "WB_rd_ind", 4 0, v000001b3833de9e0_0;  alias, 1 drivers
v000001b3833cc6d0_0 .net "Wrong_prediction", 0 0, L_000001b38340d2f0;  alias, 1 drivers
v000001b3833cbeb0_0 .net *"_ivl_11", 0 0, L_000001b3833f6fc0;  1 drivers
v000001b3833cbd70_0 .net *"_ivl_13", 9 0, L_000001b3833f3970;  1 drivers
v000001b3833cd5d0_0 .net *"_ivl_15", 9 0, L_000001b3833f3010;  1 drivers
v000001b3833cc770_0 .net *"_ivl_16", 9 0, L_000001b3833f38d0;  1 drivers
v000001b3833cdf30_0 .net *"_ivl_19", 9 0, L_000001b3833f3150;  1 drivers
v000001b3833cbe10_0 .net *"_ivl_20", 9 0, L_000001b3833f3ab0;  1 drivers
v000001b3833cd0d0_0 .net *"_ivl_25", 0 0, L_000001b3833f64d0;  1 drivers
v000001b3833cc810_0 .net *"_ivl_27", 0 0, L_000001b3833f6540;  1 drivers
v000001b3833cb7d0_0 .net *"_ivl_29", 9 0, L_000001b3833f4730;  1 drivers
v000001b3833ccb30_0 .net *"_ivl_3", 0 0, L_000001b3833f56d0;  1 drivers
L_000001b3834101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b3833cd710_0 .net/2u *"_ivl_30", 9 0, L_000001b3834101f0;  1 drivers
v000001b3833cc8b0_0 .net *"_ivl_32", 9 0, L_000001b3833f3290;  1 drivers
v000001b3833cc950_0 .net *"_ivl_35", 9 0, L_000001b3833f4a50;  1 drivers
v000001b3833cc9f0_0 .net *"_ivl_37", 9 0, L_000001b3833f4050;  1 drivers
v000001b3833ccbd0_0 .net *"_ivl_38", 9 0, L_000001b3833f3330;  1 drivers
v000001b3833cbf50_0 .net *"_ivl_40", 9 0, L_000001b3833f3b50;  1 drivers
L_000001b383410238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ccc70_0 .net/2s *"_ivl_45", 21 0, L_000001b383410238;  1 drivers
L_000001b383410280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833cdc10_0 .net/2s *"_ivl_50", 21 0, L_000001b383410280;  1 drivers
v000001b3833cce50_0 .net *"_ivl_9", 0 0, L_000001b3833f6460;  1 drivers
v000001b3833ccef0_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833cc090_0 .net "forward_to_B", 31 0, L_000001b3833f2570;  alias, 1 drivers
v000001b3833cd170_0 .net "imm", 31 0, v000001b3833c9570_0;  1 drivers
v000001b3833cd210_0 .net "inst", 31 0, v000001b3833cdd50_0;  alias, 1 drivers
v000001b3833cb910_0 .net "is_branch_and_taken", 0 0, L_000001b3833f6150;  alias, 1 drivers
v000001b3833cd7b0_0 .net "is_oper2_immed", 0 0, L_000001b3833f6af0;  alias, 1 drivers
v000001b3833cd2b0_0 .net "mem_read", 0 0, L_000001b3833f4cd0;  alias, 1 drivers
v000001b3833cd350_0 .net "mem_write", 0 0, L_000001b3833f4e10;  alias, 1 drivers
v000001b3833cd3f0_0 .net "pc", 31 0, v000001b3833cddf0_0;  alias, 1 drivers
v000001b3833cd490_0 .net "pc_write", 0 0, v000001b3833c7590_0;  alias, 1 drivers
v000001b3833cd530_0 .net "predicted", 0 0, L_000001b3833f68c0;  1 drivers
v000001b3833cd670_0 .net "predicted_to_EX", 0 0, v000001b3833c67d0_0;  alias, 1 drivers
v000001b3833cd850_0 .net "reg_write", 0 0, L_000001b3833f4d70;  alias, 1 drivers
v000001b3833cd8f0_0 .net "reg_write_from_wb", 0 0, v000001b3833df200_0;  alias, 1 drivers
v000001b3833cd990_0 .net "rs1", 31 0, v000001b3833cad30_0;  alias, 1 drivers
v000001b3833cda30_0 .net "rs2", 31 0, v000001b3833cb2d0_0;  alias, 1 drivers
v000001b3833cdad0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
v000001b3833cdcb0_0 .net "wr_reg_data", 31 0, L_000001b38340d600;  alias, 1 drivers
L_000001b3833f2570 .functor MUXZ 32, v000001b3833cb2d0_0, v000001b3833c9570_0, L_000001b3833f6af0, C4<>;
L_000001b3833f3970 .part v000001b3833cddf0_0, 0, 10;
L_000001b3833f3010 .part v000001b3833cdd50_0, 0, 10;
L_000001b3833f38d0 .arith/sum 10, L_000001b3833f3970, L_000001b3833f3010;
L_000001b3833f3150 .part v000001b3833cdd50_0, 0, 10;
L_000001b3833f3ab0 .functor MUXZ 10, L_000001b3833f3150, L_000001b3833f38d0, L_000001b3833f6fc0, C4<>;
L_000001b3833f4730 .part v000001b3833cddf0_0, 0, 10;
L_000001b3833f3290 .arith/sum 10, L_000001b3833f4730, L_000001b3834101f0;
L_000001b3833f4a50 .part v000001b3833cddf0_0, 0, 10;
L_000001b3833f4050 .part v000001b3833cdd50_0, 0, 10;
L_000001b3833f3330 .arith/sum 10, L_000001b3833f4a50, L_000001b3833f4050;
L_000001b3833f3b50 .functor MUXZ 10, L_000001b3833f3330, L_000001b3833f3290, L_000001b3833f6540, C4<>;
L_000001b3833f35b0 .concat8 [ 10 22 0 0], L_000001b3833f3ab0, L_000001b383410238;
L_000001b3833f4550 .concat8 [ 10 22 0 0], L_000001b3833f3b50, L_000001b383410280;
S_000001b3833c1410 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b3833c0dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b3833ced00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833ced38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833ced70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833ceda8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833cede0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833cee18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833cee50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833cee88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833ceec0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833ceef8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833cef30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833cef68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833cefa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833cefd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833cf010 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833cf048 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833cf080 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833cf0b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833cf0f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833cf128 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833cf160 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833cf198 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833cf1d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833cf208 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833cf240 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3833f67e0 .functor OR 1, L_000001b3833f68c0, L_000001b3833f29d0, C4<0>, C4<0>;
L_000001b3833f5740 .functor OR 1, L_000001b3833f67e0, L_000001b3833f3650, C4<0>, C4<0>;
v000001b3833c7770_0 .net "EX1_opcode", 11 0, v000001b3833c3b60_0;  alias, 1 drivers
v000001b3833c8b70_0 .net "EX2_opcode", 11 0, v000001b3833c4ec0_0;  alias, 1 drivers
v000001b3833c7090_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
v000001b3833c8850_0 .net "PC_src", 2 0, L_000001b3833f4410;  alias, 1 drivers
v000001b3833c7130_0 .net "Wrong_prediction", 0 0, L_000001b38340d2f0;  alias, 1 drivers
L_000001b3834103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b3833c78b0_0 .net/2u *"_ivl_0", 2 0, L_000001b3834103e8;  1 drivers
v000001b3833c7810_0 .net *"_ivl_10", 0 0, L_000001b3833f2930;  1 drivers
L_000001b383410508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b3833c7c70_0 .net/2u *"_ivl_12", 2 0, L_000001b383410508;  1 drivers
L_000001b383410550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c76d0_0 .net/2u *"_ivl_14", 11 0, L_000001b383410550;  1 drivers
v000001b3833c79f0_0 .net *"_ivl_16", 0 0, L_000001b3833f29d0;  1 drivers
v000001b3833c69b0_0 .net *"_ivl_19", 0 0, L_000001b3833f67e0;  1 drivers
L_000001b383410430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c88f0_0 .net/2u *"_ivl_2", 11 0, L_000001b383410430;  1 drivers
L_000001b383410598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c7f90_0 .net/2u *"_ivl_20", 11 0, L_000001b383410598;  1 drivers
v000001b3833c8210_0 .net *"_ivl_22", 0 0, L_000001b3833f3650;  1 drivers
v000001b3833c8030_0 .net *"_ivl_25", 0 0, L_000001b3833f5740;  1 drivers
L_000001b3834105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b3833c7a90_0 .net/2u *"_ivl_26", 2 0, L_000001b3834105e0;  1 drivers
L_000001b383410628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b3833c8ad0_0 .net/2u *"_ivl_28", 2 0, L_000001b383410628;  1 drivers
v000001b3833c71d0_0 .net *"_ivl_30", 2 0, L_000001b3833f2a70;  1 drivers
v000001b3833c82b0_0 .net *"_ivl_32", 2 0, L_000001b3833f2b10;  1 drivers
v000001b3833c8990_0 .net *"_ivl_34", 2 0, L_000001b3833f40f0;  1 drivers
v000001b3833c7db0_0 .net *"_ivl_4", 0 0, L_000001b3833f3470;  1 drivers
L_000001b383410478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b3833c7270_0 .net/2u *"_ivl_6", 2 0, L_000001b383410478;  1 drivers
L_000001b3834104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3833c87b0_0 .net/2u *"_ivl_8", 11 0, L_000001b3834104c0;  1 drivers
v000001b3833c8350_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833c8a30_0 .net "predicted", 0 0, L_000001b3833f68c0;  alias, 1 drivers
v000001b3833c8c10_0 .net "predicted_to_EX", 0 0, v000001b3833c67d0_0;  alias, 1 drivers
v000001b3833c6eb0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
v000001b3833c7950_0 .net "state", 1 0, v000001b3833c6ff0_0;  1 drivers
L_000001b3833f3470 .cmp/eq 12, v000001b3833db240_0, L_000001b383410430;
L_000001b3833f2930 .cmp/eq 12, v000001b3833c3b60_0, L_000001b3834104c0;
L_000001b3833f29d0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410550;
L_000001b3833f3650 .cmp/eq 12, v000001b3833db240_0, L_000001b383410598;
L_000001b3833f2a70 .functor MUXZ 3, L_000001b383410628, L_000001b3834105e0, L_000001b3833f5740, C4<>;
L_000001b3833f2b10 .functor MUXZ 3, L_000001b3833f2a70, L_000001b383410508, L_000001b3833f2930, C4<>;
L_000001b3833f40f0 .functor MUXZ 3, L_000001b3833f2b10, L_000001b383410478, L_000001b3833f3470, C4<>;
L_000001b3833f4410 .functor MUXZ 3, L_000001b3833f40f0, L_000001b3834103e8, L_000001b38340d2f0, C4<>;
S_000001b3833bffc0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b3833c1410;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b3833cf280 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833cf2b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833cf2f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833cf328 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833cf360 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833cf398 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833cf3d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833cf408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833cf440 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833cf478 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833cf4b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833cf4e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833cf520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833cf558 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833cf590 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833cf5c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833cf600 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833cf638 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833cf670 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833cf6a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833cf6e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833cf718 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833cf750 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833cf788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833cf7c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3833f6700 .functor OR 1, L_000001b3833f4230, L_000001b3833f2bb0, C4<0>, C4<0>;
L_000001b3833f65b0 .functor OR 1, L_000001b3833f33d0, L_000001b3833f27f0, C4<0>, C4<0>;
L_000001b3833f6bd0 .functor AND 1, L_000001b3833f6700, L_000001b3833f65b0, C4<1>, C4<1>;
L_000001b3833f6690 .functor NOT 1, L_000001b3833f6bd0, C4<0>, C4<0>, C4<0>;
L_000001b3833f6770 .functor OR 1, v000001b3833f1e90_0, L_000001b3833f6690, C4<0>, C4<0>;
L_000001b3833f68c0 .functor NOT 1, L_000001b3833f6770, C4<0>, C4<0>, C4<0>;
v000001b3833ce4d0_0 .net "EX_opcode", 11 0, v000001b3833c4ec0_0;  alias, 1 drivers
v000001b3833ce070_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
v000001b3833ce390_0 .net "Wrong_prediction", 0 0, L_000001b38340d2f0;  alias, 1 drivers
L_000001b3834102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ce110_0 .net/2u *"_ivl_0", 11 0, L_000001b3834102c8;  1 drivers
L_000001b383410358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b3833ce250_0 .net/2u *"_ivl_10", 1 0, L_000001b383410358;  1 drivers
v000001b3833ce2f0_0 .net *"_ivl_12", 0 0, L_000001b3833f33d0;  1 drivers
L_000001b3834103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b3833ce430_0 .net/2u *"_ivl_14", 1 0, L_000001b3834103a0;  1 drivers
v000001b3833ce570_0 .net *"_ivl_16", 0 0, L_000001b3833f27f0;  1 drivers
v000001b3833c7450_0 .net *"_ivl_19", 0 0, L_000001b3833f65b0;  1 drivers
v000001b3833c6870_0 .net *"_ivl_2", 0 0, L_000001b3833f4230;  1 drivers
v000001b3833c7ef0_0 .net *"_ivl_21", 0 0, L_000001b3833f6bd0;  1 drivers
v000001b3833c80d0_0 .net *"_ivl_22", 0 0, L_000001b3833f6690;  1 drivers
v000001b3833c8170_0 .net *"_ivl_25", 0 0, L_000001b3833f6770;  1 drivers
L_000001b383410310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c8df0_0 .net/2u *"_ivl_4", 11 0, L_000001b383410310;  1 drivers
v000001b3833c6910_0 .net *"_ivl_6", 0 0, L_000001b3833f2bb0;  1 drivers
v000001b3833c6a50_0 .net *"_ivl_9", 0 0, L_000001b3833f6700;  1 drivers
v000001b3833c6f50_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833c8e90_0 .net "predicted", 0 0, L_000001b3833f68c0;  alias, 1 drivers
v000001b3833c67d0_0 .var "predicted_to_EX", 0 0;
v000001b3833c8f30_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
v000001b3833c6ff0_0 .var "state", 1 0;
E_000001b383338b70 .event posedge, v000001b3833c6f50_0, v000001b3833b5ca0_0;
L_000001b3833f4230 .cmp/eq 12, v000001b3833db240_0, L_000001b3834102c8;
L_000001b3833f2bb0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410310;
L_000001b3833f33d0 .cmp/eq 2, v000001b3833c6ff0_0, L_000001b383410358;
L_000001b3833f27f0 .cmp/eq 2, v000001b3833c6ff0_0, L_000001b3834103a0;
S_000001b3833bfe30 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b3833c0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b3833d9820 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833d9858 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833d9890 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833d98c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833d9900 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833d9938 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833d9970 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833d99a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833d99e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833d9a18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833d9a50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833d9a88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833d9ac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833d9af8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833d9b30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833d9b68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833d9ba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833d9bd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833d9c10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833d9c48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833d9c80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833d9cb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833d9cf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833d9d28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833d9d60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833c6b90_0 .net "EX1_memread", 0 0, v000001b3833c2260_0;  alias, 1 drivers
v000001b3833c6d70_0 .net "EX1_rd_ind", 4 0, v000001b3833c3480_0;  alias, 1 drivers
v000001b3833c8cb0_0 .net "EX1_rd_indzero", 0 0, v000001b3833c2120_0;  alias, 1 drivers
v000001b3833c7310_0 .net "EX2_memread", 0 0, v000001b3833c4d80_0;  alias, 1 drivers
v000001b3833c73b0_0 .net "EX2_rd_ind", 4 0, v000001b3833c4f60_0;  alias, 1 drivers
v000001b3833c83f0_0 .net "EX2_rd_indzero", 0 0, v000001b3833c5b40_0;  alias, 1 drivers
v000001b3833c85d0_0 .var "ID_EX1_flush", 0 0;
v000001b3833c7b30_0 .var "ID_EX2_flush", 0 0;
v000001b3833c8490_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
v000001b3833c8d50_0 .net "ID_rs1_ind", 4 0, v000001b3833dd220_0;  alias, 1 drivers
v000001b3833c7bd0_0 .net "ID_rs2_ind", 4 0, v000001b3833dc960_0;  alias, 1 drivers
v000001b3833c74f0_0 .var "IF_ID_Write", 0 0;
v000001b3833c7d10_0 .var "IF_ID_flush", 0 0;
v000001b3833c7590_0 .var "PC_Write", 0 0;
v000001b3833c7e50_0 .net "Wrong_prediction", 0 0, L_000001b38340d2f0;  alias, 1 drivers
E_000001b38333a270/0 .event anyedge, v000001b3833b9ad0_0, v000001b3833c2260_0, v000001b3833c2120_0, v000001b3833c2ee0_0;
E_000001b38333a270/1 .event anyedge, v000001b3833c3480_0, v000001b3833c1fe0_0, v000001b3832d6eb0_0, v000001b3833c5b40_0;
E_000001b38333a270/2 .event anyedge, v000001b3833b4f80_0, v000001b3833c38e0_0;
E_000001b38333a270 .event/or E_000001b38333a270/0, E_000001b38333a270/1, E_000001b38333a270/2;
S_000001b3833c0f60 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b3833c0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b3833d9da0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833d9dd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833d9e10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833d9e48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833d9e80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833d9eb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833d9ef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833d9f28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833d9f60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833d9f98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833d9fd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833da008 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833da040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833da078 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833da0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833da0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833da120 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833da158 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833da190 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833da1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833da200 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833da238 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833da270 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833da2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833da2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3833f6850 .functor OR 1, L_000001b3833f36f0, L_000001b3833f3bf0, C4<0>, C4<0>;
L_000001b3833f6930 .functor OR 1, L_000001b3833f6850, L_000001b3833f3790, C4<0>, C4<0>;
L_000001b3833f59e0 .functor OR 1, L_000001b3833f6930, L_000001b3833f3a10, C4<0>, C4<0>;
L_000001b3833f6f50 .functor OR 1, L_000001b3833f59e0, L_000001b3833f47d0, C4<0>, C4<0>;
L_000001b3833f5820 .functor OR 1, L_000001b3833f6f50, L_000001b3833f3c90, C4<0>, C4<0>;
L_000001b3833f69a0 .functor OR 1, L_000001b3833f5820, L_000001b3833f42d0, C4<0>, C4<0>;
L_000001b3833f6a10 .functor OR 1, L_000001b3833f69a0, L_000001b3833f45f0, C4<0>, C4<0>;
L_000001b3833f6af0 .functor OR 1, L_000001b3833f6a10, L_000001b3833f4af0, C4<0>, C4<0>;
L_000001b3833f6d20 .functor OR 1, L_000001b3833f5090, L_000001b3833f5130, C4<0>, C4<0>;
L_000001b3833f6c40 .functor OR 1, L_000001b3833f6d20, L_000001b3833f5270, C4<0>, C4<0>;
L_000001b3833f5970 .functor OR 1, L_000001b3833f6c40, L_000001b3833f4eb0, C4<0>, C4<0>;
L_000001b3833f5a50 .functor OR 1, L_000001b3833f5970, L_000001b3833f5310, C4<0>, C4<0>;
v000001b3833c7630_0 .net "ID_opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
L_000001b383410670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c6e10_0 .net/2u *"_ivl_0", 11 0, L_000001b383410670;  1 drivers
L_000001b383410700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c8530_0 .net/2u *"_ivl_10", 11 0, L_000001b383410700;  1 drivers
L_000001b383410bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c8670_0 .net/2u *"_ivl_102", 11 0, L_000001b383410bc8;  1 drivers
L_000001b383410c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c8710_0 .net/2u *"_ivl_106", 11 0, L_000001b383410c10;  1 drivers
v000001b3833c6af0_0 .net *"_ivl_12", 0 0, L_000001b3833f3790;  1 drivers
v000001b3833c6c30_0 .net *"_ivl_15", 0 0, L_000001b3833f6930;  1 drivers
L_000001b383410748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c6cd0_0 .net/2u *"_ivl_16", 11 0, L_000001b383410748;  1 drivers
v000001b3833ca330_0 .net *"_ivl_18", 0 0, L_000001b3833f3a10;  1 drivers
v000001b3833ca010_0 .net *"_ivl_2", 0 0, L_000001b3833f36f0;  1 drivers
v000001b3833c9d90_0 .net *"_ivl_21", 0 0, L_000001b3833f59e0;  1 drivers
L_000001b383410790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c9390_0 .net/2u *"_ivl_22", 11 0, L_000001b383410790;  1 drivers
v000001b3833caab0_0 .net *"_ivl_24", 0 0, L_000001b3833f47d0;  1 drivers
v000001b3833c9610_0 .net *"_ivl_27", 0 0, L_000001b3833f6f50;  1 drivers
L_000001b3834107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ca0b0_0 .net/2u *"_ivl_28", 11 0, L_000001b3834107d8;  1 drivers
v000001b3833c91b0_0 .net *"_ivl_30", 0 0, L_000001b3833f3c90;  1 drivers
v000001b3833ca8d0_0 .net *"_ivl_33", 0 0, L_000001b3833f5820;  1 drivers
L_000001b383410820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c9750_0 .net/2u *"_ivl_34", 11 0, L_000001b383410820;  1 drivers
v000001b3833c9f70_0 .net *"_ivl_36", 0 0, L_000001b3833f42d0;  1 drivers
v000001b3833c96b0_0 .net *"_ivl_39", 0 0, L_000001b3833f69a0;  1 drivers
L_000001b3834106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c97f0_0 .net/2u *"_ivl_4", 11 0, L_000001b3834106b8;  1 drivers
L_000001b383410868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b3833ca510_0 .net/2u *"_ivl_40", 11 0, L_000001b383410868;  1 drivers
v000001b3833cb730_0 .net *"_ivl_42", 0 0, L_000001b3833f45f0;  1 drivers
v000001b3833c9890_0 .net *"_ivl_45", 0 0, L_000001b3833f6a10;  1 drivers
L_000001b3834108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c9250_0 .net/2u *"_ivl_46", 11 0, L_000001b3834108b0;  1 drivers
v000001b3833cb4b0_0 .net *"_ivl_48", 0 0, L_000001b3833f4af0;  1 drivers
L_000001b3834108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ca3d0_0 .net/2u *"_ivl_52", 11 0, L_000001b3834108f8;  1 drivers
L_000001b383410940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c9930_0 .net/2u *"_ivl_56", 11 0, L_000001b383410940;  1 drivers
v000001b3833ca150_0 .net *"_ivl_6", 0 0, L_000001b3833f3bf0;  1 drivers
L_000001b383410988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3833ca970_0 .net/2u *"_ivl_60", 11 0, L_000001b383410988;  1 drivers
L_000001b3834109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c99d0_0 .net/2u *"_ivl_64", 11 0, L_000001b3834109d0;  1 drivers
L_000001b383410a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ca1f0_0 .net/2u *"_ivl_68", 11 0, L_000001b383410a18;  1 drivers
L_000001b383410a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3833c92f0_0 .net/2u *"_ivl_72", 11 0, L_000001b383410a60;  1 drivers
v000001b3833ca470_0 .net *"_ivl_74", 0 0, L_000001b3833f5090;  1 drivers
L_000001b383410aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ca290_0 .net/2u *"_ivl_76", 11 0, L_000001b383410aa8;  1 drivers
v000001b3833ca5b0_0 .net *"_ivl_78", 0 0, L_000001b3833f5130;  1 drivers
v000001b3833ca650_0 .net *"_ivl_81", 0 0, L_000001b3833f6d20;  1 drivers
L_000001b383410af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3833c9430_0 .net/2u *"_ivl_82", 11 0, L_000001b383410af0;  1 drivers
v000001b3833c9a70_0 .net *"_ivl_84", 0 0, L_000001b3833f5270;  1 drivers
v000001b3833ca6f0_0 .net *"_ivl_87", 0 0, L_000001b3833f6c40;  1 drivers
L_000001b383410b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3833cb690_0 .net/2u *"_ivl_88", 11 0, L_000001b383410b38;  1 drivers
v000001b3833c94d0_0 .net *"_ivl_9", 0 0, L_000001b3833f6850;  1 drivers
v000001b3833ca790_0 .net *"_ivl_90", 0 0, L_000001b3833f4eb0;  1 drivers
v000001b3833c9b10_0 .net *"_ivl_93", 0 0, L_000001b3833f5970;  1 drivers
L_000001b383410b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3833ca830_0 .net/2u *"_ivl_94", 11 0, L_000001b383410b80;  1 drivers
v000001b3833caa10_0 .net *"_ivl_96", 0 0, L_000001b3833f5310;  1 drivers
v000001b3833cab50_0 .net *"_ivl_99", 0 0, L_000001b3833f5a50;  1 drivers
v000001b3833c9070_0 .net "is_beq", 0 0, L_000001b3833f4690;  alias, 1 drivers
v000001b3833caf10_0 .net "is_bne", 0 0, L_000001b3833f4910;  alias, 1 drivers
v000001b3833c9bb0_0 .net "is_j", 0 0, L_000001b3833f51d0;  alias, 1 drivers
v000001b3833c9110_0 .net "is_jal", 0 0, L_000001b3833f4c30;  alias, 1 drivers
v000001b3833c9c50_0 .net "is_jr", 0 0, L_000001b3833f49b0;  alias, 1 drivers
v000001b3833cb050_0 .net "is_oper2_immed", 0 0, L_000001b3833f6af0;  alias, 1 drivers
v000001b3833cabf0_0 .net "memread", 0 0, L_000001b3833f4cd0;  alias, 1 drivers
v000001b3833c9cf0_0 .net "memwrite", 0 0, L_000001b3833f4e10;  alias, 1 drivers
v000001b3833cac90_0 .net "regwrite", 0 0, L_000001b3833f4d70;  alias, 1 drivers
L_000001b3833f36f0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410670;
L_000001b3833f3bf0 .cmp/eq 12, v000001b3833db240_0, L_000001b3834106b8;
L_000001b3833f3790 .cmp/eq 12, v000001b3833db240_0, L_000001b383410700;
L_000001b3833f3a10 .cmp/eq 12, v000001b3833db240_0, L_000001b383410748;
L_000001b3833f47d0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410790;
L_000001b3833f3c90 .cmp/eq 12, v000001b3833db240_0, L_000001b3834107d8;
L_000001b3833f42d0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410820;
L_000001b3833f45f0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410868;
L_000001b3833f4af0 .cmp/eq 12, v000001b3833db240_0, L_000001b3834108b0;
L_000001b3833f4690 .cmp/eq 12, v000001b3833db240_0, L_000001b3834108f8;
L_000001b3833f4910 .cmp/eq 12, v000001b3833db240_0, L_000001b383410940;
L_000001b3833f49b0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410988;
L_000001b3833f4c30 .cmp/eq 12, v000001b3833db240_0, L_000001b3834109d0;
L_000001b3833f51d0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410a18;
L_000001b3833f5090 .cmp/eq 12, v000001b3833db240_0, L_000001b383410a60;
L_000001b3833f5130 .cmp/eq 12, v000001b3833db240_0, L_000001b383410aa8;
L_000001b3833f5270 .cmp/eq 12, v000001b3833db240_0, L_000001b383410af0;
L_000001b3833f4eb0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410b38;
L_000001b3833f5310 .cmp/eq 12, v000001b3833db240_0, L_000001b383410b80;
L_000001b3833f4d70 .reduce/nor L_000001b3833f5a50;
L_000001b3833f4cd0 .cmp/eq 12, v000001b3833db240_0, L_000001b383410bc8;
L_000001b3833f4e10 .cmp/eq 12, v000001b3833db240_0, L_000001b383410c10;
S_000001b3833c0470 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b3833c0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b3833da320 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833da358 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833da390 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833da3c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833da400 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833da438 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833da470 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833da4a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833da4e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833da518 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833da550 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833da588 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833da5c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833da5f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833da630 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833da668 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833da6a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833da6d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833da710 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833da748 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833da780 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833da7b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833da7f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833da828 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833da860 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833c9570_0 .var "Immed", 31 0;
v000001b3833cb0f0_0 .net "Inst", 31 0, v000001b3833cdd50_0;  alias, 1 drivers
v000001b3833c9e30_0 .net "opcode", 11 0, v000001b3833db240_0;  alias, 1 drivers
E_000001b38333a030 .event anyedge, v000001b3833c38e0_0, v000001b3833cb0f0_0;
S_000001b3833c10f0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b3833c0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b3833cad30_0 .var "Read_data1", 31 0;
v000001b3833cb2d0_0 .var "Read_data2", 31 0;
v000001b3833cb230_0 .net "Read_reg1", 4 0, v000001b3833dd220_0;  alias, 1 drivers
v000001b3833cadd0_0 .net "Read_reg2", 4 0, v000001b3833dc960_0;  alias, 1 drivers
v000001b3833cae70_0 .net "Write_data", 31 0, L_000001b38340d600;  alias, 1 drivers
v000001b3833c9ed0_0 .net "Write_en", 0 0, v000001b3833df200_0;  alias, 1 drivers
v000001b3833cb550_0 .net "Write_reg", 4 0, v000001b3833de9e0_0;  alias, 1 drivers
v000001b3833c8fd0_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833cafb0_0 .var/i "i", 31 0;
v000001b3833cb410 .array "reg_file", 0 31, 31 0;
v000001b3833cb5f0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
E_000001b38333a130 .event posedge, v000001b3833c6f50_0;
S_000001b3833c15a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b3833c10f0;
 .timescale 0 0;
v000001b3833cb190_0 .var/i "i", 31 0;
S_000001b3833c1730 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b3833da8a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833da8d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833da910 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833da948 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833da980 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833da9b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833da9f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833daa28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833daa60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833daa98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833daad0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833dab08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833dab40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833dab78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833dabb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833dabe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833dac20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833dac58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833dac90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833dacc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833dad00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833dad38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833dad70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833dada8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833dade0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833cdd50_0 .var "ID_INST", 31 0;
v000001b3833cddf0_0 .var "ID_PC", 31 0;
v000001b3833db240_0 .var "ID_opcode", 11 0;
v000001b3833dbec0_0 .var "ID_rd_ind", 4 0;
v000001b3833dd220_0 .var "ID_rs1_ind", 4 0;
v000001b3833dc960_0 .var "ID_rs2_ind", 4 0;
v000001b3833dd400_0 .net "IF_FLUSH", 0 0, v000001b3833c7d10_0;  alias, 1 drivers
v000001b3833db2e0_0 .net "IF_INST", 31 0, L_000001b3833f6620;  alias, 1 drivers
v000001b3833dc140_0 .net "IF_PC", 31 0, v000001b3833dd2c0_0;  alias, 1 drivers
v000001b3833db600_0 .net "clk", 0 0, L_000001b3833f6310;  1 drivers
v000001b3833daf20_0 .net "if_id_Write", 0 0, v000001b3833c74f0_0;  alias, 1 drivers
v000001b3833db100_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
E_000001b38333a730 .event posedge, v000001b3833b5ca0_0, v000001b3833db600_0;
S_000001b3833c0ab0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b3833df020_0 .net "EX1_PFC", 31 0, L_000001b3833eded0;  alias, 1 drivers
v000001b3833de120_0 .net "EX2_PFC", 31 0, v000001b3833c55a0_0;  alias, 1 drivers
v000001b3833df480_0 .net "ID_PFC", 31 0, L_000001b3833f35b0;  alias, 1 drivers
v000001b3833de620_0 .net "PC_src", 2 0, L_000001b3833f4410;  alias, 1 drivers
v000001b3833de080_0 .net "PC_write", 0 0, v000001b3833c7590_0;  alias, 1 drivers
L_000001b383410088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3833dda40_0 .net/2u *"_ivl_0", 31 0, L_000001b383410088;  1 drivers
v000001b3833ddc20_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833ddd60_0 .net "inst", 31 0, L_000001b3833f6620;  alias, 1 drivers
v000001b3833ddf40_0 .net "inst_mem_in", 31 0, v000001b3833dd2c0_0;  alias, 1 drivers
v000001b3833de300_0 .net "pc_reg_in", 31 0, L_000001b3833f57b0;  1 drivers
v000001b3833df3e0_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
L_000001b3833f4870 .arith/sum 32, v000001b3833dd2c0_0, L_000001b383410088;
S_000001b3833c18c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b3833c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b3833f6620 .functor BUFZ 32, L_000001b3833f3510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833dbf60_0 .net "Data_Out", 31 0, L_000001b3833f6620;  alias, 1 drivers
v000001b3833dd180 .array "InstMem", 0 1023, 31 0;
v000001b3833dbce0_0 .net *"_ivl_0", 31 0, L_000001b3833f3510;  1 drivers
v000001b3833db1a0_0 .net *"_ivl_3", 9 0, L_000001b3833f2f70;  1 drivers
v000001b3833dc280_0 .net *"_ivl_4", 11 0, L_000001b3833f3fb0;  1 drivers
L_000001b3834101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3833db7e0_0 .net *"_ivl_7", 1 0, L_000001b3834101a8;  1 drivers
v000001b3833dc320_0 .net "addr", 31 0, v000001b3833dd2c0_0;  alias, 1 drivers
v000001b3833dbd80_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833db880_0 .var/i "i", 31 0;
L_000001b3833f3510 .array/port v000001b3833dd180, L_000001b3833f3fb0;
L_000001b3833f2f70 .part v000001b3833dd2c0_0, 0, 10;
L_000001b3833f3fb0 .concat [ 10 2 0 0], L_000001b3833f2f70, L_000001b3834101a8;
S_000001b3833c0600 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b3833c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b383339b30 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b3833dbc40_0 .net "DataIn", 31 0, L_000001b3833f57b0;  alias, 1 drivers
v000001b3833dd2c0_0 .var "DataOut", 31 0;
v000001b3833dcdc0_0 .net "PC_Write", 0 0, v000001b3833c7590_0;  alias, 1 drivers
v000001b3833dca00_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833dce60_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
S_000001b3833c1a50 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b3833c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b383339a70 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b383332590 .functor NOT 1, L_000001b3833f2610, C4<0>, C4<0>, C4<0>;
L_000001b383332750 .functor NOT 1, L_000001b3833f2cf0, C4<0>, C4<0>, C4<0>;
L_000001b383332600 .functor AND 1, L_000001b383332590, L_000001b383332750, C4<1>, C4<1>;
L_000001b383332670 .functor NOT 1, L_000001b3833f2750, C4<0>, C4<0>, C4<0>;
L_000001b3832cc9c0 .functor AND 1, L_000001b383332600, L_000001b383332670, C4<1>, C4<1>;
L_000001b3832cc410 .functor AND 32, L_000001b3833f31f0, L_000001b3833f4870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3832ccb10 .functor NOT 1, L_000001b3833f4b90, C4<0>, C4<0>, C4<0>;
L_000001b3832ccdb0 .functor NOT 1, L_000001b3833f4370, C4<0>, C4<0>, C4<0>;
L_000001b3833f5510 .functor AND 1, L_000001b3832ccb10, L_000001b3832ccdb0, C4<1>, C4<1>;
L_000001b3833f5f90 .functor AND 1, L_000001b3833f5510, L_000001b3833f2ed0, C4<1>, C4<1>;
L_000001b3833f5900 .functor AND 32, L_000001b3833f2d90, L_000001b3833f35b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f5430 .functor OR 32, L_000001b3832cc410, L_000001b3833f5900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3833f6e00 .functor NOT 1, L_000001b3833f26b0, C4<0>, C4<0>, C4<0>;
L_000001b3833f61c0 .functor AND 1, L_000001b3833f6e00, L_000001b3833f2e30, C4<1>, C4<1>;
L_000001b3833f63f0 .functor NOT 1, L_000001b3833f2430, C4<0>, C4<0>, C4<0>;
L_000001b3833f6230 .functor AND 1, L_000001b3833f61c0, L_000001b3833f63f0, C4<1>, C4<1>;
L_000001b3833f6e70 .functor AND 32, L_000001b3833f3830, v000001b3833dd2c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f6b60 .functor OR 32, L_000001b3833f5430, L_000001b3833f6e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3833f6a80 .functor NOT 1, L_000001b3833f3d30, C4<0>, C4<0>, C4<0>;
L_000001b3833f60e0 .functor AND 1, L_000001b3833f6a80, L_000001b3833f24d0, C4<1>, C4<1>;
L_000001b3833f6380 .functor AND 1, L_000001b3833f60e0, L_000001b3833f44b0, C4<1>, C4<1>;
L_000001b3833f62a0 .functor AND 32, L_000001b3833f2890, L_000001b3833eded0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f6070 .functor OR 32, L_000001b3833f6b60, L_000001b3833f62a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3833f5660 .functor NOT 1, L_000001b3833f4190, C4<0>, C4<0>, C4<0>;
L_000001b3833f6000 .functor AND 1, L_000001b3833f30b0, L_000001b3833f5660, C4<1>, C4<1>;
L_000001b3833f5d60 .functor NOT 1, L_000001b3833f3dd0, C4<0>, C4<0>, C4<0>;
L_000001b3833f6ee0 .functor AND 1, L_000001b3833f6000, L_000001b3833f5d60, C4<1>, C4<1>;
L_000001b3833f6d90 .functor AND 32, L_000001b3833f3e70, v000001b3833c55a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3833f57b0 .functor OR 32, L_000001b3833f6070, L_000001b3833f6d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833dd4a0_0 .net *"_ivl_1", 0 0, L_000001b3833f2610;  1 drivers
v000001b3833db060_0 .net *"_ivl_11", 0 0, L_000001b3833f2750;  1 drivers
v000001b3833dd540_0 .net *"_ivl_12", 0 0, L_000001b383332670;  1 drivers
v000001b3833dbe20_0 .net *"_ivl_14", 0 0, L_000001b3832cc9c0;  1 drivers
v000001b3833db6a0_0 .net *"_ivl_16", 31 0, L_000001b3833f31f0;  1 drivers
v000001b3833dc3c0_0 .net *"_ivl_18", 31 0, L_000001b3832cc410;  1 drivers
v000001b3833dd5e0_0 .net *"_ivl_2", 0 0, L_000001b383332590;  1 drivers
v000001b3833db920_0 .net *"_ivl_21", 0 0, L_000001b3833f4b90;  1 drivers
v000001b3833dc460_0 .net *"_ivl_22", 0 0, L_000001b3832ccb10;  1 drivers
v000001b3833dcf00_0 .net *"_ivl_25", 0 0, L_000001b3833f4370;  1 drivers
v000001b3833dc820_0 .net *"_ivl_26", 0 0, L_000001b3832ccdb0;  1 drivers
v000001b3833dc500_0 .net *"_ivl_28", 0 0, L_000001b3833f5510;  1 drivers
v000001b3833dd360_0 .net *"_ivl_31", 0 0, L_000001b3833f2ed0;  1 drivers
v000001b3833dc000_0 .net *"_ivl_32", 0 0, L_000001b3833f5f90;  1 drivers
v000001b3833dcfa0_0 .net *"_ivl_34", 31 0, L_000001b3833f2d90;  1 drivers
v000001b3833db740_0 .net *"_ivl_36", 31 0, L_000001b3833f5900;  1 drivers
v000001b3833dc0a0_0 .net *"_ivl_38", 31 0, L_000001b3833f5430;  1 drivers
v000001b3833dc5a0_0 .net *"_ivl_41", 0 0, L_000001b3833f26b0;  1 drivers
v000001b3833dc640_0 .net *"_ivl_42", 0 0, L_000001b3833f6e00;  1 drivers
v000001b3833dae80_0 .net *"_ivl_45", 0 0, L_000001b3833f2e30;  1 drivers
v000001b3833dafc0_0 .net *"_ivl_46", 0 0, L_000001b3833f61c0;  1 drivers
v000001b3833db380_0 .net *"_ivl_49", 0 0, L_000001b3833f2430;  1 drivers
v000001b3833dc6e0_0 .net *"_ivl_5", 0 0, L_000001b3833f2cf0;  1 drivers
v000001b3833dc780_0 .net *"_ivl_50", 0 0, L_000001b3833f63f0;  1 drivers
v000001b3833dc8c0_0 .net *"_ivl_52", 0 0, L_000001b3833f6230;  1 drivers
v000001b3833db420_0 .net *"_ivl_54", 31 0, L_000001b3833f3830;  1 drivers
v000001b3833dd040_0 .net *"_ivl_56", 31 0, L_000001b3833f6e70;  1 drivers
v000001b3833dbb00_0 .net *"_ivl_58", 31 0, L_000001b3833f6b60;  1 drivers
v000001b3833db560_0 .net *"_ivl_6", 0 0, L_000001b383332750;  1 drivers
v000001b3833dcaa0_0 .net *"_ivl_61", 0 0, L_000001b3833f3d30;  1 drivers
v000001b3833db9c0_0 .net *"_ivl_62", 0 0, L_000001b3833f6a80;  1 drivers
v000001b3833dba60_0 .net *"_ivl_65", 0 0, L_000001b3833f24d0;  1 drivers
v000001b3833dd0e0_0 .net *"_ivl_66", 0 0, L_000001b3833f60e0;  1 drivers
v000001b3833db4c0_0 .net *"_ivl_69", 0 0, L_000001b3833f44b0;  1 drivers
v000001b3833dcb40_0 .net *"_ivl_70", 0 0, L_000001b3833f6380;  1 drivers
v000001b3833dcbe0_0 .net *"_ivl_72", 31 0, L_000001b3833f2890;  1 drivers
v000001b3833dbba0_0 .net *"_ivl_74", 31 0, L_000001b3833f62a0;  1 drivers
v000001b3833dcc80_0 .net *"_ivl_76", 31 0, L_000001b3833f6070;  1 drivers
v000001b3833dcd20_0 .net *"_ivl_79", 0 0, L_000001b3833f30b0;  1 drivers
v000001b3833dd9a0_0 .net *"_ivl_8", 0 0, L_000001b383332600;  1 drivers
v000001b3833df7a0_0 .net *"_ivl_81", 0 0, L_000001b3833f4190;  1 drivers
v000001b3833dde00_0 .net *"_ivl_82", 0 0, L_000001b3833f5660;  1 drivers
v000001b3833def80_0 .net *"_ivl_84", 0 0, L_000001b3833f6000;  1 drivers
v000001b3833de3a0_0 .net *"_ivl_87", 0 0, L_000001b3833f3dd0;  1 drivers
v000001b3833dfa20_0 .net *"_ivl_88", 0 0, L_000001b3833f5d60;  1 drivers
v000001b3833de1c0_0 .net *"_ivl_90", 0 0, L_000001b3833f6ee0;  1 drivers
v000001b3833df0c0_0 .net *"_ivl_92", 31 0, L_000001b3833f3e70;  1 drivers
v000001b3833deb20_0 .net *"_ivl_94", 31 0, L_000001b3833f6d90;  1 drivers
v000001b3833dd7c0_0 .net "ina", 31 0, L_000001b3833f4870;  1 drivers
v000001b3833de440_0 .net "inb", 31 0, L_000001b3833f35b0;  alias, 1 drivers
v000001b3833df840_0 .net "inc", 31 0, v000001b3833dd2c0_0;  alias, 1 drivers
v000001b3833ddfe0_0 .net "ind", 31 0, L_000001b3833eded0;  alias, 1 drivers
v000001b3833dd860_0 .net "ine", 31 0, v000001b3833c55a0_0;  alias, 1 drivers
L_000001b3834100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833dfac0_0 .net "inf", 31 0, L_000001b3834100d0;  1 drivers
L_000001b383410118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833deee0_0 .net "ing", 31 0, L_000001b383410118;  1 drivers
L_000001b383410160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3833dd720_0 .net "inh", 31 0, L_000001b383410160;  1 drivers
v000001b3833dfc00_0 .net "out", 31 0, L_000001b3833f57b0;  alias, 1 drivers
v000001b3833ddea0_0 .net "sel", 2 0, L_000001b3833f4410;  alias, 1 drivers
L_000001b3833f2610 .part L_000001b3833f4410, 2, 1;
L_000001b3833f2cf0 .part L_000001b3833f4410, 1, 1;
L_000001b3833f2750 .part L_000001b3833f4410, 0, 1;
LS_000001b3833f31f0_0_0 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_4 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_8 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_12 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_16 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_20 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_24 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_0_28 .concat [ 1 1 1 1], L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0, L_000001b3832cc9c0;
LS_000001b3833f31f0_1_0 .concat [ 4 4 4 4], LS_000001b3833f31f0_0_0, LS_000001b3833f31f0_0_4, LS_000001b3833f31f0_0_8, LS_000001b3833f31f0_0_12;
LS_000001b3833f31f0_1_4 .concat [ 4 4 4 4], LS_000001b3833f31f0_0_16, LS_000001b3833f31f0_0_20, LS_000001b3833f31f0_0_24, LS_000001b3833f31f0_0_28;
L_000001b3833f31f0 .concat [ 16 16 0 0], LS_000001b3833f31f0_1_0, LS_000001b3833f31f0_1_4;
L_000001b3833f4b90 .part L_000001b3833f4410, 2, 1;
L_000001b3833f4370 .part L_000001b3833f4410, 1, 1;
L_000001b3833f2ed0 .part L_000001b3833f4410, 0, 1;
LS_000001b3833f2d90_0_0 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_4 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_8 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_12 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_16 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_20 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_24 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_0_28 .concat [ 1 1 1 1], L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90, L_000001b3833f5f90;
LS_000001b3833f2d90_1_0 .concat [ 4 4 4 4], LS_000001b3833f2d90_0_0, LS_000001b3833f2d90_0_4, LS_000001b3833f2d90_0_8, LS_000001b3833f2d90_0_12;
LS_000001b3833f2d90_1_4 .concat [ 4 4 4 4], LS_000001b3833f2d90_0_16, LS_000001b3833f2d90_0_20, LS_000001b3833f2d90_0_24, LS_000001b3833f2d90_0_28;
L_000001b3833f2d90 .concat [ 16 16 0 0], LS_000001b3833f2d90_1_0, LS_000001b3833f2d90_1_4;
L_000001b3833f26b0 .part L_000001b3833f4410, 2, 1;
L_000001b3833f2e30 .part L_000001b3833f4410, 1, 1;
L_000001b3833f2430 .part L_000001b3833f4410, 0, 1;
LS_000001b3833f3830_0_0 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_4 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_8 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_12 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_16 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_20 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_24 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_0_28 .concat [ 1 1 1 1], L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230, L_000001b3833f6230;
LS_000001b3833f3830_1_0 .concat [ 4 4 4 4], LS_000001b3833f3830_0_0, LS_000001b3833f3830_0_4, LS_000001b3833f3830_0_8, LS_000001b3833f3830_0_12;
LS_000001b3833f3830_1_4 .concat [ 4 4 4 4], LS_000001b3833f3830_0_16, LS_000001b3833f3830_0_20, LS_000001b3833f3830_0_24, LS_000001b3833f3830_0_28;
L_000001b3833f3830 .concat [ 16 16 0 0], LS_000001b3833f3830_1_0, LS_000001b3833f3830_1_4;
L_000001b3833f3d30 .part L_000001b3833f4410, 2, 1;
L_000001b3833f24d0 .part L_000001b3833f4410, 1, 1;
L_000001b3833f44b0 .part L_000001b3833f4410, 0, 1;
LS_000001b3833f2890_0_0 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_4 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_8 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_12 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_16 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_20 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_24 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_0_28 .concat [ 1 1 1 1], L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380, L_000001b3833f6380;
LS_000001b3833f2890_1_0 .concat [ 4 4 4 4], LS_000001b3833f2890_0_0, LS_000001b3833f2890_0_4, LS_000001b3833f2890_0_8, LS_000001b3833f2890_0_12;
LS_000001b3833f2890_1_4 .concat [ 4 4 4 4], LS_000001b3833f2890_0_16, LS_000001b3833f2890_0_20, LS_000001b3833f2890_0_24, LS_000001b3833f2890_0_28;
L_000001b3833f2890 .concat [ 16 16 0 0], LS_000001b3833f2890_1_0, LS_000001b3833f2890_1_4;
L_000001b3833f30b0 .part L_000001b3833f4410, 2, 1;
L_000001b3833f4190 .part L_000001b3833f4410, 1, 1;
L_000001b3833f3dd0 .part L_000001b3833f4410, 0, 1;
LS_000001b3833f3e70_0_0 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_4 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_8 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_12 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_16 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_20 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_24 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_0_28 .concat [ 1 1 1 1], L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0, L_000001b3833f6ee0;
LS_000001b3833f3e70_1_0 .concat [ 4 4 4 4], LS_000001b3833f3e70_0_0, LS_000001b3833f3e70_0_4, LS_000001b3833f3e70_0_8, LS_000001b3833f3e70_0_12;
LS_000001b3833f3e70_1_4 .concat [ 4 4 4 4], LS_000001b3833f3e70_0_16, LS_000001b3833f3e70_0_20, LS_000001b3833f3e70_0_24, LS_000001b3833f3e70_0_28;
L_000001b3833f3e70 .concat [ 16 16 0 0], LS_000001b3833f3e70_1_0, LS_000001b3833f3e70_1_4;
S_000001b3833c0790 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b3833de6c0_0 .net "Write_Data", 31 0, v000001b3833b5340_0;  alias, 1 drivers
v000001b3833dd900_0 .net "addr", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833dfca0_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833ded00_0 .net "mem_out", 31 0, v000001b3833debc0_0;  alias, 1 drivers
v000001b3833df980_0 .net "mem_read", 0 0, v000001b3833b5de0_0;  alias, 1 drivers
v000001b3833de760_0 .net "mem_write", 0 0, v000001b3833b5520_0;  alias, 1 drivers
S_000001b3833c0920 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b3833c0790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b3833de260 .array "DataMem", 1023 0, 31 0;
v000001b3833df2a0_0 .net "Data_In", 31 0, v000001b3833b5340_0;  alias, 1 drivers
v000001b3833debc0_0 .var "Data_Out", 31 0;
v000001b3833de4e0_0 .net "Write_en", 0 0, v000001b3833b5520_0;  alias, 1 drivers
v000001b3833de580_0 .net "addr", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833df8e0_0 .net "clk", 0 0, L_000001b383331b80;  alias, 1 drivers
v000001b3833ddb80_0 .var/i "i", 31 0;
S_000001b3833bfca0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b3833ece50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3833ece88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3833ecec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3833ecef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3833ecf30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3833ecf68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3833ecfa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3833ecfd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3833ed010 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3833ed048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3833ed080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3833ed0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3833ed0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3833ed128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3833ed160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3833ed198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3833ed1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3833ed208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3833ed240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3833ed278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3833ed2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3833ed2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3833ed320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3833ed358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3833ed390 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3833dd680_0 .net "MEM_ALU_OUT", 31 0, v000001b3833b5980_0;  alias, 1 drivers
v000001b3833dfb60_0 .net "MEM_Data_mem_out", 31 0, v000001b3833debc0_0;  alias, 1 drivers
v000001b3833dfd40_0 .net "MEM_memread", 0 0, v000001b3833b5de0_0;  alias, 1 drivers
v000001b3833dfde0_0 .net "MEM_opcode", 11 0, v000001b3833b5c00_0;  alias, 1 drivers
v000001b3833de800_0 .net "MEM_rd_ind", 4 0, v000001b3833b6100_0;  alias, 1 drivers
v000001b3833de8a0_0 .net "MEM_rd_indzero", 0 0, v000001b3833b55c0_0;  alias, 1 drivers
v000001b3833df160_0 .net "MEM_regwrite", 0 0, v000001b3833b5a20_0;  alias, 1 drivers
v000001b3833ddae0_0 .var "WB_ALU_OUT", 31 0;
v000001b3833de940_0 .var "WB_Data_mem_out", 31 0;
v000001b3833ddcc0_0 .var "WB_memread", 0 0;
v000001b3833de9e0_0 .var "WB_rd_ind", 4 0;
v000001b3833dea80_0 .var "WB_rd_indzero", 0 0;
v000001b3833df200_0 .var "WB_regwrite", 0 0;
v000001b3833dec60_0 .net "clk", 0 0, L_000001b38340d520;  1 drivers
v000001b3833deda0_0 .var "hlt", 0 0;
v000001b3833dee40_0 .net "rst", 0 0, v000001b3833f1e90_0;  alias, 1 drivers
E_000001b38333a430 .event posedge, v000001b3833b5ca0_0, v000001b3833dec60_0;
S_000001b3833c0150 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001b3831296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b38340d3d0 .functor AND 32, v000001b3833de940_0, L_000001b383465030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340d4b0 .functor NOT 1, v000001b3833ddcc0_0, C4<0>, C4<0>, C4<0>;
L_000001b38340d590 .functor AND 32, v000001b3833ddae0_0, L_000001b383466610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b38340d600 .functor OR 32, L_000001b38340d3d0, L_000001b38340d590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3833df340_0 .net "Write_Data_RegFile", 31 0, L_000001b38340d600;  alias, 1 drivers
v000001b3833df520_0 .net *"_ivl_0", 31 0, L_000001b383465030;  1 drivers
v000001b3833df5c0_0 .net *"_ivl_2", 31 0, L_000001b38340d3d0;  1 drivers
v000001b3833df660_0 .net *"_ivl_4", 0 0, L_000001b38340d4b0;  1 drivers
v000001b3833df700_0 .net *"_ivl_6", 31 0, L_000001b383466610;  1 drivers
v000001b3833e1e60_0 .net *"_ivl_8", 31 0, L_000001b38340d590;  1 drivers
v000001b3833e15a0_0 .net "alu_out", 31 0, v000001b3833ddae0_0;  alias, 1 drivers
v000001b3833e0240_0 .net "mem_out", 31 0, v000001b3833de940_0;  alias, 1 drivers
v000001b3833e0560_0 .net "mem_read", 0 0, v000001b3833ddcc0_0;  alias, 1 drivers
LS_000001b383465030_0_0 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_4 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_8 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_12 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_16 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_20 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_24 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_0_28 .concat [ 1 1 1 1], v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0, v000001b3833ddcc0_0;
LS_000001b383465030_1_0 .concat [ 4 4 4 4], LS_000001b383465030_0_0, LS_000001b383465030_0_4, LS_000001b383465030_0_8, LS_000001b383465030_0_12;
LS_000001b383465030_1_4 .concat [ 4 4 4 4], LS_000001b383465030_0_16, LS_000001b383465030_0_20, LS_000001b383465030_0_24, LS_000001b383465030_0_28;
L_000001b383465030 .concat [ 16 16 0 0], LS_000001b383465030_1_0, LS_000001b383465030_1_4;
LS_000001b383466610_0_0 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_4 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_8 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_12 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_16 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_20 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_24 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_0_28 .concat [ 1 1 1 1], L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0, L_000001b38340d4b0;
LS_000001b383466610_1_0 .concat [ 4 4 4 4], LS_000001b383466610_0_0, LS_000001b383466610_0_4, LS_000001b383466610_0_8, LS_000001b383466610_0_12;
LS_000001b383466610_1_4 .concat [ 4 4 4 4], LS_000001b383466610_0_16, LS_000001b383466610_0_20, LS_000001b383466610_0_24, LS_000001b383466610_0_28;
L_000001b383466610 .concat [ 16 16 0 0], LS_000001b383466610_1_0, LS_000001b383466610_1_4;
    .scope S_000001b3833c0600;
T_0 ;
    %wait E_000001b383338b70;
    %load/vec4 v000001b3833dce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b3833dd2c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b3833dcdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b3833dbc40_0;
    %assign/vec4 v000001b3833dd2c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b3833c18c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3833db880_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b3833db880_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3833db880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %load/vec4 v000001b3833db880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3833db880_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833dd180, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b3833c1730;
T_2 ;
    %wait E_000001b38333a730;
    %load/vec4 v000001b3833db100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b3833cddf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833cdd50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833dbec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833dc960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833dd220_0, 0;
    %assign/vec4 v000001b3833db240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b3833daf20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b3833dd400_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b3833cddf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833cdd50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833dbec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833dc960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833dd220_0, 0;
    %assign/vec4 v000001b3833db240_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b3833daf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b3833db2e0_0;
    %assign/vec4 v000001b3833cdd50_0, 0;
    %load/vec4 v000001b3833dc140_0;
    %assign/vec4 v000001b3833cddf0_0, 0;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b3833dc960_0, 0;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b3833db240_0, 4, 5;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b3833db240_0, 4, 5;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b3833dd220_0, 0;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b3833dbec0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b3833dbec0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b3833db2e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b3833dbec0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b3833c10f0;
T_3 ;
    %wait E_000001b383338b70;
    %load/vec4 v000001b3833cb5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3833cafb0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b3833cafb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3833cafb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833cb410, 0, 4;
    %load/vec4 v000001b3833cafb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3833cafb0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b3833cb550_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b3833c9ed0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b3833cae70_0;
    %load/vec4 v000001b3833cb550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833cb410, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833cb410, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b3833c10f0;
T_4 ;
    %wait E_000001b38333a130;
    %load/vec4 v000001b3833cb550_0;
    %load/vec4 v000001b3833cb230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b3833cb550_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b3833c9ed0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b3833cae70_0;
    %assign/vec4 v000001b3833cad30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b3833cb230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b3833cb410, 4;
    %assign/vec4 v000001b3833cad30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b3833c10f0;
T_5 ;
    %wait E_000001b38333a130;
    %load/vec4 v000001b3833cb550_0;
    %load/vec4 v000001b3833cadd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b3833cb550_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b3833c9ed0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b3833cae70_0;
    %assign/vec4 v000001b3833cb2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b3833cadd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b3833cb410, 4;
    %assign/vec4 v000001b3833cb2d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b3833c10f0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b3833c15a0;
    %jmp t_0;
    .scope S_000001b3833c15a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3833cb190_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b3833cb190_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b3833cb190_0;
    %ix/getv/s 4, v000001b3833cb190_0;
    %load/vec4a v000001b3833cb410, 4;
    %ix/getv/s 4, v000001b3833cb190_0;
    %load/vec4a v000001b3833cb410, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b3833cb190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3833cb190_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b3833c10f0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b3833c0470;
T_7 ;
    %wait E_000001b38333a030;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3833c9570_0, 0, 32;
    %load/vec4 v000001b3833c9e30_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3833c9e30_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b3833cb0f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3833c9570_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b3833c9e30_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3833c9e30_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3833c9e30_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b3833cb0f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3833c9570_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b3833cb0f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b3833cb0f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3833c9570_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b3833bffc0;
T_8 ;
    %wait E_000001b383338b70;
    %load/vec4 v000001b3833c8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b3833ce4d0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3833ce4d0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b3833c6ff0_0;
    %load/vec4 v000001b3833ce390_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3833c6ff0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b3833bffc0;
T_9 ;
    %wait E_000001b383338b70;
    %load/vec4 v000001b3833c8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c67d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b3833c8e90_0;
    %assign/vec4 v000001b3833c67d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b3833bfe30;
T_10 ;
    %wait E_000001b38333a270;
    %load/vec4 v000001b3833c7e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c74f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c7b30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b3833c6b90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b3833c8cb0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b3833c8d50_0;
    %load/vec4 v000001b3833c6d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b3833c7bd0_0;
    %load/vec4 v000001b3833c6d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b3833c7310_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b3833c83f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b3833c8d50_0;
    %load/vec4 v000001b3833c73b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b3833c7bd0_0;
    %load/vec4 v000001b3833c73b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c74f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7b30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b3833c8490_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c7d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7b30_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3833c74f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833c7b30_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b3833c02e0;
T_11 ;
    %wait E_000001b383338fb0;
    %load/vec4 v000001b3833c21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b3833c2120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c3de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c26c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c2760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c1cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c2a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c23a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c1ea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c3480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c33e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c42e0_0, 0;
    %assign/vec4 v000001b3833c3b60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b3833c24e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b3833c38e0_0;
    %assign/vec4 v000001b3833c3b60_0, 0;
    %load/vec4 v000001b3833c2ee0_0;
    %assign/vec4 v000001b3833c42e0_0, 0;
    %load/vec4 v000001b3833c1fe0_0;
    %assign/vec4 v000001b3833c33e0_0, 0;
    %load/vec4 v000001b3833c30c0_0;
    %assign/vec4 v000001b3833c3480_0, 0;
    %load/vec4 v000001b3833c35c0_0;
    %assign/vec4 v000001b3833c1ea0_0, 0;
    %load/vec4 v000001b3833c3e80_0;
    %assign/vec4 v000001b3833c23a0_0, 0;
    %load/vec4 v000001b3833c3f20_0;
    %assign/vec4 v000001b3833c2a80_0, 0;
    %load/vec4 v000001b3833c3ca0_0;
    %assign/vec4 v000001b3833c1cc0_0, 0;
    %load/vec4 v000001b3833c3840_0;
    %assign/vec4 v000001b3833c2260_0, 0;
    %load/vec4 v000001b3833c3c00_0;
    %assign/vec4 v000001b3833c3340_0, 0;
    %load/vec4 v000001b3833c37a0_0;
    %assign/vec4 v000001b3833c4240_0, 0;
    %load/vec4 v000001b3833c2c60_0;
    %assign/vec4 v000001b3833c2760_0, 0;
    %load/vec4 v000001b3833c1f40_0;
    %assign/vec4 v000001b3833c3660_0, 0;
    %load/vec4 v000001b3833c2e40_0;
    %assign/vec4 v000001b3833c3520_0, 0;
    %load/vec4 v000001b3833c3700_0;
    %assign/vec4 v000001b3833c26c0_0, 0;
    %load/vec4 v000001b3833c1d60_0;
    %assign/vec4 v000001b3833c3ac0_0, 0;
    %load/vec4 v000001b3833c2b20_0;
    %assign/vec4 v000001b3833c4420_0, 0;
    %load/vec4 v000001b3833c4060_0;
    %assign/vec4 v000001b3833c3de0_0, 0;
    %load/vec4 v000001b3833c3980_0;
    %assign/vec4 v000001b3833c2120_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b3833c2120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c3de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c26c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c2760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c1cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c2a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c23a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c1ea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c3480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c33e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c42e0_0, 0;
    %assign/vec4 v000001b3833c3b60_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b3833c1280;
T_12 ;
    %wait E_000001b383338b30;
    %load/vec4 v000001b3833ce1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c55a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c56e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c58c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c51e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c4f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c44c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c5aa0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3833c4ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c4920_0, 0;
    %assign/vec4 v000001b3833c4b00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b3833ce610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b3833c3fc0_0;
    %assign/vec4 v000001b3833c4b00_0, 0;
    %load/vec4 v000001b3833c2f80_0;
    %assign/vec4 v000001b3833c4920_0, 0;
    %load/vec4 v000001b3833c4560_0;
    %assign/vec4 v000001b3833c4ec0_0, 0;
    %load/vec4 v000001b3833c4600_0;
    %assign/vec4 v000001b3833c5aa0_0, 0;
    %load/vec4 v000001b3833c50a0_0;
    %assign/vec4 v000001b3833c44c0_0, 0;
    %load/vec4 v000001b3833c4c40_0;
    %assign/vec4 v000001b3833c4f60_0, 0;
    %load/vec4 v000001b3833c4100_0;
    %assign/vec4 v000001b3833c46a0_0, 0;
    %load/vec4 v000001b3833c5140_0;
    %assign/vec4 v000001b3833c51e0_0, 0;
    %load/vec4 v000001b3833c53c0_0;
    %assign/vec4 v000001b3833c58c0_0, 0;
    %load/vec4 v000001b3833c4a60_0;
    %assign/vec4 v000001b3833c5000_0, 0;
    %load/vec4 v000001b3833c5500_0;
    %assign/vec4 v000001b3833c4d80_0, 0;
    %load/vec4 v000001b3833c5280_0;
    %assign/vec4 v000001b3833c4e20_0, 0;
    %load/vec4 v000001b3833c5960_0;
    %assign/vec4 v000001b3833c56e0_0, 0;
    %load/vec4 v000001b3833c4ba0_0;
    %assign/vec4 v000001b3833c4ce0_0, 0;
    %load/vec4 v000001b3833c5460_0;
    %assign/vec4 v000001b3833c47e0_0, 0;
    %load/vec4 v000001b3833c5820_0;
    %assign/vec4 v000001b3833c4880_0, 0;
    %load/vec4 v000001b3833c5320_0;
    %assign/vec4 v000001b3833c5640_0, 0;
    %load/vec4 v000001b3833c49c0_0;
    %assign/vec4 v000001b3833c5a00_0, 0;
    %load/vec4 v000001b3833c3020_0;
    %assign/vec4 v000001b3833c4740_0, 0;
    %load/vec4 v000001b3833c2300_0;
    %assign/vec4 v000001b3833c55a0_0, 0;
    %load/vec4 v000001b3833c5780_0;
    %assign/vec4 v000001b3833c5b40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c55a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c56e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833c5000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c58c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c51e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c4f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c44c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833c5aa0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3833c4ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833c4920_0, 0;
    %assign/vec4 v000001b3833c4b00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b383153170;
T_13 ;
    %wait E_000001b383339570;
    %load/vec4 v000001b3833b8a90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b3833b89f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b383109c60;
T_14 ;
    %wait E_000001b3833390b0;
    %load/vec4 v000001b3833b8630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b3833b7410_0;
    %pad/u 33;
    %load/vec4 v000001b3833b86d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b3833b7910_0, 0;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b3833b7410_0;
    %pad/u 33;
    %load/vec4 v000001b3833b86d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b3833b7910_0, 0;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b3833b7410_0;
    %pad/u 33;
    %load/vec4 v000001b3833b86d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b3833b7910_0, 0;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b3833b7410_0;
    %pad/u 33;
    %load/vec4 v000001b3833b86d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b3833b7910_0, 0;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b3833b7410_0;
    %pad/u 33;
    %load/vec4 v000001b3833b86d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b3833b7910_0, 0;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b3833b7410_0;
    %pad/u 33;
    %load/vec4 v000001b3833b86d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b3833b7910_0, 0;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b3833b86d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b3833b88b0_0;
    %load/vec4 v000001b3833b86d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b3833b7410_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b3833b86d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b3833b86d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %load/vec4 v000001b3833b7410_0;
    %ix/getv 4, v000001b3833b86d0_0;
    %shiftl 4;
    %assign/vec4 v000001b3833b7910_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b3833b86d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b3833b88b0_0;
    %load/vec4 v000001b3833b86d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b3833b7410_0;
    %load/vec4 v000001b3833b86d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b3833b86d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %load/vec4 v000001b3833b7410_0;
    %ix/getv 4, v000001b3833b86d0_0;
    %shiftr 4;
    %assign/vec4 v000001b3833b7910_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %load/vec4 v000001b3833b7410_0;
    %load/vec4 v000001b3833b86d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b3833b7910_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3833b88b0_0, 0;
    %load/vec4 v000001b3833b86d0_0;
    %load/vec4 v000001b3833b7410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b3833b7910_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b3830e6190;
T_15 ;
    %wait E_000001b383338af0;
    %load/vec4 v000001b3833b5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b3833b55c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833b5a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833b5520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833b5de0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3833b5c00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833b6100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833b5340_0, 0;
    %assign/vec4 v000001b3833b5980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b3832d6e10_0;
    %assign/vec4 v000001b3833b5980_0, 0;
    %load/vec4 v000001b3833b5480_0;
    %assign/vec4 v000001b3833b5340_0, 0;
    %load/vec4 v000001b3833b4f80_0;
    %assign/vec4 v000001b3833b6100_0, 0;
    %load/vec4 v000001b3832bf1e0_0;
    %assign/vec4 v000001b3833b5c00_0, 0;
    %load/vec4 v000001b3832d6eb0_0;
    %assign/vec4 v000001b3833b5de0_0, 0;
    %load/vec4 v000001b3832be2e0_0;
    %assign/vec4 v000001b3833b5520_0, 0;
    %load/vec4 v000001b3833b5ac0_0;
    %assign/vec4 v000001b3833b5a20_0, 0;
    %load/vec4 v000001b3833b61a0_0;
    %assign/vec4 v000001b3833b55c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b3833c0920;
T_16 ;
    %wait E_000001b38333a130;
    %load/vec4 v000001b3833de4e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b3833df2a0_0;
    %load/vec4 v000001b3833de580_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833de260, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b3833c0920;
T_17 ;
    %wait E_000001b38333a130;
    %load/vec4 v000001b3833de580_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b3833de260, 4;
    %assign/vec4 v000001b3833debc0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b3833c0920;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3833ddb80_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b3833ddb80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3833ddb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3833de260, 0, 4;
    %load/vec4 v000001b3833ddb80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3833ddb80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001b3833c0920;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3833ddb80_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b3833ddb80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b3833ddb80_0;
    %load/vec4a v000001b3833de260, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b3833ddb80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b3833ddb80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3833ddb80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b3833bfca0;
T_20 ;
    %wait E_000001b38333a430;
    %load/vec4 v000001b3833dee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b3833dea80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833deda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833df200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3833ddcc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3833de9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3833de940_0, 0;
    %assign/vec4 v000001b3833ddae0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b3833dd680_0;
    %assign/vec4 v000001b3833ddae0_0, 0;
    %load/vec4 v000001b3833dfb60_0;
    %assign/vec4 v000001b3833de940_0, 0;
    %load/vec4 v000001b3833dfd40_0;
    %assign/vec4 v000001b3833ddcc0_0, 0;
    %load/vec4 v000001b3833de800_0;
    %assign/vec4 v000001b3833de9e0_0, 0;
    %load/vec4 v000001b3833df160_0;
    %assign/vec4 v000001b3833df200_0, 0;
    %load/vec4 v000001b3833de8a0_0;
    %assign/vec4 v000001b3833dea80_0, 0;
    %load/vec4 v000001b3833dfde0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b3833deda0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b3831296a0;
T_21 ;
    %wait E_000001b383338c30;
    %load/vec4 v000001b3833f18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b3833f1df0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b3833f1df0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b3833f1df0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b383119f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3833f1ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3833f1e90_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b383119f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b3833f1ad0_0;
    %inv;
    %assign/vec4 v000001b3833f1ad0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b383119f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3833f1e90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3833f1e90_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b3833f1a30_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
