{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1643875445248 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SPI1_MOSI mcu_inst.FLASH_CS_n " "Converted the fan-out from the tri-state buffer \"SPI1_MOSI\" to the node \"mcu_inst.FLASH_CS_n\" into an OR gate" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1643875445259 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 0 1643875445259 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 33 -1 0 } } { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 102 -1 0 } } { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1643875445262 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1643875445262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[0\] GND " "Pin \"IO_KEYOUT\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[1\] GND " "Pin \"IO_KEYOUT\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[2\] GND " "Pin \"IO_KEYOUT\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[3\] GND " "Pin \"IO_KEYOUT\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[4\] GND " "Pin \"IO_KEYOUT\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[5\] GND " "Pin \"IO_KEYOUT\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[6\] GND " "Pin \"IO_KEYOUT\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_KEYOUT\[7\] GND " "Pin \"IO_KEYOUT\[7\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_KEYOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BEEP GND " "Pin \"BEEP\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|BEEP"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PRINT\[31\] GND " "Pin \"IO_PRINT\[31\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1643875445466 "|top|IO_PRINT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1643875445466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875445756 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\|altsyncram_1mf2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\|altsyncram_1mf2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1mf2.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/altsyncram_1mf2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } } { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 72 0 0 } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 178 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446323 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "busy " "Logic cell \"busy\"" {  } { { "../src/top.v" "busy" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[0\] " "Logic cell \"data_out\[0\]\"" {  } { { "../src/top.v" "data_out\[0\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[1\] " "Logic cell \"data_out\[1\]\"" {  } { { "../src/top.v" "data_out\[1\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[2\] " "Logic cell \"data_out\[2\]\"" {  } { { "../src/top.v" "data_out\[2\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[3\] " "Logic cell \"data_out\[3\]\"" {  } { { "../src/top.v" "data_out\[3\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[4\] " "Logic cell \"data_out\[4\]\"" {  } { { "../src/top.v" "data_out\[4\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[5\] " "Logic cell \"data_out\[5\]\"" {  } { { "../src/top.v" "data_out\[5\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[6\] " "Logic cell \"data_out\[6\]\"" {  } { { "../src/top.v" "data_out\[6\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[7\] " "Logic cell \"data_out\[7\]\"" {  } { { "../src/top.v" "data_out\[7\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[8\] " "Logic cell \"data_out\[8\]\"" {  } { { "../src/top.v" "data_out\[8\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[9\] " "Logic cell \"data_out\[9\]\"" {  } { { "../src/top.v" "data_out\[9\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[10\] " "Logic cell \"data_out\[10\]\"" {  } { { "../src/top.v" "data_out\[10\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[11\] " "Logic cell \"data_out\[11\]\"" {  } { { "../src/top.v" "data_out\[11\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[12\] " "Logic cell \"data_out\[12\]\"" {  } { { "../src/top.v" "data_out\[12\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[13\] " "Logic cell \"data_out\[13\]\"" {  } { { "../src/top.v" "data_out\[13\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[14\] " "Logic cell \"data_out\[14\]\"" {  } { { "../src/top.v" "data_out\[14\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[15\] " "Logic cell \"data_out\[15\]\"" {  } { { "../src/top.v" "data_out\[15\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[16\] " "Logic cell \"data_out\[16\]\"" {  } { { "../src/top.v" "data_out\[16\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[17\] " "Logic cell \"data_out\[17\]\"" {  } { { "../src/top.v" "data_out\[17\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[18\] " "Logic cell \"data_out\[18\]\"" {  } { { "../src/top.v" "data_out\[18\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[19\] " "Logic cell \"data_out\[19\]\"" {  } { { "../src/top.v" "data_out\[19\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[20\] " "Logic cell \"data_out\[20\]\"" {  } { { "../src/top.v" "data_out\[20\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_out\[21\] " "Logic cell \"data_out\[21\]\"" {  } { { "../src/top.v" "data_out\[21\]" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1643875446327 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1643875446327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1643875446338 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1643875446338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1643875446338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1643875446338 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1643875446338 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1643875446338 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1643875446338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1643875446338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1643875446432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:04:06 2022 " "Processing ended: Thu Feb 03 16:04:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1643875446432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1643875446432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1643875446432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1643875446432 ""}
