D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs2\idea_com.ngc 1547428902
OK
