<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dma v8_0: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiDma_BdRing Member List</h1>This is the complete list of members for <a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a3c928d2f36e8daf845a70afdae2573a4">AllCnt</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a2519fd626856e7ab0d822adc46aab7d8">BdaRestart</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a138fd282802e5f6ed3cb1d2505ede08a">ChanBase</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#ad15134c06d259b49daa14f8ffd72fb70">DataWidth</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#aecb22e2a90f9a984876eeca8b55070ae">FirstBdAddr</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a27cf11f9c3c7ab622399f42c4311ce17">FirstBdPhysAddr</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a51ec0929002582a900d404502e9a1622">FreeCnt</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a3e067ffdf2820a816f2d6dda6e3f9114">FreeHead</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a94a5b88b2590ff521039bf5b172052dc">HasDRE</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a7d35cb00bb50fff2e24c15f7d7d8dae0">HasStsCntrlStrm</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#ab49406dd2d9ec65e3f38d1cc3c880391">HwCnt</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#af097be199cf9d1d62cf32f775309a4f3">HwHead</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a7abe8351de43377407c579cd158f2448">HwTail</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a912bf38e61c8b03995ece842426b3ccf">IsRxChannel</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#ad706fb4b3e745009498e072213f9798a">LastBdAddr</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#af0b3fe5c9b9123209b3000e0d95193ed">Length</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#af7d20b177c57b8466e64b74c6c959273">MaxTransferLen</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#afd4e1620895f91a829354e131432d2b3">PostCnt</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a92668e60e10a940428e68f816c64eab6">PostHead</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a68e8042d227f7a40821a478deb063215">PreCnt</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a8a2958fb6be370d3cc29972f57203952">PreHead</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#ac14f09fcd00f1869c8194d790f73d791">RingIndex</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a443e5c48e677e9a1a4e85a383eefc2be">RunState</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___bd_ring.html#a4c5966b5420ddc5fb7427292b2dfca50">Separation</a></td><td><a class="el" href="struct_x_axi_dma___bd_ring.html">XAxiDma_BdRing</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
