Source Block: zipcpu/rtl/core/idecode.v@435:445@HdlStmProcess
	end else if (i_ce)
		o_gie <= i_gie;

	initial	o_pc = 0;
	initial	o_dcdR = 0;
	initial	o_dcdA = 0;
	always @(posedge i_clk)
		if (i_ce)
		begin
			o_pc[0] <= 1'b0;


Diff Content:
+ 440 	initial	o_dcdB = 0;

Clone Blocks:
Clone Blocks 1:
zipcpu/rtl/core/idecode.v@434:444
			o_gie <= i_gie;
	end else if (i_ce)
		o_gie <= i_gie;

	initial	o_pc = 0;
	initial	o_dcdR = 0;
	initial	o_dcdA = 0;
	always @(posedge i_clk)
		if (i_ce)
		begin
			o_pc[0] <= 1'b0;

Clone Blocks 2:
zipcpu/rtl/core/idecode.v@433:443
		if ((i_ce)&&(!o_phase))
			o_gie <= i_gie;
	end else if (i_ce)
		o_gie <= i_gie;

	initial	o_pc = 0;
	initial	o_dcdR = 0;
	initial	o_dcdA = 0;
	always @(posedge i_clk)
		if (i_ce)
		begin

