

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923'
================================================================
* Date:           Mon Jan 26 23:11:27 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    232|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     37|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    254|    -|
|Register         |        -|    -|     152|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     152|    555|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_15_6_24_1_1_U4806  |sparsemux_15_6_24_1_1  |        0|   0|  0|  37|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  37|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln90_8_fu_300_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln90_fu_284_p2           |         +|   0|  0|  18|          11|           1|
    |add_ln91_fu_361_p2           |         +|   0|  0|  14|           7|           5|
    |add_ln93_8_fu_431_p2         |         +|   0|  0|  32|          25|          25|
    |col_sum_fu_425_p2            |         +|   0|  0|  31|          24|          24|
    |and_ln93_8_fu_492_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln93_fu_480_p2           |       and|   0|  0|   2|           1|           1|
    |ap_condition_526             |       and|   0|  0|   2|           1|           1|
    |ap_condition_534             |       and|   0|  0|   2|           1|           1|
    |ap_condition_542             |       and|   0|  0|   2|           1|           1|
    |ap_condition_550             |       and|   0|  0|   2|           1|           1|
    |ap_condition_558             |       and|   0|  0|   2|           1|           1|
    |ap_condition_566             |       and|   0|  0|   2|           1|           1|
    |ap_condition_574             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred173_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred179_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred202_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred206_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred227_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred231_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred252_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred256_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred277_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred281_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred302_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred306_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred334_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred351_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred355_state4  |       and|   0|  0|   2|           1|           1|
    |icmp_ln90_fu_278_p2          |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln93_12_fu_437_p2       |      icmp|   0|  0|  32|          25|           1|
    |select_ln90_fu_326_p3        |    select|   0|  0|   8|           1|           9|
    |select_ln91_fu_314_p3        |    select|   0|  0|   6|           1|           4|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_15_fu_486_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_16_fu_498_p2        |       xor|   0|  0|   2|           1|           1|
    |xor_ln93_fu_474_p2           |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 232|         142|         113|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten167_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |col_sum_16_o                             |  26|          5|   24|        120|
    |col_sum_24_o                             |  26|          5|   24|        120|
    |col_sum_32_o                             |  26|          5|   24|        120|
    |col_sum_40_o                             |  26|          5|   24|        120|
    |col_sum_48_o                             |  26|          5|   24|        120|
    |col_sum_56_o                             |  26|          5|   24|        120|
    |col_sum_8_o                              |  26|          5|   24|        120|
    |i_fu_112                                 |   9|          2|    9|         18|
    |indvar_flatten167_fu_116                 |   9|          2|   11|         22|
    |j_fu_108                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 254|         51|  224|        952|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln93_8_reg_575                |   1|   0|    1|          0|
    |and_ln93_reg_571                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_predicate_pred156_state3       |   1|   0|    1|          0|
    |ap_predicate_pred173_state4       |   1|   0|    1|          0|
    |ap_predicate_pred179_state4       |   1|   0|    1|          0|
    |ap_predicate_pred193_state3       |   1|   0|    1|          0|
    |ap_predicate_pred202_state4       |   1|   0|    1|          0|
    |ap_predicate_pred206_state4       |   1|   0|    1|          0|
    |ap_predicate_pred218_state3       |   1|   0|    1|          0|
    |ap_predicate_pred227_state4       |   1|   0|    1|          0|
    |ap_predicate_pred231_state4       |   1|   0|    1|          0|
    |ap_predicate_pred243_state3       |   1|   0|    1|          0|
    |ap_predicate_pred252_state4       |   1|   0|    1|          0|
    |ap_predicate_pred256_state4       |   1|   0|    1|          0|
    |ap_predicate_pred268_state3       |   1|   0|    1|          0|
    |ap_predicate_pred277_state4       |   1|   0|    1|          0|
    |ap_predicate_pred281_state4       |   1|   0|    1|          0|
    |ap_predicate_pred293_state3       |   1|   0|    1|          0|
    |ap_predicate_pred302_state4       |   1|   0|    1|          0|
    |ap_predicate_pred306_state4       |   1|   0|    1|          0|
    |ap_predicate_pred334_state3       |   1|   0|    1|          0|
    |ap_predicate_pred351_state4       |   1|   0|    1|          0|
    |ap_predicate_pred355_state4       |   1|   0|    1|          0|
    |col_sum_reg_557                   |  24|   0|   24|          0|
    |i_fu_112                          |   9|   0|    9|          0|
    |indvar_flatten167_fu_116          |  11|   0|   11|          0|
    |j_fu_108                          |   7|   0|    7|          0|
    |select_ln91_reg_544               |   6|   0|    6|          0|
    |xor_ln93_16_reg_579               |   1|   0|    1|          0|
    |select_ln91_reg_544               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 152|  32|   94|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|col_sum_8_i                                                   |   in|   24|     ap_ovld|                                              col_sum_8|       pointer|
|col_sum_8_o                                                   |  out|   24|     ap_ovld|                                              col_sum_8|       pointer|
|col_sum_8_o_ap_vld                                            |  out|    1|     ap_ovld|                                              col_sum_8|       pointer|
|col_sum_16_i                                                  |   in|   24|     ap_ovld|                                             col_sum_16|       pointer|
|col_sum_16_o                                                  |  out|   24|     ap_ovld|                                             col_sum_16|       pointer|
|col_sum_16_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_16|       pointer|
|col_sum_24_i                                                  |   in|   24|     ap_ovld|                                             col_sum_24|       pointer|
|col_sum_24_o                                                  |  out|   24|     ap_ovld|                                             col_sum_24|       pointer|
|col_sum_24_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_24|       pointer|
|col_sum_32_i                                                  |   in|   24|     ap_ovld|                                             col_sum_32|       pointer|
|col_sum_32_o                                                  |  out|   24|     ap_ovld|                                             col_sum_32|       pointer|
|col_sum_32_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_32|       pointer|
|col_sum_40_i                                                  |   in|   24|     ap_ovld|                                             col_sum_40|       pointer|
|col_sum_40_o                                                  |  out|   24|     ap_ovld|                                             col_sum_40|       pointer|
|col_sum_40_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_40|       pointer|
|col_sum_48_i                                                  |   in|   24|     ap_ovld|                                             col_sum_48|       pointer|
|col_sum_48_o                                                  |  out|   24|     ap_ovld|                                             col_sum_48|       pointer|
|col_sum_48_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_48|       pointer|
|col_sum_56_i                                                  |   in|   24|     ap_ovld|                                             col_sum_56|       pointer|
|col_sum_56_o                                                  |  out|   24|     ap_ovld|                                             col_sum_56|       pointer|
|col_sum_56_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_56|       pointer|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0  |  out|   10|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0        |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
+--------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

