===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6357 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2817 ( 10.3%)    0.2817 ( 17.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2248 (  8.2%)    0.2248 ( 13.7%)    Parse modules
    0.0537 (  2.0%)    0.0537 (  3.3%)    Verify circuit
    2.3133 ( 84.7%)    1.2193 ( 74.5%)  'firrtl.circuit' Pipeline
    0.0578 (  2.1%)    0.0578 (  3.5%)    LowerFIRRTLAnnotations
    0.2432 (  8.9%)    0.1284 (  7.9%)    'firrtl.module' Pipeline
    0.0874 (  3.2%)    0.0480 (  2.9%)      DropName
    0.1558 (  5.7%)    0.0890 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0091 (  0.3%)    0.0051 (  0.3%)    'firrtl.module' Pipeline
    0.0090 (  0.3%)    0.0051 (  0.3%)      LowerCHIRRTLPass
    0.0161 (  0.6%)    0.0161 (  1.0%)    InferWidths
    0.0404 (  1.5%)    0.0404 (  2.5%)    MemToRegOfVec
    0.0762 (  2.8%)    0.0762 (  4.7%)    InferResets
    0.0075 (  0.3%)    0.0075 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.0133 (  0.5%)    0.0133 (  0.8%)    WireDFT
    0.0703 (  2.6%)    0.0703 (  4.3%)    LowerFIRRTLTypes
    0.1085 (  4.0%)    0.0672 (  4.1%)    'firrtl.module' Pipeline
    0.0997 (  3.7%)    0.0654 (  4.0%)      ExpandWhens
    0.0088 (  0.3%)    0.0071 (  0.4%)      SFCCompat
    0.0199 (  0.7%)    0.0199 (  1.2%)    CheckCombCycles
    0.0077 (  0.3%)    0.0077 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.7331 ( 26.9%)    0.3784 ( 23.1%)    'firrtl.module' Pipeline
    0.6928 ( 25.4%)    0.3569 ( 21.8%)      Canonicalizer
    0.0403 (  1.5%)    0.0215 (  1.3%)      InferReadWrite
    0.0207 (  0.8%)    0.0207 (  1.3%)    PrefixModules
    0.0062 (  0.2%)    0.0062 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0316 (  1.2%)    0.0316 (  1.9%)    Inliner
    0.0381 (  1.4%)    0.0381 (  2.3%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0129 (  0.5%)    0.0129 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1656 (  6.1%)    0.1656 ( 10.1%)    'firrtl.module' Pipeline
    0.0107 (  0.4%)    0.0107 (  0.7%)      DropName
    0.1549 (  5.7%)    0.1549 (  9.5%)      Canonicalizer
    0.0143 (  0.5%)    0.0143 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0373 (  1.4%)    0.0373 (  2.3%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0187 (  0.7%)    0.0187 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0412 (  1.5%)    0.0412 (  2.5%)  'hw.module' Pipeline
    0.0113 (  0.4%)    0.0113 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0194 (  0.7%)    0.0194 (  1.2%)    Canonicalizer
    0.0075 (  0.3%)    0.0075 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0030 (  0.1%)    0.0030 (  0.2%)    HWCleanup
    0.0046 (  0.2%)    0.0046 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0045 (  0.2%)    0.0045 (  0.3%)    PrettifyVerilog
    0.0045 (  0.2%)    0.0045 (  0.3%)  StripDebugInfoWithPred
    0.0260 (  1.0%)    0.0260 (  1.6%)  ExportVerilog
    0.0012 (  0.0%)    0.0012 (  0.1%)  Rest
    2.7296 (100.0%)    1.6357 (100.0%)  Total

{
  totalTime: 1.646,
  maxMemory: 69701632
}
