#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x189aa80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x188fb40 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x185cd80 .functor NOT 1, L_0x18d58c0, C4<0>, C4<0>, C4<0>;
L_0x18d5740 .functor XOR 8, L_0x18d5130, L_0x18d5610, C4<00000000>, C4<00000000>;
L_0x18d5850 .functor XOR 8, L_0x18d5740, L_0x18d57b0, C4<00000000>, C4<00000000>;
v0x18cfe00_0 .net "B3_next_dut", 0 0, L_0x18d3030;  1 drivers
v0x18cfec0_0 .net "B3_next_ref", 0 0, L_0x18d1490;  1 drivers
v0x18cff60_0 .net "Count_next_dut", 0 0, L_0x18d3ed0;  1 drivers
v0x18d0000_0 .net "Count_next_ref", 0 0, L_0x18d26c0;  1 drivers
v0x18d00a0_0 .net "S1_next_dut", 0 0, L_0x18d39b0;  1 drivers
v0x18d0190_0 .net "S1_next_ref", 0 0, L_0x18d2240;  1 drivers
v0x18d0260_0 .net "S_next_dut", 0 0, L_0x18d37b0;  1 drivers
v0x18d0330_0 .net "S_next_ref", 0 0, L_0x18d1ff0;  1 drivers
v0x18d0400_0 .net "Wait_next_dut", 0 0, L_0x18d43e0;  1 drivers
v0x18d04d0_0 .net "Wait_next_ref", 0 0, L_0x18d2c50;  1 drivers
v0x18d05a0_0 .net *"_ivl_10", 7 0, L_0x18d57b0;  1 drivers
v0x18d0640_0 .net *"_ivl_12", 7 0, L_0x18d5850;  1 drivers
v0x18d06e0_0 .net *"_ivl_2", 7 0, L_0x18d5040;  1 drivers
v0x18d0780_0 .net *"_ivl_4", 7 0, L_0x18d5130;  1 drivers
v0x18d0820_0 .net *"_ivl_6", 7 0, L_0x18d5610;  1 drivers
v0x18d08c0_0 .net *"_ivl_8", 7 0, L_0x18d5740;  1 drivers
v0x18d0980_0 .net "ack", 0 0, v0x18cd120_0;  1 drivers
v0x18d0a20_0 .var "clk", 0 0;
v0x18d0af0_0 .net "counting_dut", 0 0, L_0x18d4a60;  1 drivers
v0x18d0bc0_0 .net "counting_ref", 0 0, L_0x18d2f40;  1 drivers
v0x18d0c90_0 .net "d", 0 0, v0x18cd280_0;  1 drivers
v0x18d0d30_0 .net "done_counting", 0 0, v0x18cd320_0;  1 drivers
v0x18d0dd0_0 .net "done_dut", 0 0, L_0x18d45e0;  1 drivers
v0x18d0ea0_0 .net "done_ref", 0 0, L_0x18d2e50;  1 drivers
v0x18d0f70_0 .net "shift_ena_dut", 0 0, L_0x18d4c40;  1 drivers
v0x18d1040_0 .net "shift_ena_ref", 0 0, L_0x18d3350;  1 drivers
v0x18d1110_0 .net "state", 9 0, v0x18cd580_0;  1 drivers
v0x18d11b0_0 .var/2u "stats1", 607 0;
v0x18d1250_0 .var/2u "strobe", 0 0;
v0x18d12f0_0 .net "tb_match", 0 0, L_0x18d58c0;  1 drivers
v0x18d13c0_0 .net "tb_mismatch", 0 0, L_0x185cd80;  1 drivers
LS_0x18d5040_0_0 .concat [ 1 1 1 1], L_0x18d3350, L_0x18d2f40, L_0x18d2e50, L_0x18d2c50;
LS_0x18d5040_0_4 .concat [ 1 1 1 1], L_0x18d26c0, L_0x18d2240, L_0x18d1ff0, L_0x18d1490;
L_0x18d5040 .concat [ 4 4 0 0], LS_0x18d5040_0_0, LS_0x18d5040_0_4;
LS_0x18d5130_0_0 .concat [ 1 1 1 1], L_0x18d3350, L_0x18d2f40, L_0x18d2e50, L_0x18d2c50;
LS_0x18d5130_0_4 .concat [ 1 1 1 1], L_0x18d26c0, L_0x18d2240, L_0x18d1ff0, L_0x18d1490;
L_0x18d5130 .concat [ 4 4 0 0], LS_0x18d5130_0_0, LS_0x18d5130_0_4;
LS_0x18d5610_0_0 .concat [ 1 1 1 1], L_0x18d4c40, L_0x18d4a60, L_0x18d45e0, L_0x18d43e0;
LS_0x18d5610_0_4 .concat [ 1 1 1 1], L_0x18d3ed0, L_0x18d39b0, L_0x18d37b0, L_0x18d3030;
L_0x18d5610 .concat [ 4 4 0 0], LS_0x18d5610_0_0, LS_0x18d5610_0_4;
LS_0x18d57b0_0_0 .concat [ 1 1 1 1], L_0x18d3350, L_0x18d2f40, L_0x18d2e50, L_0x18d2c50;
LS_0x18d57b0_0_4 .concat [ 1 1 1 1], L_0x18d26c0, L_0x18d2240, L_0x18d1ff0, L_0x18d1490;
L_0x18d57b0 .concat [ 4 4 0 0], LS_0x18d57b0_0_0, LS_0x18d57b0_0_4;
L_0x18d58c0 .cmp/eeq 8, L_0x18d5040, L_0x18d5850;
S_0x1891360 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x188fb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x186d440 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x186d480 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x186d4c0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x186d500 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x186d540 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x186d580 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x186d5c0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x186d600 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x186d640 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x186d680 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x18743f0 .functor NOT 1, v0x18cd280_0, C4<0>, C4<0>, C4<0>;
L_0x1869a70 .functor AND 1, L_0x18d1580, L_0x18743f0, C4<1>, C4<1>;
L_0x189c060 .functor NOT 1, v0x18cd280_0, C4<0>, C4<0>, C4<0>;
L_0x189c0d0 .functor AND 1, L_0x18d16e0, L_0x189c060, C4<1>, C4<1>;
L_0x18d1880 .functor OR 1, L_0x1869a70, L_0x189c0d0, C4<0>, C4<0>;
L_0x18d1a60 .functor NOT 1, v0x18cd280_0, C4<0>, C4<0>, C4<0>;
L_0x18d1b10 .functor AND 1, L_0x18d1990, L_0x18d1a60, C4<1>, C4<1>;
L_0x18d1c20 .functor OR 1, L_0x18d1880, L_0x18d1b10, C4<0>, C4<0>;
L_0x18d1f30 .functor AND 1, L_0x18d1d80, v0x18cd120_0, C4<1>, C4<1>;
L_0x18d1ff0 .functor OR 1, L_0x18d1c20, L_0x18d1f30, C4<0>, C4<0>;
L_0x18d2240 .functor AND 1, L_0x18d2160, v0x18cd280_0, C4<1>, C4<1>;
L_0x18d2490 .functor NOT 1, v0x18cd320_0, C4<0>, C4<0>, C4<0>;
L_0x18d2600 .functor AND 1, L_0x18d23a0, L_0x18d2490, C4<1>, C4<1>;
L_0x18d26c0 .functor OR 1, L_0x18d2300, L_0x18d2600, C4<0>, C4<0>;
L_0x18d2590 .functor AND 1, L_0x18d28a0, v0x18cd320_0, C4<1>, C4<1>;
L_0x18d2a90 .functor NOT 1, v0x18cd120_0, C4<0>, C4<0>, C4<0>;
L_0x18d2b90 .functor AND 1, L_0x18d2990, L_0x18d2a90, C4<1>, C4<1>;
L_0x18d2c50 .functor OR 1, L_0x18d2590, L_0x18d2b90, C4<0>, C4<0>;
v0x189c1d0_0 .net "B3_next", 0 0, L_0x18d1490;  alias, 1 drivers
v0x185b640_0 .net "Count_next", 0 0, L_0x18d26c0;  alias, 1 drivers
v0x185b740_0 .net "S1_next", 0 0, L_0x18d2240;  alias, 1 drivers
v0x185ced0_0 .net "S_next", 0 0, L_0x18d1ff0;  alias, 1 drivers
v0x185cf70_0 .net "Wait_next", 0 0, L_0x18d2c50;  alias, 1 drivers
v0x185d260_0 .net *"_ivl_10", 0 0, L_0x189c060;  1 drivers
v0x189c270_0 .net *"_ivl_12", 0 0, L_0x189c0d0;  1 drivers
v0x18cb300_0 .net *"_ivl_14", 0 0, L_0x18d1880;  1 drivers
v0x18cb3e0_0 .net *"_ivl_17", 0 0, L_0x18d1990;  1 drivers
v0x18cb4c0_0 .net *"_ivl_18", 0 0, L_0x18d1a60;  1 drivers
v0x18cb5a0_0 .net *"_ivl_20", 0 0, L_0x18d1b10;  1 drivers
v0x18cb680_0 .net *"_ivl_22", 0 0, L_0x18d1c20;  1 drivers
v0x18cb760_0 .net *"_ivl_25", 0 0, L_0x18d1d80;  1 drivers
v0x18cb840_0 .net *"_ivl_26", 0 0, L_0x18d1f30;  1 drivers
v0x18cb920_0 .net *"_ivl_3", 0 0, L_0x18d1580;  1 drivers
v0x18cba00_0 .net *"_ivl_31", 0 0, L_0x18d2160;  1 drivers
v0x18cbae0_0 .net *"_ivl_35", 0 0, L_0x18d2300;  1 drivers
v0x18cbbc0_0 .net *"_ivl_37", 0 0, L_0x18d23a0;  1 drivers
v0x18cbca0_0 .net *"_ivl_38", 0 0, L_0x18d2490;  1 drivers
v0x18cbd80_0 .net *"_ivl_4", 0 0, L_0x18743f0;  1 drivers
v0x18cbe60_0 .net *"_ivl_40", 0 0, L_0x18d2600;  1 drivers
v0x18cbf40_0 .net *"_ivl_45", 0 0, L_0x18d28a0;  1 drivers
v0x18cc020_0 .net *"_ivl_46", 0 0, L_0x18d2590;  1 drivers
v0x18cc100_0 .net *"_ivl_49", 0 0, L_0x18d2990;  1 drivers
v0x18cc1e0_0 .net *"_ivl_50", 0 0, L_0x18d2a90;  1 drivers
v0x18cc2c0_0 .net *"_ivl_52", 0 0, L_0x18d2b90;  1 drivers
v0x18cc3a0_0 .net *"_ivl_6", 0 0, L_0x1869a70;  1 drivers
v0x18cc480_0 .net *"_ivl_61", 3 0, L_0x18d30a0;  1 drivers
v0x18cc560_0 .net *"_ivl_9", 0 0, L_0x18d16e0;  1 drivers
v0x18cc640_0 .net "ack", 0 0, v0x18cd120_0;  alias, 1 drivers
v0x18cc700_0 .net "counting", 0 0, L_0x18d2f40;  alias, 1 drivers
v0x18cc7c0_0 .net "d", 0 0, v0x18cd280_0;  alias, 1 drivers
v0x18cc880_0 .net "done", 0 0, L_0x18d2e50;  alias, 1 drivers
v0x18ccb50_0 .net "done_counting", 0 0, v0x18cd320_0;  alias, 1 drivers
v0x18ccc10_0 .net "shift_ena", 0 0, L_0x18d3350;  alias, 1 drivers
v0x18cccd0_0 .net "state", 9 0, v0x18cd580_0;  alias, 1 drivers
L_0x18d1490 .part v0x18cd580_0, 6, 1;
L_0x18d1580 .part v0x18cd580_0, 0, 1;
L_0x18d16e0 .part v0x18cd580_0, 1, 1;
L_0x18d1990 .part v0x18cd580_0, 3, 1;
L_0x18d1d80 .part v0x18cd580_0, 9, 1;
L_0x18d2160 .part v0x18cd580_0, 0, 1;
L_0x18d2300 .part v0x18cd580_0, 7, 1;
L_0x18d23a0 .part v0x18cd580_0, 8, 1;
L_0x18d28a0 .part v0x18cd580_0, 8, 1;
L_0x18d2990 .part v0x18cd580_0, 9, 1;
L_0x18d2e50 .part v0x18cd580_0, 9, 1;
L_0x18d2f40 .part v0x18cd580_0, 8, 1;
L_0x18d30a0 .part v0x18cd580_0, 4, 4;
L_0x18d3350 .reduce/or L_0x18d30a0;
S_0x18ccf30 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x188fb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x18cd120_0 .var "ack", 0 0;
v0x18cd1e0_0 .net "clk", 0 0, v0x18d0a20_0;  1 drivers
v0x18cd280_0 .var "d", 0 0;
v0x18cd320_0 .var "done_counting", 0 0;
v0x18cd3f0_0 .var/2u "fail_onehot", 0 0;
v0x18cd4e0_0 .var/2u "failed", 0 0;
v0x18cd580_0 .var "state", 9 0;
v0x18cd620_0 .net "tb_match", 0 0, L_0x18d58c0;  alias, 1 drivers
E_0x1869a30 .event posedge, v0x18cd1e0_0;
E_0x18686f0/0 .event negedge, v0x18cd1e0_0;
E_0x18686f0/1 .event posedge, v0x18cd1e0_0;
E_0x18686f0 .event/or E_0x18686f0/0, E_0x18686f0/1;
S_0x18cd780 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x188fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x18d3030 .functor AND 1, L_0x18d3510, L_0x18d4c40, C4<1>, C4<1>;
L_0x18d3740 .functor NOT 1, v0x18cd280_0, C4<0>, C4<0>, C4<0>;
L_0x18d37b0 .functor AND 1, L_0x18d36a0, L_0x18d3740, C4<1>, C4<1>;
L_0x18d39b0 .functor AND 1, L_0x18d3910, v0x18cd280_0, C4<1>, C4<1>;
L_0x18d3c00 .functor AND 1, L_0x18d3b60, L_0x18d4a60, C4<1>, C4<1>;
L_0x18d3d10 .functor NOT 1, v0x18cd320_0, C4<0>, C4<0>, C4<0>;
L_0x18d3dc0 .functor AND 1, L_0x18d3c00, L_0x18d3d10, C4<1>, C4<1>;
L_0x18d3ed0 .functor OR 1, L_0x18d3ac0, L_0x18d3dc0, C4<0>, C4<0>;
L_0x18d4200 .functor AND 1, L_0x18d4160, L_0x18d4a60, C4<1>, C4<1>;
L_0x18d42c0 .functor AND 1, L_0x18d4200, v0x18cd320_0, C4<1>, C4<1>;
L_0x18d43e0 .functor OR 1, L_0x18d4080, L_0x18d42c0, C4<0>, C4<0>;
L_0x18d45e0 .functor AND 1, L_0x18d44f0, v0x18cd120_0, C4<1>, C4<1>;
L_0x18d4900 .functor OR 1, L_0x18d4760, L_0x18d4800, C4<0>, C4<0>;
L_0x18d4a60 .functor OR 1, L_0x18d4900, L_0x18d49c0, C4<0>, C4<0>;
L_0x18d46f0 .functor OR 1, L_0x18d4ba0, L_0x18d4cb0, C4<0>, C4<0>;
L_0x18d4c40 .functor OR 1, L_0x18d46f0, L_0x18d4df0, C4<0>, C4<0>;
v0x18cdb20_0 .net "B3_next", 0 0, L_0x18d3030;  alias, 1 drivers
v0x18cdbe0_0 .net "Count_next", 0 0, L_0x18d3ed0;  alias, 1 drivers
v0x18cdca0_0 .net "S1_next", 0 0, L_0x18d39b0;  alias, 1 drivers
v0x18cdd70_0 .net "S_next", 0 0, L_0x18d37b0;  alias, 1 drivers
v0x18cde30_0 .net "Wait_next", 0 0, L_0x18d43e0;  alias, 1 drivers
v0x18cdf40_0 .net *"_ivl_1", 0 0, L_0x18d3510;  1 drivers
v0x18ce020_0 .net *"_ivl_11", 0 0, L_0x18d3910;  1 drivers
v0x18ce100_0 .net *"_ivl_15", 0 0, L_0x18d3ac0;  1 drivers
v0x18ce1e0_0 .net *"_ivl_17", 0 0, L_0x18d3b60;  1 drivers
v0x18ce2c0_0 .net *"_ivl_18", 0 0, L_0x18d3c00;  1 drivers
v0x18ce3a0_0 .net *"_ivl_20", 0 0, L_0x18d3d10;  1 drivers
v0x18ce480_0 .net *"_ivl_22", 0 0, L_0x18d3dc0;  1 drivers
v0x18ce560_0 .net *"_ivl_27", 0 0, L_0x18d4080;  1 drivers
v0x18ce640_0 .net *"_ivl_29", 0 0, L_0x18d4160;  1 drivers
v0x18ce720_0 .net *"_ivl_30", 0 0, L_0x18d4200;  1 drivers
v0x18ce800_0 .net *"_ivl_32", 0 0, L_0x18d42c0;  1 drivers
v0x18ce8e0_0 .net *"_ivl_37", 0 0, L_0x18d44f0;  1 drivers
v0x18ce9c0_0 .net *"_ivl_41", 0 0, L_0x18d4760;  1 drivers
v0x18ceaa0_0 .net *"_ivl_43", 0 0, L_0x18d4800;  1 drivers
v0x18ceb80_0 .net *"_ivl_44", 0 0, L_0x18d4900;  1 drivers
v0x18cec60_0 .net *"_ivl_47", 0 0, L_0x18d49c0;  1 drivers
v0x18ced40_0 .net *"_ivl_5", 0 0, L_0x18d36a0;  1 drivers
v0x18cee20_0 .net *"_ivl_51", 0 0, L_0x18d4ba0;  1 drivers
v0x18cef00_0 .net *"_ivl_53", 0 0, L_0x18d4cb0;  1 drivers
v0x18cefe0_0 .net *"_ivl_54", 0 0, L_0x18d46f0;  1 drivers
v0x18cf0c0_0 .net *"_ivl_57", 0 0, L_0x18d4df0;  1 drivers
v0x18cf1a0_0 .net *"_ivl_6", 0 0, L_0x18d3740;  1 drivers
v0x18cf280_0 .net "ack", 0 0, v0x18cd120_0;  alias, 1 drivers
v0x18cf320_0 .net "counting", 0 0, L_0x18d4a60;  alias, 1 drivers
v0x18cf3e0_0 .net "d", 0 0, v0x18cd280_0;  alias, 1 drivers
v0x18cf4d0_0 .net "done", 0 0, L_0x18d45e0;  alias, 1 drivers
v0x18cf590_0 .net "done_counting", 0 0, v0x18cd320_0;  alias, 1 drivers
v0x18cf680_0 .net "shift_ena", 0 0, L_0x18d4c40;  alias, 1 drivers
v0x18cf950_0 .net "state", 9 0, v0x18cd580_0;  alias, 1 drivers
L_0x18d3510 .part v0x18cd580_0, 9, 1;
L_0x18d36a0 .part v0x18cd580_0, 9, 1;
L_0x18d3910 .part v0x18cd580_0, 8, 1;
L_0x18d3ac0 .part v0x18cd580_0, 6, 1;
L_0x18d3b60 .part v0x18cd580_0, 5, 1;
L_0x18d4080 .part v0x18cd580_0, 4, 1;
L_0x18d4160 .part v0x18cd580_0, 5, 1;
L_0x18d44f0 .part v0x18cd580_0, 3, 1;
L_0x18d4760 .part v0x18cd580_0, 7, 1;
L_0x18d4800 .part v0x18cd580_0, 8, 1;
L_0x18d49c0 .part v0x18cd580_0, 9, 1;
L_0x18d4ba0 .part v0x18cd580_0, 7, 1;
L_0x18d4cb0 .part v0x18cd580_0, 8, 1;
L_0x18d4df0 .part v0x18cd580_0, 9, 1;
S_0x18cfbe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x188fb40;
 .timescale -12 -12;
E_0x18680f0 .event anyedge, v0x18d1250_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d1250_0;
    %nor/r;
    %assign/vec4 v0x18d1250_0, 0;
    %wait E_0x18680f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18ccf30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cd4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cd3f0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x18ccf30;
T_2 ;
    %wait E_0x18686f0;
    %load/vec4 v0x18cd620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18cd4e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18ccf30;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18cd120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cd320_0, 0;
    %assign/vec4 v0x18cd280_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18cd580_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18686f0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18cd120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18cd320_0, 0, 1;
    %store/vec4 v0x18cd280_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18cd580_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1869a30;
    %load/vec4 v0x18cd4e0_0;
    %assign/vec4 v0x18cd3f0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18686f0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18cd120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18cd320_0, 0, 1;
    %store/vec4 v0x18cd280_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18cd580_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1869a30;
    %load/vec4 v0x18cd3f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x18cd4e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x188fb40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d0a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d1250_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x188fb40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d0a20_0;
    %inv;
    %store/vec4 v0x18d0a20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x188fb40;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18cd1e0_0, v0x18d13c0_0, v0x18d0c90_0, v0x18d0d30_0, v0x18d0980_0, v0x18d1110_0, v0x18cfec0_0, v0x18cfe00_0, v0x18d0330_0, v0x18d0260_0, v0x18d0190_0, v0x18d00a0_0, v0x18d0000_0, v0x18cff60_0, v0x18d04d0_0, v0x18d0400_0, v0x18d0ea0_0, v0x18d0dd0_0, v0x18d0bc0_0, v0x18d0af0_0, v0x18d1040_0, v0x18d0f70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x188fb40;
T_7 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x188fb40;
T_8 ;
    %wait E_0x18686f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d11b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
    %load/vec4 v0x18d12f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d11b0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18cfec0_0;
    %load/vec4 v0x18cfec0_0;
    %load/vec4 v0x18cfe00_0;
    %xor;
    %load/vec4 v0x18cfec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18d0330_0;
    %load/vec4 v0x18d0330_0;
    %load/vec4 v0x18d0260_0;
    %xor;
    %load/vec4 v0x18d0330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18d0190_0;
    %load/vec4 v0x18d0190_0;
    %load/vec4 v0x18d00a0_0;
    %xor;
    %load/vec4 v0x18d0190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x18d0000_0;
    %load/vec4 v0x18d0000_0;
    %load/vec4 v0x18cff60_0;
    %xor;
    %load/vec4 v0x18d0000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x18d04d0_0;
    %load/vec4 v0x18d04d0_0;
    %load/vec4 v0x18d0400_0;
    %xor;
    %load/vec4 v0x18d04d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x18d0ea0_0;
    %load/vec4 v0x18d0ea0_0;
    %load/vec4 v0x18d0dd0_0;
    %xor;
    %load/vec4 v0x18d0ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x18d0bc0_0;
    %load/vec4 v0x18d0bc0_0;
    %load/vec4 v0x18d0af0_0;
    %xor;
    %load/vec4 v0x18d0bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x18d1040_0;
    %load/vec4 v0x18d1040_0;
    %load/vec4 v0x18d0f70_0;
    %xor;
    %load/vec4 v0x18d1040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x18d11b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d11b0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/review2015_fsmonehot/iter0/response0/top_module.sv";
