# Clock divider by any N

F_clk_out = F_clk_in/N

* clear signal is active LOW
* 50% duty cycle
* delayed by DELAY clock cycle

