// Seed: 3743353586
`define pp_6 0
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5
);
  reg id_6, id_7;
  initial id_2 <= id_7;
  tri [1 : 1] id_8;
  logic id_9, id_10, id_11, id_12, id_13;
  logic id_14;
endmodule
