# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.srcs/sources_1/imports/SAP/decoder_mix.vhd" \
"../../../../lab3.srcs/sim_1/imports/SAP/l3_decoder_7seg_test.vhd" \

# Do not sort compile order
nosort
