Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8cf415cb9774e28b02a4072365dbdd1 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'if_inst' is not declared under prefix 'CORE' [C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v:30]
ERROR: [VRFC 10-2991] 'DATAMEM' is not declared under prefix 'CORE' [C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v:68]
ERROR: [VRFC 10-2991] 'DATAMEM' is not declared under prefix 'CORE' [C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v:69]
ERROR: [VRFC 10-2991] 'DATAMEM' is not declared under prefix 'CORE' [C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
