$date
	Thu Dec 21 19:21:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! Zero $end
$var wire 32 " Result [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALUC [3:0] $end
$var reg 32 % B [31:0] $end
$scope module uut $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALUC [3:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 ! Zero $end
$var reg 32 ) Result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#100000
0!
b11001 "
b11001 )
b10 $
b10 '
b1010 %
b1010 (
b1111 #
b1111 &
#110000
b11111111111111111111111111111011 "
b11111111111111111111111111111011 )
b110 $
b110 '
b1111 %
b1111 (
b1010 #
b1010 &
#120000
b100 "
b100 )
b0 $
b0 '
b101 %
b101 (
b1100 #
b1100 &
#130000
b1101 "
b1101 )
b1 $
b1 '
#140000
b11111111111111111111111111110010 "
b11111111111111111111111111110010 )
b1100 $
b1100 '
#150000
b1 "
b1 )
b111 $
b111 '
b1100 %
b1100 (
b101 #
b101 &
#160000
