0.6
2019.2
Nov  6 2019
21:57:16
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_Clk_0/sim/PYNQ_wrap_Clk_0.v,1599428082,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_Rst_1/sim/PYNQ_wrap_Rst_1.v,,PYNQ_wrap_Clk_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_Rst_1/sim/PYNQ_wrap_Rst_1.v,1599428082,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_dataInput_0/sim/PYNQ_wrap_dataInput_0.v,,PYNQ_wrap_Rst_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_cStart_0/sim/PYNQ_wrap_cStart_0.v,1599428082,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/sim/PYNQ_wrap.v,,PYNQ_wrap_cStart_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_dataInput_0/sim/PYNQ_wrap_dataInput_0.v,1599428082,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_cStart_0/sim/PYNQ_wrap_cStart_0.v,,PYNQ_wrap_dataInput_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_processing_system7_0_0/sim/PYNQ_wrap_processing_system7_0_0.v,1599428080,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/sim/PYNQ_wrap_xlslice_0_3.v,,PYNQ_wrap_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/sim/PYNQ_wrap_xlconcat_0_0.v,1599428082,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_Clk_0/sim/PYNQ_wrap_Clk_0.v,,PYNQ_wrap_xlconcat_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/sim/PYNQ_wrap_xlslice_0_3.v,1599428082,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/sim/PYNQ_wrap_xlconcat_0_0.v,,PYNQ_wrap_xlslice_0_3,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.ip_user_files/bd/PYNQ_wrap/sim/PYNQ_wrap.v,1599428063,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hdl/PYNQ_wrap_wrapper.v,,PYNQ_wrap,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v,1596058152,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,adder,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v,1597169735,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,adderFloat,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hdl/PYNQ_wrap_wrapper.v,1599428063,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,,PYNQ_wrap_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,1596932696,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,XBar2,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v,1597603247,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,aFIFO,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,1599432921,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,ConvolutionAccelerator,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v,1599446755,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,matrixAccelerator,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v,1597974332,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,matrixControl3x3,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v,1595183786,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,multiplyComputePynq,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3_tb.v,1597967364,verilog,,,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,convolve3x3_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v,1599449578,verilog,,,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,convolve3x3int_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,1599434167,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
