// Seed: 119020741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_15;
  wire id_16;
  wire id_17;
  wor  id_18 = 1;
  wire id_19;
  assign id_12 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1
);
  reg id_3, id_4, id_5, id_6;
  always_latch
    if (id_0) {id_1, id_4, 1} <= id_3;
    else id_5 = 1;
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7, id_7, id_7, id_8, id_7, id_8
  );
endmodule
