{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 13:43:21 2012 " "Info: Processing started: Sun Jan 15 13:43:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bilinear -c bilinear " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bilinear -c bilinear" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "bilinear EP3C16F484C8 " "Info: Selected device EP3C16F484C8 for design \"bilinear\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[0\] port" {  } { { "db/altpll_epl1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_epl1.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[1\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[1\] port" {  } { { "db/altpll_epl1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_epl1.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "db/altpll_epl1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_epl1.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Info: Device EP3C40F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C8 " "Info: Device EP3C55F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Info: Device EP3C80F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Info: Device EP3C120F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[8\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[8\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[1\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[1\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[12\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[12\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[14\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[14\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[2\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[2\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[9\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[9\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[7\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[7\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[0\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[0\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[10\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[10\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[3\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[3\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[5\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[5\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[6\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[6\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[4\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[4\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[11\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[11\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bilinear.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'bilinear.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9nn1 " "Info: Entity dcfifo_9nn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From pixel_clk (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) cosc (Rise) setup and hold " "Warning: From cosc (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) pixel_clk (Rise) setup and hold " "Warning: From pixel_clk (Rise) to pixel_clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cosc~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Info: Automatically promoted node cosc~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 25 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cosc~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "db/altpll_epl1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_epl1.tdf" 32 2 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|pll2:U_pll2|altpll:altpll_component|altpll_epl1:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "db/altpll_epl1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_epl1.tdf" 32 2 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|pll2:U_pll2|altpll:altpll_component|altpll_epl1:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Info: Automatically promoted node pixel_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 23 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Info: Destination node I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|LUT_INDEX[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[5\] " "Info: Destination node I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[5\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|LUT_INDEX[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[2\] " "Info: Destination node I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[2\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|LUT_INDEX[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[3\] " "Info: Destination node I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[3\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|LUT_INDEX[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[1\] " "Info: Destination node I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[1\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|LUT_INDEX[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|mI2C_CLKO~356 " "Info: Destination node I2C_V_Config:I2C_AV_Config\|mI2C_CLKO~356" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 50 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|mI2C_CLKO~356 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK~83 " "Info: Destination node I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK~83" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 35 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|mI2C_CTRL_CLK~83 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 35 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_V_Config:I2C_AV_Config\|Mux1~162  " "Info: Automatically promoted node I2C_V_Config:I2C_AV_Config\|Mux1~162 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 174 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_V_Config:I2C_AV_Config|Mux1~162 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key~input  " "Info: Automatically promoted node key~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[8\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[8\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[9\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[9\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[10\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[10\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[11\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[11\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[12\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[12\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[13\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[13\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[14\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[14\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[15\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|insertv\[15\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|insertv[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCr\|insertv\[8\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCr\|insertv\[8\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|insertv[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCr\|insertv\[9\] " "Info: Destination node video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCr\|insertv\[9\]" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 48 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|insertv[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 23 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "key~input Global Clock " "Info: Pin key~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 23 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Extra Info: Packed 16 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "33 Embedded multiplier block " "Extra Info: Packed 33 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "20 " "Extra Info: Created 20 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "a12 " "Warning: Ignored I/O standard assignment to node \"a12\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "a12" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gclk " "Warning: Ignored I/O standard assignment to node \"gclk\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "gclk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpen " "Warning: Ignored I/O standard assignment to node \"gpen\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpen" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led1 " "Warning: Ignored I/O standard assignment to node \"led1\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "pixel_hs " "Warning: Ignored I/O standard assignment to node \"pixel_hs\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_hs" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "pixel_vs " "Warning: Ignored I/O standard assignment to node \"pixel_vs\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_vs" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rst7180 " "Warning: Ignored I/O standard assignment to node \"rst7180\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst7180" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "sync " "Warning: Ignored I/O standard assignment to node \"sync\"" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sync" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a12 " "Warning: Node \"a12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "a12" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 " "Warning: Following 28 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sdat 3.3-V LVTTL V10 " "Info: Pin i2c_sdat uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { i2c_sdat } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c_sdat" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 30 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_sdat } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[0\] 3.3-V LVTTL F9 " "Info: Pin SDRAM_DQ_io\[0\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[0] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[0\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[1\] 3.3-V LVTTL H10 " "Info: Pin SDRAM_DQ_io\[1\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[1] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[1\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[2\] 3.3-V LVTTL C10 " "Info: Pin SDRAM_DQ_io\[2\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[2] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[2\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[3\] 3.3-V LVTTL D10 " "Info: Pin SDRAM_DQ_io\[3\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[3] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[3\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[4\] 3.3-V LVTTL G10 " "Info: Pin SDRAM_DQ_io\[4\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[4] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[4\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[5\] 3.3-V LVTTL H11 " "Info: Pin SDRAM_DQ_io\[5\] uses I/O standard 3.3-V LVTTL at H11" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[5] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[5\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[6\] 3.3-V LVTTL G11 " "Info: Pin SDRAM_DQ_io\[6\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[6] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[6\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[7\] 3.3-V LVTTL H12 " "Info: Pin SDRAM_DQ_io\[7\] uses I/O standard 3.3-V LVTTL at H12" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[7] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[7\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[8\] 3.3-V LVTTL A16 " "Info: Pin SDRAM_DQ_io\[8\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[8] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[8\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[9\] 3.3-V LVTTL B15 " "Info: Pin SDRAM_DQ_io\[9\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[9] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[9\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[10\] 3.3-V LVTTL A15 " "Info: Pin SDRAM_DQ_io\[10\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[10] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[10\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[11\] 3.3-V LVTTL B14 " "Info: Pin SDRAM_DQ_io\[11\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[11] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[11\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[12\] 3.3-V LVTTL A14 " "Info: Pin SDRAM_DQ_io\[12\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[12] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[12\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[13\] 3.3-V LVTTL B13 " "Info: Pin SDRAM_DQ_io\[13\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[13] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[13\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[14\] 3.3-V LVTTL A13 " "Info: Pin SDRAM_DQ_io\[14\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[14] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[14\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ_io\[15\] 3.3-V LVTTL C13 " "Info: Pin SDRAM_DQ_io\[15\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[15] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[15\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key 3.3-V LVTTL T7 " "Info: Pin key uses I/O standard 3.3-V LVTTL at T7" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { key } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "key" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 23 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cosc 3.3-V LVCMOS AB12 " "Info: Pin cosc uses I/O standard 3.3-V LVCMOS at AB12" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { cosc } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cosc" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 25 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cosc } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pixel_clk 3.3-V LVTTL T21 " "Info: Pin pixel_clk uses I/O standard 3.3-V LVTTL at T21" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { pixel_clk } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clk" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 23 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[6\] 3.3-V LVTTL F14 " "Info: Pin vda\[6\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[6] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[6\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[4\] 3.3-V LVTTL H14 " "Info: Pin vda\[4\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[4] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[4\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[0\] 3.3-V LVTTL K17 " "Info: Pin vda\[0\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[0] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[0\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[1\] 3.3-V LVTTL K18 " "Info: Pin vda\[1\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[1] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[1\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[2\] 3.3-V LVTTL J18 " "Info: Pin vda\[2\] uses I/O standard 3.3-V LVTTL at J18" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[2] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[2\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[3\] 3.3-V LVTTL H19 " "Info: Pin vda\[3\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[3] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[3\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[5\] 3.3-V LVTTL G13 " "Info: Pin vda\[5\] uses I/O standard 3.3-V LVTTL at G13" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[5] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[5\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vda\[7\] 3.3-V LVTTL E16 " "Info: Pin vda\[7\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { vda[7] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "vda\[7\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 24 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vda[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_sdat a permanently enabled " "Info: Pin i2c_sdat has a permanently enabled output enable" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { i2c_sdat } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c_sdat" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 30 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_sdat } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDRAM_A_o\[11\] GND " "Info: Pin SDRAM_A_o\[11\] has GND driving its datain port" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_A_o[11] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_o\[11\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 39 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_o[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "video_pro:UUT\|sdram_if:U_SDR\|sdr_wr_en_d (inverted) " "Info: Following pins have the same output enable: video_pro:UUT\|sdram_if:U_SDR\|sdr_wr_en_d (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[1] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[1\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[3] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[3\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[5] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[5\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[7] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[7\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[9] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[9\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[11] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[11\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[13] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[13\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[15] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[15\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[0] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[0\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[2] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[2\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[4] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[4\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[6] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[6\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[8] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[8\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[10] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[10\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[12] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[12\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_DQ_io\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_DQ_io\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SDRAM_DQ_io[14] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ_io\[14\]" } } } } { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ_io[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/dm642/firmware/fpga/blinear2/project/bilinear.fit.smsg " "Info: Generated suppressed messages file E:/work/dm642/firmware/fpga/blinear2/project/bilinear.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "4 2 s " "Info: 4% of process time was spent using 2 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "96 1  " "Info: 96% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 13:44:04 2012 " "Info: Processing ended: Sun Jan 15 13:44:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Info: Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
