

================================================================
== Vitis HLS Report for 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:41:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1050|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     2440|     2424|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       81|     -|
|Register             |        -|      -|     2065|      352|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     40|     4505|     3907|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U1676  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1677  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1678  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1679  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1680  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1681  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1682  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U1683  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1684   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1685   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1686   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1687   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1688   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1689   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1690   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U1691   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  40| 2440| 2424|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add106_fu_445_p2                   |         +|   0|  0|   34|          27|          27|
    |add115_fu_492_p2                   |         +|   0|  0|   17|          10|          10|
    |add91_fu_440_p2                    |         +|   0|  0|   12|           5|           5|
    |add_fu_458_p2                      |         +|   0|  0|   12|           5|           5|
    |add_ln64_1_fu_423_p2               |         +|   0|  0|   12|           5|           1|
    |add_ln64_fu_347_p2                 |         +|   0|  0|   18|          11|           1|
    |add_ln67_fu_404_p2                 |         +|   0|  0|   14|           7|           1|
    |and_ln80_1_fu_398_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln80_fu_392_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|    2|           1|           1|
    |inBounds_1_fu_868_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_2_fu_879_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_3_fu_890_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_4_fu_901_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_5_fu_912_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_6_fu_923_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_7_fu_934_p2               |       and|   0|  0|    2|           1|           1|
    |inBounds_fu_857_p2                 |       and|   0|  0|    2|           1|           1|
    |icmp_ln64_fu_341_p2                |      icmp|   0|  0|   19|          11|          12|
    |icmp_ln67_fu_356_p2                |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln82_fu_370_p2                |      icmp|   0|  0|   14|           7|           5|
    |icmp_ln83_fu_386_p2                |      icmp|   0|  0|    9|           2|           1|
    |inBoundsM_1_fu_550_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_2_fu_579_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_3_fu_608_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_4_fu_637_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_5_fu_666_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_6_fu_695_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_7_fu_724_p2              |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_fu_515_p2                |      icmp|   0|  0|   39|          32|          32|
    |inBoundsN_fu_468_p2                |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|    2|           1|           1|
    |cPrev_1_fu_744_p3                  |    select|   0|  0|  221|           1|           1|
    |select_ln296_1_fu_872_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_2_fu_883_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_3_fu_894_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_4_fu_905_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_5_fu_916_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_6_fu_927_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_7_fu_938_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_fu_861_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln64_1_fu_429_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln64_fu_362_p3              |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1050|         413|         645|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |aPipes_31_blk_n                       |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_m1_load              |   9|          2|    7|         14|
    |bPipes_31_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten_fu_152                 |   9|          2|   11|         22|
    |m1_fu_144                             |   9|          2|    7|         14|
    |n1_fu_148                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add91_reg_1079                          |   5|   0|    5|          0|
    |and_ln80_1_reg_1075                     |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |bitcast_ln32_10_reg_1308                |  32|   0|   32|          0|
    |bitcast_ln32_10_reg_1308_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_12_reg_1314                |  32|   0|   32|          0|
    |bitcast_ln32_12_reg_1314_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_14_reg_1320                |  32|   0|   32|          0|
    |bitcast_ln32_14_reg_1320_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_16_reg_1326                |  32|   0|   32|          0|
    |bitcast_ln32_16_reg_1326_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_2_reg_1284                 |  32|   0|   32|          0|
    |bitcast_ln32_2_reg_1284_pp0_iter6_reg   |  32|   0|   32|          0|
    |bitcast_ln32_4_reg_1290                 |  32|   0|   32|          0|
    |bitcast_ln32_4_reg_1290_pp0_iter6_reg   |  32|   0|   32|          0|
    |bitcast_ln32_6_reg_1296                 |  32|   0|   32|          0|
    |bitcast_ln32_6_reg_1296_pp0_iter6_reg   |  32|   0|   32|          0|
    |bitcast_ln32_8_reg_1302                 |  32|   0|   32|          0|
    |bitcast_ln32_8_reg_1302_pp0_iter6_reg   |  32|   0|   32|          0|
    |cBuffer_addr_reg_1106                   |  10|   0|   10|          0|
    |empty_159_reg_1084                      |   4|   0|    4|          0|
    |empty_159_reg_1084_pp0_iter2_reg        |   4|   0|    4|          0|
    |icmp_ln67_reg_1064                      |   1|   0|    1|          0|
    |inBoundsM_1_reg_1134                    |   1|   0|    1|          0|
    |inBoundsM_2_reg_1144                    |   1|   0|    1|          0|
    |inBoundsM_3_reg_1154                    |   1|   0|    1|          0|
    |inBoundsM_4_reg_1164                    |   1|   0|    1|          0|
    |inBoundsM_5_reg_1174                    |   1|   0|    1|          0|
    |inBoundsM_6_reg_1184                    |   1|   0|    1|          0|
    |inBoundsM_7_reg_1194                    |   1|   0|    1|          0|
    |inBoundsM_reg_1112                      |   1|   0|    1|          0|
    |inBoundsN_reg_1089                      |   1|   0|    1|          0|
    |indvar_flatten_fu_152                   |  11|   0|   11|          0|
    |m1_fu_144                               |   7|   0|    7|          0|
    |n1_fu_148                               |   5|   0|    5|          0|
    |res_16_reg_1204                         |  32|   0|   32|          0|
    |res_17_reg_1214                         |  32|   0|   32|          0|
    |res_18_reg_1224                         |  32|   0|   32|          0|
    |res_19_reg_1234                         |  32|   0|   32|          0|
    |res_20_reg_1244                         |  32|   0|   32|          0|
    |res_21_reg_1254                         |  32|   0|   32|          0|
    |res_22_reg_1264                         |  32|   0|   32|          0|
    |res_23_reg_1274                         |  32|   0|   32|          0|
    |select_ln296_1_reg_1337                 |  32|   0|   32|          0|
    |select_ln296_2_reg_1342                 |  32|   0|   32|          0|
    |select_ln296_3_reg_1347                 |  32|   0|   32|          0|
    |select_ln296_4_reg_1352                 |  32|   0|   32|          0|
    |select_ln296_5_reg_1357                 |  32|   0|   32|          0|
    |select_ln296_6_reg_1362                 |  32|   0|   32|          0|
    |select_ln296_7_reg_1367                 |  32|   0|   32|          0|
    |select_ln296_reg_1332                   |  32|   0|   32|          0|
    |select_ln64_reg_1069                    |   7|   0|    7|          0|
    |tmp_11_reg_1269                         |  32|   0|   32|          0|
    |tmp_13_reg_1279                         |  32|   0|   32|          0|
    |tmp_1_reg_1219                          |  32|   0|   32|          0|
    |tmp_3_reg_1229                          |  32|   0|   32|          0|
    |tmp_5_reg_1239                          |  32|   0|   32|          0|
    |tmp_7_reg_1249                          |  32|   0|   32|          0|
    |tmp_9_reg_1259                          |  32|   0|   32|          0|
    |trunc_ln170_1_reg_1209                  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1106                   |  64|  32|   10|          0|
    |inBoundsM_1_reg_1134                    |  64|  32|    1|          0|
    |inBoundsM_2_reg_1144                    |  64|  32|    1|          0|
    |inBoundsM_3_reg_1154                    |  64|  32|    1|          0|
    |inBoundsM_4_reg_1164                    |  64|  32|    1|          0|
    |inBoundsM_5_reg_1174                    |  64|  32|    1|          0|
    |inBoundsM_6_reg_1184                    |  64|  32|    1|          0|
    |inBoundsM_7_reg_1194                    |  64|  32|    1|          0|
    |inBoundsM_reg_1112                      |  64|  32|    1|          0|
    |inBoundsN_reg_1089                      |  64|  32|    1|          0|
    |select_ln64_reg_1069                    |  64|  32|    7|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2065| 352| 1387|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_Pipeline_N_Pipeline_M|  return value|
|aPipes_31_dout            |   in|   32|     ap_fifo|                                         aPipes_31|       pointer|
|aPipes_31_num_data_valid  |   in|    3|     ap_fifo|                                         aPipes_31|       pointer|
|aPipes_31_fifo_cap        |   in|    3|     ap_fifo|                                         aPipes_31|       pointer|
|aPipes_31_empty_n         |   in|    1|     ap_fifo|                                         aPipes_31|       pointer|
|aPipes_31_read            |  out|    1|     ap_fifo|                                         aPipes_31|       pointer|
|bPipes_31_dout            |   in|  256|     ap_fifo|                                         bPipes_31|       pointer|
|bPipes_31_num_data_valid  |   in|    3|     ap_fifo|                                         bPipes_31|       pointer|
|bPipes_31_fifo_cap        |   in|    3|     ap_fifo|                                         bPipes_31|       pointer|
|bPipes_31_empty_n         |   in|    1|     ap_fifo|                                         bPipes_31|       pointer|
|bPipes_31_read            |  out|    1|     ap_fifo|                                         bPipes_31|       pointer|
|m0                        |   in|   23|     ap_none|                                                m0|        scalar|
|cBuffer_address0          |  out|   10|   ap_memory|                                           cBuffer|         array|
|cBuffer_ce0               |  out|    1|   ap_memory|                                           cBuffer|         array|
|cBuffer_we0               |  out|    1|   ap_memory|                                           cBuffer|         array|
|cBuffer_d0                |  out|  256|   ap_memory|                                           cBuffer|         array|
|cBuffer_address1          |  out|   10|   ap_memory|                                           cBuffer|         array|
|cBuffer_ce1               |  out|    1|   ap_memory|                                           cBuffer|         array|
|cBuffer_q1                |   in|  256|   ap_memory|                                           cBuffer|         array|
|cmp111                    |   in|    1|     ap_none|                                            cmp111|        scalar|
|size_m_load               |   in|   32|     ap_none|                                       size_m_load|        scalar|
|cond90                    |   in|    5|     ap_none|                                            cond90|        scalar|
|aBuffer_address0          |  out|    5|   ap_memory|                                           aBuffer|         array|
|aBuffer_ce0               |  out|    1|   ap_memory|                                           aBuffer|         array|
|aBuffer_we0               |  out|    1|   ap_memory|                                           aBuffer|         array|
|aBuffer_d0                |  out|   32|   ap_memory|                                           aBuffer|         array|
|aBuffer_address1          |  out|    5|   ap_memory|                                           aBuffer|         array|
|aBuffer_ce1               |  out|    1|   ap_memory|                                           aBuffer|         array|
|aBuffer_q1                |   in|   32|   ap_memory|                                           aBuffer|         array|
|mul                       |   in|   27|     ap_none|                                               mul|        scalar|
|cond                      |   in|    5|     ap_none|                                              cond|        scalar|
|size_n_load               |   in|   32|     ap_none|                                       size_n_load|        scalar|
|brmerge282                |   in|    1|     ap_none|                                        brmerge282|        scalar|
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+

