// Seed: 3173796755
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8
);
  logic [-1  ===  (  1  !=  -1  ) : -1] id_10;
  ;
  wire id_11;
  assign module_1.id_5 = 0;
endmodule
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wor id_3,
    input tri module_1,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    input uwire id_9,
    input wire id_10,
    output supply1 id_11,
    input tri id_12,
    input tri1 id_13,
    output wand id_14,
    input wire id_15,
    output wor id_16,
    output tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input tri1 id_20,
    output tri0 id_21,
    input wor id_22,
    input supply1 id_23,
    output wire id_24,
    input wand id_25,
    output wor id_26,
    output logic id_27,
    output wor id_28,
    output tri1 id_29,
    output wire id_30,
    input uwire id_31,
    input wand id_32,
    input wire id_33,
    input wire id_34,
    output uwire id_35,
    input tri1 id_36,
    output wire id_37,
    output supply1 id_38,
    input tri1 id_39,
    input supply0 id_40,
    input supply0 id_41,
    output supply0 id_42,
    input wor id_43,
    output tri1 id_44,
    input tri1 id_45,
    output wand id_46,
    input tri0 id_47,
    input wand id_48,
    input wand id_49
);
  parameter id_51 = 1;
  module_0 modCall_1 (
      id_40,
      id_36,
      id_36,
      id_18,
      id_28,
      id_30,
      id_13,
      id_48,
      id_33
  );
  wire [1 : -1] id_52;
  assign id_38 = -1 - 1;
  always @(-1 == 1) id_27 = -1;
endmodule
