\hypertarget{class_control}{\section{\-Control \-Entity \-Reference}
\label{class_control}\index{\-Control@{\-Control}}
}


\-Use standard library.  


\subsection*{\-Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_control_1_1_behavioral}{\-Behavioral} architecture
\begin{DoxyCompactList}\small\item\em \-This is the controller that sets the control variables. \end{DoxyCompactList}\end{DoxyCompactItemize}
\*
\*
\subsection*{\-Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_control_a35120c002e477a6e77c738ea1aaa5505}{\-Instruction}  {\bfseries {\bfseries in }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    26  ) } 
\begin{DoxyCompactList}\small\item\em last 6 bits of instruction (?) \end{DoxyCompactList}\item 
\hyperlink{class_control_a837426aa7a23a4b3f1534d7a5a47fd84}{\-Instruction\-\_\-funct}  {\bfseries {\bfseries in }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   5    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em first 6 bits of instruction (\-F\-U\-N\-C\-T field) \end{DoxyCompactList}\item 
\hyperlink{class_control_a3e8450f5ca7972a364f6eaffec9c86a2}{\-Reg\-Dst}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em \-Register \-Destination selector. \end{DoxyCompactList}\item 
\hyperlink{class_control_aec5087b6dc490446af52e39d0264cf50}{\-A\-L\-U\-Src}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em \hyperlink{class_a_l_u}{\-A\-L\-U} input \-Source selector. \end{DoxyCompactList}\item 
\hyperlink{class_control_ae18caf473070cf8e735d12ca860fb762}{\-Memto\-Reg}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em write to register from memory \end{DoxyCompactList}\item 
\hyperlink{class_control_a3862189e11b01293ae0279072adc6151}{\-Reg\-Write}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em \-Write to register from \hyperlink{class_a_l_u}{\-A\-L\-U} output. \end{DoxyCompactList}\item 
\hyperlink{class_control_a703e49c8be2a086810119a4f32c2edd0}{\-Mem\-Read}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em read from memory \end{DoxyCompactList}\item 
\hyperlink{class_control_af268f4bd077313d14130fa77402beccb}{\-Mem\-Write}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em write to memory \end{DoxyCompactList}\item 
\hyperlink{class_control_a8bcff3a33808999c1998531a90201ac6}{\-Branch}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em branch if equal \end{DoxyCompactList}\item 
\hyperlink{class_control_a24dd763afcb5d8a8d91e3c3f5a415704}{\-Branch\-\_\-ne}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em branch if not equal \end{DoxyCompactList}\item 
\hyperlink{class_control_accc0d3f810d226b65ebd44774daada7e}{\-A\-L\-Uop}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   1    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em input for \hyperlink{class_a_l_u___control}{\-A\-L\-U\-\_\-\-Control} \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Use standard library. 

use logic elements sends out control signals depending on the instruction first 6 bits (\-F\-U\-N\-C\-T field) and the instructions 26-\/31 bits(?) 

\subsection{\-Member \-Data \-Documentation}
\hypertarget{class_control_a837426aa7a23a4b3f1534d7a5a47fd84}{\index{\-Control@{\-Control}!\-Instruction\-\_\-funct@{\-Instruction\-\_\-funct}}
\index{\-Instruction\-\_\-funct@{\-Instruction\-\_\-funct}!Control@{\-Control}}
\subsubsection[{\-Instruction\-\_\-funct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Instruction\-\_\-funct} {\bfseries in } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   5    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a837426aa7a23a4b3f1534d7a5a47fd84}


first 6 bits of instruction (\-F\-U\-N\-C\-T field) 

\hypertarget{class_control_a3e8450f5ca7972a364f6eaffec9c86a2}{\index{\-Control@{\-Control}!\-Reg\-Dst@{\-Reg\-Dst}}
\index{\-Reg\-Dst@{\-Reg\-Dst}!Control@{\-Control}}
\subsubsection[{\-Reg\-Dst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Reg\-Dst} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a3e8450f5ca7972a364f6eaffec9c86a2}


\-Register \-Destination selector. 

\hypertarget{class_control_aec5087b6dc490446af52e39d0264cf50}{\index{\-Control@{\-Control}!\-A\-L\-U\-Src@{\-A\-L\-U\-Src}}
\index{\-A\-L\-U\-Src@{\-A\-L\-U\-Src}!Control@{\-Control}}
\subsubsection[{\-A\-L\-U\-Src}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-Src} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_aec5087b6dc490446af52e39d0264cf50}


\hyperlink{class_a_l_u}{\-A\-L\-U} input \-Source selector. 

\hypertarget{class_control_ae18caf473070cf8e735d12ca860fb762}{\index{\-Control@{\-Control}!\-Memto\-Reg@{\-Memto\-Reg}}
\index{\-Memto\-Reg@{\-Memto\-Reg}!Control@{\-Control}}
\subsubsection[{\-Memto\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Memto\-Reg} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_ae18caf473070cf8e735d12ca860fb762}


write to register from memory 

\hypertarget{class_control_a3862189e11b01293ae0279072adc6151}{\index{\-Control@{\-Control}!\-Reg\-Write@{\-Reg\-Write}}
\index{\-Reg\-Write@{\-Reg\-Write}!Control@{\-Control}}
\subsubsection[{\-Reg\-Write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Reg\-Write} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a3862189e11b01293ae0279072adc6151}


\-Write to register from \hyperlink{class_a_l_u}{\-A\-L\-U} output. 

\hypertarget{class_control_a703e49c8be2a086810119a4f32c2edd0}{\index{\-Control@{\-Control}!\-Mem\-Read@{\-Mem\-Read}}
\index{\-Mem\-Read@{\-Mem\-Read}!Control@{\-Control}}
\subsubsection[{\-Mem\-Read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Mem\-Read} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a703e49c8be2a086810119a4f32c2edd0}


read from memory 

\hypertarget{class_control_af268f4bd077313d14130fa77402beccb}{\index{\-Control@{\-Control}!\-Mem\-Write@{\-Mem\-Write}}
\index{\-Mem\-Write@{\-Mem\-Write}!Control@{\-Control}}
\subsubsection[{\-Mem\-Write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Mem\-Write} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_af268f4bd077313d14130fa77402beccb}


write to memory 

\hypertarget{class_control_a8bcff3a33808999c1998531a90201ac6}{\index{\-Control@{\-Control}!\-Branch@{\-Branch}}
\index{\-Branch@{\-Branch}!Control@{\-Control}}
\subsubsection[{\-Branch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Branch} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a8bcff3a33808999c1998531a90201ac6}


branch if equal 

\hypertarget{class_control_a24dd763afcb5d8a8d91e3c3f5a415704}{\index{\-Control@{\-Control}!\-Branch\-\_\-ne@{\-Branch\-\_\-ne}}
\index{\-Branch\-\_\-ne@{\-Branch\-\_\-ne}!Control@{\-Control}}
\subsubsection[{\-Branch\-\_\-ne}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Branch\-\_\-ne} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a24dd763afcb5d8a8d91e3c3f5a415704}


branch if not equal 

\hypertarget{class_control_accc0d3f810d226b65ebd44774daada7e}{\index{\-Control@{\-Control}!\-A\-L\-Uop@{\-A\-L\-Uop}}
\index{\-A\-L\-Uop@{\-A\-L\-Uop}!Control@{\-Control}}
\subsubsection[{\-A\-L\-Uop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-Uop} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   1    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_accc0d3f810d226b65ebd44774daada7e}


input for \hyperlink{class_a_l_u___control}{\-A\-L\-U\-\_\-\-Control} 

\hypertarget{class_control_a35120c002e477a6e77c738ea1aaa5505}{\index{\-Control@{\-Control}!\-Instruction@{\-Instruction}}
\index{\-Instruction@{\-Instruction}!Control@{\-Control}}
\subsubsection[{\-Instruction}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Instruction} {\bfseries in } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    26  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_control_a35120c002e477a6e77c738ea1aaa5505}


last 6 bits of instruction (?) 



\-The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{_control_8vhd}{\-Control.\-vhd}\end{DoxyCompactItemize}
