# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do ov7670_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/WrenSync.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:22:54 on Oct 29,2016
# vcom -reportprogress 300 -93 -work work C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/WrenSync.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/rtl_work/_temp/vcomw5mfth".
# 
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/WrenSync.vhd(3): VHDL Compiler exiting
# End time: 17:22:54 on Oct 29,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/altera_lite/16.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ov7670_top_run_msim_rtl_vhdl.do line 8
# C:/altera_lite/16.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/WrenSync.vhd}"
cd {C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim}
# reading modelsim.ini
vcom -reportprogress 300 -work work {C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/ov7670_top.vho}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:24:24 on Oct 29,2016
# vcom -reportprogress 300 -work work C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/ov7670_top.vho 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/rtl_work/_temp/vcom25gybj".
# 
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/simulation/modelsim/ov7670_top.vho(30): VHDL Compiler exiting
# End time: 17:24:24 on Oct 29,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
