<!DOCTYPE html>
<html>

  <head>
    <meta charset='utf-8'>
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <meta name="description" content="Mingzhe-zhang.GitHub.com : ">

    <link rel="stylesheet" type="text/css" media="screen" href="stylesheets/stylesheet.css">

    <title>Mingzhe-zhang.GitHub.com</title>
  </head>

  <body>

    <!-- HEADER -->
    <div id="header_wrap" class="outer">
        <header class="inner">
          <h1 id="project_title">Mingzhe Zhang</h1>
          	<div style="line-height:100%;color:white;font-size:20px;width:auto">
          	  <p>PhD student, Research Assistant</p>
          	  <p>Institute of Computing Technology, Chinese Academy of Sciences</p>
          	  <p>Address: No.6 Kexueyuan South Rd., Haidian, Beijing, China</p>
          	  <p>Tel: +86-13681553508 Email: <a href="mailto:zhangmingzhe@ict.ac.cn"><u>zhangmingzhe at ict dot ac dot cn</u></a> </p>
              <p><a href="https://www.linkedin.com/in/zhangmz">[<u>LinkedIn</u>]</a> <a href="./cv-en.pdf">[<u>My CV (English)</u>]</a> <a href="./cv-cn.pdf">[<u>简历</u>]</a></p>

          	</div>
      </header>
    </div>

    <!-- MAIN CONTENT -->
    <div id="main_content_wrap" class="outer">
      <section id="main_content" class="inner">
        <h3>
<a id="Biographical Sketch" class="anchor" href="#Biographical Sketch" aria-hidden="true"><span class="octicon octicon-link"></span></a>Biographical Sketch</h3>

<p>I'm a Ph.D student in the Institute of Computing Technology, Chinese Academy of Sciences (ICT, CAS). I received a B.S. degree from Nanjing University of Posts and Telecommunications in 2008 and Master degree from Inner Mongolian University in 2013 as a joint training student with ICT, both in Computer Science. 
I worked for Institute of Software, Chinese Academy of Sciences (ISCAS) as an assistant engineer from July, 2008 to September, 2009.</p> 

<p>From November, 2015 to February, 2017, I did research at the Computer Science Department, University of Chicago as a visiting student, under the supervison of Professor Frederic T. Chong. The visiting is funded by a national awared scholarship from China Scholarship Council(CSC) and Professor Chong.
</p>

<h3>
<a id="News" class="anchor" href="#Biographical Sketch" aria-hidden="true"><span class="octicon octicon-link"></span></a>News</h3>

<ul>
<li> 09/20/2017 I attend the 23rd National Conference of Information Storage (NCIS 2017) organized by CCF in Xi'an and present our work on "adaptive design for NVM based on dynamic tradeoffs". <span style="color:red">[NEW]</span>
</li>

<li> 09/05/2017 Our paper "Quick-and-Dirty: Improving Performance of MLC PCM by Using Temporary Short Writes" has been accepted for ICCD 2017 as short paper. Congrats to all! <span style="color:red">[NEW]</span>
</li>

<li> 10/28/2016 I extend my visiting to 02/09/2017. I would like to appreciate for the kindly help and support from Prof. Chong.
</li>

<li> 10/12/2016 Our paper "Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor" has been accepted for HPCA 2017! See you in Austin! 
</li>

</ul>

<h3>
<a id="Research Interest" class="anchor" href="#Research Interest" aria-hidden="true"><span class="octicon octicon-link"></span></a>Research Interest</h3>

<ul><li>Computer Architecture</li>
<li>Network-on-Chip</li>
<li>High throughput Processor Design</li>
<li>Emerging Technology</li>
<li>Non-Volatile Memory</li></ul>

<h3>
<a id="Projects" class="anchor" href="#Projects" aria-hidden="true"><span class="octicon octicon-link"></span></a>Projects</h3>
<h4 id="previous projects">Previous</h4>
<ul>
<li>Full-system Simulator for ARMv8 ISA based processor. 2012.12-2013.9. Serving as project manager. Responsibility: software architecture design; accessory software development for coding support; document.</li>
<li>Architecture Design for High Throughput Processor. 2012.7-2013.3. Serving as an designer for the on-chip interconnection sub-system(Network on Chip, NoC). Responsibility: NoC architecture design; NoC evaluation based on simulator.</li>
<li>Cycle-accurate simulator for SPARC-V8 ISA based processor. 2010.11-2011.8. Serving as project manager and developer. Responsibility: SPARC-V8 instruction set implementation on simulator; simulator architecture design; document.</li>
<li>Control Network System for China Railway High-Speed(CRH) Train. 2008.12-2009.9. Serving as an engineer in Reliability Sub-system. Responsibility: reliability standards research; software architecture design for long-term revolution and expert support system; document.</li>
<li>Information Management System for Software Park of "Torch Project" around China. 2008.9-2008.12. Serving as project manager. Responsibility: software architecture design; document.</li>
</ul>
<h4 id="on-going projects">On-Going</h4>
<ul>
<li>Optimized design based on dynamic tradeoff for Non-Volatile Memory </li>
<li>Energy Efficient Optical Network-on-Chip </li>
</ul>

<h3>
<a id="Publications" class="anchor" href="#Publications" aria-hidden="true"><span class="octicon octicon-link"></span></a>Publications</h3>

<a href="http://dblp.uni-trier.de/pers/hd/z/Zhang:Mingzhe">[<u>DBLP List</u>]</a>
<h4 id="pub2017">2017</h4>
<ol>
  <li><strong>[ICCD'17]</strong> <strong>Mingzhe Zhang</strong>, Lunkai Zhang, Lei Jiang, Zhiyong Liu, and Fred Chong, "Quick-and-Dirty: Improving Performance of MLC PCM by Using Temporary Short Writes", to be appeared in ICCD2017.<span style="color:red">[NEW]</span><a href="./paper/iccd2017qnd.pdf">[<u>PDF</u>]</a>. 
  <!--Besides, a full version of QnD paper can be found <a href="./paper/qnd-full.pdf">[<u>here</u>]--></a>.
  </li>
  <li><strong>[HPCA'17]</strong> <strong>Mingzhe Zhang</strong>, Lunkai Zhang, Lei Jiang, Zhiyong Liu, and Fred Chong, "Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA 2017), Austin, TX, USA, February 4-8, 2017.<a href="./paper/hpca2017rrm.pdf">[<u>PDF</u>]</a> 
  </li>
</ol>
<h4 id="pub2015">2015</h4>
<ol>
<li><strong>[TPDS]</strong>Shaoli Liu, Tianshi Chen, Ling Li, Xi Li, <strong>Mingzhe Zhang</strong>, Chao Wang, Haibo Meng, Xuehai Zhou, Yunji Chen, "FreeRider: Non-Local Adaptive Network-on-Chip Routing with Packet-Carried Propagation of Congestion Information",  IEEE Transaction on Parallel and Distributed Systems. Vol 26(8)， pp. 2272-2285, 2015.</li>
</ol>
<h4 id="pub2014">2014</h4>
<ol>
<li><strong>[PACT'14]</strong>Lunkai Zhang, Dmitri B. Strukov, Hebatallah Saadeldeen, Dongrui Fan, <strong>Mingzhe Zhang</strong>, Diana Franklin, "SpongeDirectory: flexible sparse directories utilizing multi-level memristors", International Conference on Parallel Architectures and Compilation (PACT), Edmonton, Canada, August 24-27, 2014.</li>
</ol>
<h4 id="pub2013">2013</h4>
<ol>
<li><strong>[ISLPED'13]</strong>Xiaochun Ye, Dongrui Fan, Ninghui Sun, Shibin Tang, <strong>Mingzhe Zhang</strong>, Hao Zhang, "SimICT: A fast and flexible framework for performance and power evaluation of large-scale architecture", International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 4-6, 2013.</li>
<li><strong>[NAS'13]</strong>Lunkai Zhang, <strong>Mingzhe Zhang</strong>, Lingjun Fan, Da Wang, Paolo Ienne, "Spontaneous Reload Cache: Mimicking a Larger Cache with Minimal Hardware Requirement", IEEE Eighth International Conference on Networking, Architecture and Storage(NAS), Xi'an, Shaanxi, China, July 17-19, 2013.</li>
<li><strong>[ISPA'13]</strong>Shuai Zhang, Zhiyong Liu, Dongrui Fan, Fenglong Song, <strong>Mingzhe Zhang</strong>, "Energy-Performance Modeling and Optimization of Parallel Computing in On-Chip Networks", TrustCom/ISPA/IUCC 2013, Melbourne, Australia, July 16-18, 2013.</li>
<li><strong>[ISPA'13]</strong> <strong>Mingzhe Zhang</strong>, Da Wang, Xiaochun Ye, Liqiang He, Dongrui Fan, Zhiyong Liu, "A Path-Adaptive Opto-electronic Hybrid NoC for Chip Multi-processor", TrustCom/ISPA/IUCC 2013, Melbourne, Australia, July 16-18, 2013.</li>
</ol>
<h4 id="pub2012">2012</h4>
<ol>
<li><strong>[IPDPSW'12]</strong> <strong>Mingzhe Zhang</strong>, Liqiang He, Dongrui Fan, "Self-Correction Trace Model: A Full-System Simulator for Optical Network-on-Chip", 26th IEEE International Parallel and Distributed Processing Symposium(IPDPS) Workshops & PhD Forum, Shanghai, China, May 21-25, 2012.</li>
</ol>
<p></p>
<a href="https://clustrmaps.com/site/17p9b" title="Visit tracker"><img src="//www.clustrmaps.com/map_v2.png?d=_x7tqyOr885brXGvZjrsKqXa4MFwSfmlCNrM9Pdv_q4&cl=ffffff" /></a>


    </section>
    </div>

    <!-- FOOTER  -->
    <div id="footer_wrap" class="outer">
      <footer class="inner">
        <p>Published with <a href="https://pages.github.com">GitHub Pages</a></p>
      </footer>
    </div>

    

  </body>
</html>
