--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml SEG_Test.twx SEG_Test.ncd -o SEG_Test.twr SEG_Test.pcf
-ucf SEG_Test.ucf

Design file:              SEG_Test.ncd
Physical constraint file: SEG_Test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31113 paths analyzed, 909 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.801ns.
--------------------------------------------------------------------------------

Paths for end point SEG_Scan/scan_sel_1 (SLICE_X11Y58.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_0 (FF)
  Destination:          SEG_Scan/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_0 to SEG_Scan/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   SEG_Scan/scan_timer<3>
                                                       SEG_Scan/scan_timer_0
    SLICE_X8Y30.A2       net (fanout=2)        1.169   SEG_Scan/scan_timer<0>
    SLICE_X8Y30.COUT     Topcya                0.474   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<0>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.405   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (1.965ns logic, 3.830ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y30.A1       net (fanout=2)        0.998   SEG_Scan/scan_timer<4>
    SLICE_X8Y30.COUT     Topcya                0.482   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lutdi
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.405   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.973ns logic, 3.659ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y30.A1       net (fanout=2)        0.998   SEG_Scan/scan_timer<4>
    SLICE_X8Y30.COUT     Topcya                0.474   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<0>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.405   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.965ns logic, 3.659ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point SEG_Scan/scan_sel_2 (SLICE_X11Y58.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_0 (FF)
  Destination:          SEG_Scan/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.780ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_0 to SEG_Scan/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   SEG_Scan/scan_timer<3>
                                                       SEG_Scan/scan_timer_0
    SLICE_X8Y30.A2       net (fanout=2)        1.169   SEG_Scan/scan_timer<0>
    SLICE_X8Y30.COUT     Topcya                0.474   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<0>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.390   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      5.780ns (1.950ns logic, 3.830ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.617ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y30.A1       net (fanout=2)        0.998   SEG_Scan/scan_timer<4>
    SLICE_X8Y30.COUT     Topcya                0.482   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lutdi
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.390   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (1.958ns logic, 3.659ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y30.A1       net (fanout=2)        0.998   SEG_Scan/scan_timer<4>
    SLICE_X8Y30.COUT     Topcya                0.474   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<0>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.390   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.950ns logic, 3.659ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point SEG_Scan/scan_sel_0 (SLICE_X11Y58.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_0 (FF)
  Destination:          SEG_Scan/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_0 to SEG_Scan/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   SEG_Scan/scan_timer<3>
                                                       SEG_Scan/scan_timer_0
    SLICE_X8Y30.A2       net (fanout=2)        1.169   SEG_Scan/scan_timer<0>
    SLICE_X8Y30.COUT     Topcya                0.474   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<0>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.365   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (1.925ns logic, 3.830ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.592ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y30.A1       net (fanout=2)        0.998   SEG_Scan/scan_timer<4>
    SLICE_X8Y30.COUT     Topcya                0.482   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lutdi
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.365   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (1.933ns logic, 3.659ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.683 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y30.A1       net (fanout=2)        0.998   SEG_Scan/scan_timer<4>
    SLICE_X8Y30.COUT     Topcya                0.474   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<0>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y31.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X11Y58.C3      net (fanout=17)       2.310   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X11Y58.C       Tilo                  0.259   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X11Y58.CE      net (fanout=1)        0.348   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X11Y58.CLK     Tceck                 0.365   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (1.925ns logic, 3.659ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point en_1Hz (SLICE_X8Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_en (FF)
  Destination:          en_1Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.392 - 0.320)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_en to en_1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.198   clk_en
                                                       clk_en
    SLICE_X8Y48.CE       net (fanout=13)       0.292   clk_en
    SLICE_X8Y48.CLK      Tckce       (-Th)     0.092   en_1Hz
                                                       en_1Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.106ns logic, 0.292ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point hour_set (SLICE_X10Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hour_set (FF)
  Destination:          hour_set (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hour_set to hour_set
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.200   hour_set
                                                       hour_set
    SLICE_X10Y46.A6      net (fanout=2)        0.026   hour_set
    SLICE_X10Y46.CLK     Tah         (-Th)    -0.190   hour_set
                                                       key[3]_hour_set_Select_17_o1
                                                       hour_set
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point Counter_1/data_1_1 (SLICE_X9Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Counter_1/data_1_2 (FF)
  Destination:          Counter_1/data_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Counter_1/data_1_2 to Counter_1/data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.BQ       Tcko                  0.198   Counter_1/data_1<2>
                                                       Counter_1/data_1_2
    SLICE_X9Y53.B5       net (fanout=9)        0.074   Counter_1/data_1<2>
    SLICE_X9Y53.CLK      Tah         (-Th)    -0.155   Counter_1/data_1<2>
                                                       Counter_1/Mcount_data_1_xor<1>11
                                                       Counter_1/data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: SEG_Scan/scan_timer<3>/CLK
  Logical resource: SEG_Scan/scan_timer_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: SEG_Scan/scan_timer<3>/SR
  Logical resource: SEG_Scan/scan_timer_0/SR
  Location pin: SLICE_X8Y32.SR
  Clock network: Counter_0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.801|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31113 paths, 0 nets, and 1192 connections

Design statistics:
   Minimum period:   5.801ns{1}   (Maximum frequency: 172.384MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 11 16:40:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



