Loading plugins phase: Elapsed time ==> 0s.359ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\Practicas\LedJoselito\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.406ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 12 13:21:55 2017


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 12 13:21:55 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 12 13:21:55 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Practicas\LedJoselito\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Practicas\LedJoselito\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 12 13:21:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Practicas\LedJoselito\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Practicas\LedJoselito\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\generadorPulsosPWM:PWMUDB:km_run\
	\generadorPulsosPWM:PWMUDB:ctrl_cmpmode2_2\
	\generadorPulsosPWM:PWMUDB:ctrl_cmpmode2_1\
	\generadorPulsosPWM:PWMUDB:ctrl_cmpmode2_0\
	\generadorPulsosPWM:PWMUDB:ctrl_cmpmode1_2\
	\generadorPulsosPWM:PWMUDB:ctrl_cmpmode1_1\
	\generadorPulsosPWM:PWMUDB:ctrl_cmpmode1_0\
	\generadorPulsosPWM:PWMUDB:capt_rising\
	\generadorPulsosPWM:PWMUDB:capt_falling\
	\generadorPulsosPWM:PWMUDB:trig_rise\
	\generadorPulsosPWM:PWMUDB:trig_fall\
	\generadorPulsosPWM:PWMUDB:sc_kill\
	\generadorPulsosPWM:PWMUDB:min_kill\
	\generadorPulsosPWM:PWMUDB:km_tc\
	\generadorPulsosPWM:PWMUDB:db_tc\
	\generadorPulsosPWM:PWMUDB:dith_sel\
	\generadorPulsosPWM:PWMUDB:compare2\
	\generadorPulsosPWM:Net_101\
	Net_45
	Net_46
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_31\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_30\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_29\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_28\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_27\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_26\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_25\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_24\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_23\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_22\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_21\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_20\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_19\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_18\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_17\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_16\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_15\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_14\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_13\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_12\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_11\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_10\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_9\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_8\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_7\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_6\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_5\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_4\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_3\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_2\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_1\
	\generadorPulsosPWM:PWMUDB:MODULE_1:b_0\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_57
	Net_44
	\generadorPulsosPWM:Net_113\
	\generadorPulsosPWM:Net_107\
	\generadorPulsosPWM:Net_114\
	\Timer_1:Net_260\
	Net_63
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_67
	\Timer_1:Net_102\
	\Timer_1:Net_266\

    Synthesized names
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 145 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \generadorPulsosPWM:PWMUDB:hwCapture\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:trig_out\ to one
Aliasing Net_18 to zero
Aliasing \generadorPulsosPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:ltch_kill_reg\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:min_kill_reg\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:final_kill\ to one
Aliasing \generadorPulsosPWM:PWMUDB:dith_count_1\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:dith_count_0\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:status_6\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:status_4\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:cmp2\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:cmp1_status_reg\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:cmp2_status_reg\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:final_kill_reg\\R\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:cs_addr_0\ to \generadorPulsosPWM:PWMUDB:runmode_enable\\R\
Aliasing \generadorPulsosPWM:PWMUDB:pwm1_i\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:pwm2_i\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__ledHardwarePWM_net_0 to one
Aliasing tmpOE__ledSoftwareInterrupcionPWM_net_0 to one
Aliasing Net_163 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__botoncitoRegulador_net_0 to one
Aliasing \generadorPulsosPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \generadorPulsosPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \generadorPulsosPWM:PWMUDB:prevCompare1\\D\ to \generadorPulsosPWM:PWMUDB:pwm_temp\
Aliasing \generadorPulsosPWM:PWMUDB:tc_i_reg\\D\ to \generadorPulsosPWM:PWMUDB:status_2\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_3[5] = \mux_1:tmp__mux_1_reg\[592]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:ctrl_enable\[18] = \generadorPulsosPWM:PWMUDB:control_7\[10]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:hwCapture\[28] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:hwEnable\[29] = \generadorPulsosPWM:PWMUDB:control_7\[10]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:trig_out\[33] = one[6]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:runmode_enable\\R\[35] = zero[9]
Removing Lhs of wire Net_18[36] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:runmode_enable\\S\[37] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:final_enable\[38] = \generadorPulsosPWM:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:ltch_kill_reg\\R\[42] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:ltch_kill_reg\\S\[43] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:min_kill_reg\\R\[44] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:min_kill_reg\\S\[45] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:final_kill\[48] = one[6]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[52] = \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_1\[291]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[54] = \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_0\[292]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:dith_count_1\\R\[55] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:dith_count_1\\S\[56] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:dith_count_0\\R\[57] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:dith_count_0\\S\[58] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:status_6\[61] = zero[9]
Removing Rhs of wire \generadorPulsosPWM:PWMUDB:status_5\[62] = \generadorPulsosPWM:PWMUDB:final_kill_reg\[76]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:status_4\[63] = zero[9]
Removing Rhs of wire \generadorPulsosPWM:PWMUDB:status_3\[64] = \generadorPulsosPWM:PWMUDB:fifo_full\[83]
Removing Rhs of wire \generadorPulsosPWM:PWMUDB:status_1\[66] = \generadorPulsosPWM:PWMUDB:cmp2_status_reg\[75]
Removing Rhs of wire \generadorPulsosPWM:PWMUDB:status_0\[67] = \generadorPulsosPWM:PWMUDB:cmp1_status_reg\[74]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp2_status\[72] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp2\[73] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp1_status_reg\\R\[77] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp1_status_reg\\S\[78] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp2_status_reg\\R\[79] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp2_status_reg\\S\[80] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:final_kill_reg\\R\[81] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:final_kill_reg\\S\[82] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cs_addr_2\[84] = \generadorPulsosPWM:PWMUDB:tc_i\[40]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cs_addr_1\[85] = \generadorPulsosPWM:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cs_addr_0\[86] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:compare1\[119] = \generadorPulsosPWM:PWMUDB:cmp1_less\[90]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:pwm1_i\[124] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:pwm2_i\[126] = zero[9]
Removing Rhs of wire \generadorPulsosPWM:Net_96\[129] = \generadorPulsosPWM:PWMUDB:pwm_i_reg\[121]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:pwm_temp\[132] = \generadorPulsosPWM:PWMUDB:cmp1\[70]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_23\[173] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_22\[174] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_21\[175] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_20\[176] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_19\[177] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_18\[178] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_17\[179] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_16\[180] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_15\[181] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_14\[182] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_13\[183] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_12\[184] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_11\[185] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_10\[186] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_9\[187] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_8\[188] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_7\[189] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_6\[190] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_5\[191] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_4\[192] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_3\[193] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_2\[194] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_1\[195] = \generadorPulsosPWM:PWMUDB:MODIN1_1\[196]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODIN1_1\[196] = \generadorPulsosPWM:PWMUDB:dith_count_1\[51]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:a_0\[197] = \generadorPulsosPWM:PWMUDB:MODIN1_0\[198]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODIN1_0\[198] = \generadorPulsosPWM:PWMUDB:dith_count_0\[53]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[330] = one[6]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[331] = one[6]
Removing Rhs of wire Net_56[332] = \generadorPulsosPWM:Net_96\[129]
Removing Lhs of wire tmpOE__ledHardwarePWM_net_0[339] = one[6]
Removing Rhs of wire Net_164[345] = \Timer_1:Net_53\[358]
Removing Rhs of wire Net_164[345] = \Timer_1:TimerUDB:tc_reg_i\[390]
Removing Lhs of wire tmpOE__ledSoftwareInterrupcionPWM_net_0[347] = one[6]
Removing Lhs of wire Net_163[354] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[372] = \Timer_1:TimerUDB:control_7\[364]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[374] = zero[9]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[383] = \Timer_1:TimerUDB:runmode_enable\[395]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[384] = \Timer_1:TimerUDB:hwEnable\[385]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[384] = \Timer_1:TimerUDB:control_7\[364]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[387] = one[6]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[389] = \Timer_1:TimerUDB:status_tc\[386]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[394] = \Timer_1:TimerUDB:capt_fifo_load\[382]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[397] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[398] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[399] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[400] = \Timer_1:TimerUDB:status_tc\[386]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[401] = \Timer_1:TimerUDB:capt_fifo_load\[382]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[402] = \Timer_1:TimerUDB:fifo_full\[403]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[404] = \Timer_1:TimerUDB:fifo_nempty\[405]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[407] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[408] = \Timer_1:TimerUDB:trig_reg\[396]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[409] = \Timer_1:TimerUDB:per_zero\[388]
Removing Lhs of wire tmpOE__botoncitoRegulador_net_0[587] = one[6]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:min_kill_reg\\D\[595] = one[6]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:prevCapture\\D\[596] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:trig_last\\D\[597] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:ltch_kill_reg\\D\[600] = one[6]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:prevCompare1\\D\[603] = \generadorPulsosPWM:PWMUDB:cmp1\[70]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp1_status_reg\\D\[604] = \generadorPulsosPWM:PWMUDB:cmp1_status\[71]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:cmp2_status_reg\\D\[605] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:pwm_i_reg\\D\[607] = \generadorPulsosPWM:PWMUDB:pwm_i\[122]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:pwm1_i_reg\\D\[608] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:pwm2_i_reg\\D\[609] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:tc_i_reg\\D\[610] = \generadorPulsosPWM:PWMUDB:status_2\[65]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[611] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[612] = \Timer_1:TimerUDB:status_tc\[386]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[613] = \Timer_1:TimerUDB:control_7\[364]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[614] = \Timer_1:TimerUDB:capt_fifo_load\[382]

------------------------------------------------------
Aliased 0 equations, 110 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:cmp1\' (cost = 0):
\generadorPulsosPWM:PWMUDB:cmp1\ <= (\generadorPulsosPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\generadorPulsosPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \generadorPulsosPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\generadorPulsosPWM:PWMUDB:dith_count_1\ and \generadorPulsosPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \generadorPulsosPWM:PWMUDB:dith_count_0\ and \generadorPulsosPWM:PWMUDB:dith_count_1\)
	OR (not \generadorPulsosPWM:PWMUDB:dith_count_1\ and \generadorPulsosPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \generadorPulsosPWM:PWMUDB:final_capture\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \generadorPulsosPWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:final_capture\[88] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[301] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[311] = zero[9]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[321] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[382] = zero[9]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[396] = \Timer_1:TimerUDB:control_7\[364]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:runmode_enable\\D\[598] = \generadorPulsosPWM:PWMUDB:control_7\[10]
Removing Lhs of wire \generadorPulsosPWM:PWMUDB:final_kill_reg\\D\[606] = zero[9]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.140ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 12 May 2017 13:21:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Practicas\LedJoselito\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \generadorPulsosPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \generadorPulsosPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \generadorPulsosPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \generadorPulsosPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \generadorPulsosPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \generadorPulsosPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \generadorPulsosPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_207
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_208
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \generadorPulsosPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_3:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_3__SYNC:synccell.out
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ledHardwarePWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ledHardwarePWM(0)__PA ,
            input => Net_56 ,
            pad => ledHardwarePWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ledSoftwareInterrupcionPWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ledSoftwareInterrupcionPWM(0)__PA ,
            pad => ledSoftwareInterrupcionPWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = botoncitoRegulador(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => botoncitoRegulador(0)__PA ,
            fb => Net_201 ,
            pad => botoncitoRegulador(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\generadorPulsosPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:runmode_enable\ * 
              \generadorPulsosPWM:PWMUDB:tc_i\
        );
        Output = \generadorPulsosPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_201 * Net_207_local
            + Net_201 * Net_208_local
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=\generadorPulsosPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:control_7\
        );
        Output = \generadorPulsosPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\generadorPulsosPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:cmp1_less\
        );
        Output = \generadorPulsosPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\generadorPulsosPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\generadorPulsosPWM:PWMUDB:prevCompare1\ * 
              \generadorPulsosPWM:PWMUDB:cmp1_less\
        );
        Output = \generadorPulsosPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_56, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:runmode_enable\ * 
              \generadorPulsosPWM:PWMUDB:cmp1_less\
        );
        Output = Net_56 (fanout=1)

    MacroCell: Name=Net_164, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_164 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\generadorPulsosPWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \generadorPulsosPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \generadorPulsosPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \generadorPulsosPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \generadorPulsosPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \generadorPulsosPWM:PWMUDB:status_3\ ,
            clk_en => Net_3__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_3__SYNC_OUT)

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\generadorPulsosPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \generadorPulsosPWM:PWMUDB:status_3\ ,
            status_2 => \generadorPulsosPWM:PWMUDB:status_2\ ,
            status_0 => \generadorPulsosPWM:PWMUDB:status_0\ ,
            clk_en => Net_3__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_3__SYNC_OUT)

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_3__SYNC
        PORT MAP (
            in => Net_3 ,
            out => Net_3__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\generadorPulsosPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \generadorPulsosPWM:PWMUDB:control_7\ ,
            control_6 => \generadorPulsosPWM:PWMUDB:control_6\ ,
            control_5 => \generadorPulsosPWM:PWMUDB:control_5\ ,
            control_4 => \generadorPulsosPWM:PWMUDB:control_4\ ,
            control_3 => \generadorPulsosPWM:PWMUDB:control_3\ ,
            control_2 => \generadorPulsosPWM:PWMUDB:control_2\ ,
            control_1 => \generadorPulsosPWM:PWMUDB:control_1\ ,
            control_0 => \generadorPulsosPWM:PWMUDB:control_0\ ,
            clk_en => Net_3__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_3__SYNC_OUT)

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_GPIO
        PORT MAP (
            interrupt => Net_164 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    6 :   66 :   72 :  8.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :  184 :  192 :  4.17 %
  Unique P-terms              :    8 :  376 :  384 :  2.08 %
  Total P-terms               :    9 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Tech Mapping phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : botoncitoRegulador(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : ledHardwarePWM(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ledSoftwareInterrupcionPWM(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.75
                   Pterms :            2.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       1.67 :       1.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_56, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:runmode_enable\ * 
              \generadorPulsosPWM:PWMUDB:cmp1_less\
        );
        Output = Net_56 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\generadorPulsosPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:control_7\
        );
        Output = \generadorPulsosPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\generadorPulsosPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:runmode_enable\ * 
              \generadorPulsosPWM:PWMUDB:tc_i\
        );
        Output = \generadorPulsosPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\generadorPulsosPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \generadorPulsosPWM:PWMUDB:cmp1_less\
        );
        Output = \generadorPulsosPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\generadorPulsosPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\generadorPulsosPWM:PWMUDB:prevCompare1\ * 
              \generadorPulsosPWM:PWMUDB:cmp1_less\
        );
        Output = \generadorPulsosPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\generadorPulsosPWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \generadorPulsosPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \generadorPulsosPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \generadorPulsosPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \generadorPulsosPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \generadorPulsosPWM:PWMUDB:status_3\ ,
        clk_en => Net_3__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_3__SYNC_OUT)

statusicell: Name =\generadorPulsosPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \generadorPulsosPWM:PWMUDB:status_3\ ,
        status_2 => \generadorPulsosPWM:PWMUDB:status_2\ ,
        status_0 => \generadorPulsosPWM:PWMUDB:status_0\ ,
        clk_en => Net_3__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_3__SYNC_OUT)

controlcell: Name =\generadorPulsosPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \generadorPulsosPWM:PWMUDB:control_7\ ,
        control_6 => \generadorPulsosPWM:PWMUDB:control_6\ ,
        control_5 => \generadorPulsosPWM:PWMUDB:control_5\ ,
        control_4 => \generadorPulsosPWM:PWMUDB:control_4\ ,
        control_3 => \generadorPulsosPWM:PWMUDB:control_3\ ,
        control_2 => \generadorPulsosPWM:PWMUDB:control_2\ ,
        control_1 => \generadorPulsosPWM:PWMUDB:control_1\ ,
        control_0 => \generadorPulsosPWM:PWMUDB:control_0\ ,
        clk_en => Net_3__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_3__SYNC_OUT)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_201 * Net_207_local
            + Net_201 * Net_208_local
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

synccell: Name =Net_3__SYNC
    PORT MAP (
        in => Net_3 ,
        out => Net_3__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_164, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_164 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_GPIO
        PORT MAP (
            interrupt => Net_164 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = botoncitoRegulador(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => botoncitoRegulador(0)__PA ,
        fb => Net_201 ,
        pad => botoncitoRegulador(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ledSoftwareInterrupcionPWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ledSoftwareInterrupcionPWM(0)__PA ,
        pad => ledSoftwareInterrupcionPWM(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = ledHardwarePWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ledHardwarePWM(0)__PA ,
        input => Net_56 ,
        pad => ledHardwarePWM(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_207 ,
            dclk_0 => Net_207_local ,
            dclk_glb_1 => Net_208 ,
            dclk_1 => Net_208_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                               | 
Port | Pin | Fixed |      Type |       Drive Mode |                          Name | Connections
-----+-----+-------+-----------+------------------+-------------------------------+------------
   1 |   5 |     * |      NONE |      RES_PULL_UP |         botoncitoRegulador(0) | FB(Net_201)
     |   7 |     * |      NONE |         CMOS_OUT | ledSoftwareInterrupcionPWM(0) | 
-----+-----+-------+-----------+------------------+-------------------------------+------------
   2 |   7 |     * |      NONE |         CMOS_OUT |             ledHardwarePWM(0) | In(Net_56)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.501ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.203ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.203ms
API generation phase: Elapsed time ==> 0s.906ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
