\hypertarget{structlpc176x__timer__device}{}\section{lpc176x\+\_\+timer\+\_\+device Struct Reference}
\label{structlpc176x__timer__device}\index{lpc176x\_timer\_device@{lpc176x\_timer\_device}}


Represents the timer device registers.  




{\ttfamily \#include $<$timer-\/defs.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structlpc176x__timer__device_af1c6585bb740b5e5f2ff7c85f9fb3199}\label{structlpc176x__timer__device_af1c6585bb740b5e5f2ff7c85f9fb3199}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_af1c6585bb740b5e5f2ff7c85f9fb3199}{IR}}
\begin{DoxyCompactList}\small\item\em Interrupt Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a9f66f57ad152479e13470e0eb9fcd9cb}\label{structlpc176x__timer__device_a9f66f57ad152479e13470e0eb9fcd9cb}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a9f66f57ad152479e13470e0eb9fcd9cb}{T\+CR}}
\begin{DoxyCompactList}\small\item\em Timer Control Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a178e4f9ee8b15a30cc7e85c024b27764}\label{structlpc176x__timer__device_a178e4f9ee8b15a30cc7e85c024b27764}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a178e4f9ee8b15a30cc7e85c024b27764}{TC}}
\begin{DoxyCompactList}\small\item\em Timer Counter. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a1e6a6f0b8f10d5cb1281d12fd8ad6614}\label{structlpc176x__timer__device_a1e6a6f0b8f10d5cb1281d12fd8ad6614}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a1e6a6f0b8f10d5cb1281d12fd8ad6614}{PR}}
\begin{DoxyCompactList}\small\item\em Prescale Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a52635043c72bdfcbfccd234aeffff6f9}\label{structlpc176x__timer__device_a52635043c72bdfcbfccd234aeffff6f9}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a52635043c72bdfcbfccd234aeffff6f9}{PC}}
\begin{DoxyCompactList}\small\item\em Prescale Counter. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a0a8181be91c1837dd52dc751083b0443}\label{structlpc176x__timer__device_a0a8181be91c1837dd52dc751083b0443}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a0a8181be91c1837dd52dc751083b0443}{M\+CR}}
\begin{DoxyCompactList}\small\item\em Match Control Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a430a40f6753f7923c243c076a2d1e8e0}\label{structlpc176x__timer__device_a430a40f6753f7923c243c076a2d1e8e0}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a430a40f6753f7923c243c076a2d1e8e0}{MR}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em Match Register (0, 1, 2, 3) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_ac97719e2f333985c5ec06cd5f7cb8e0e}\label{structlpc176x__timer__device_ac97719e2f333985c5ec06cd5f7cb8e0e}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_ac97719e2f333985c5ec06cd5f7cb8e0e}{C\+CR}}
\begin{DoxyCompactList}\small\item\em Capture Control Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_abe4464a818c80f49b9c69bb9144786fe}\label{structlpc176x__timer__device_abe4464a818c80f49b9c69bb9144786fe}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_abe4464a818c80f49b9c69bb9144786fe}{CR}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Capture Register (0, 1) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a2c1749d3a71f82cd4b4b186c30815c1f}\label{structlpc176x__timer__device_a2c1749d3a71f82cd4b4b186c30815c1f}} 
volatile uint32\+\_\+t {\bfseries reserved0}
\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a4661ded6c56b45d7a16fc42239a1b716}\label{structlpc176x__timer__device_a4661ded6c56b45d7a16fc42239a1b716}} 
volatile uint32\+\_\+t {\bfseries reserved1}
\item 
\mbox{\Hypertarget{structlpc176x__timer__device_a3f47114885e033809c0fa7b09344973a}\label{structlpc176x__timer__device_a3f47114885e033809c0fa7b09344973a}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_a3f47114885e033809c0fa7b09344973a}{E\+MR}}
\begin{DoxyCompactList}\small\item\em External Match Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__timer__device_aa13e56508fecc99ebe1cacaf283e9a74}\label{structlpc176x__timer__device_aa13e56508fecc99ebe1cacaf283e9a74}} 
volatile uint32\+\_\+t {\bfseries reserved2} \mbox{[}12\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__timer__device_adb472a4a526962681d4ea468c6d8bb4c}\label{structlpc176x__timer__device_adb472a4a526962681d4ea468c6d8bb4c}} 
volatile uint32\+\_\+t \mbox{\hyperlink{structlpc176x__timer__device_adb472a4a526962681d4ea468c6d8bb4c}{C\+T\+CR}}
\begin{DoxyCompactList}\small\item\em Count Control Register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Represents the timer device registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/lpc176x/include/bsp/\mbox{\hyperlink{timer-defs_8h}{timer-\/defs.\+h}}\end{DoxyCompactItemize}
