

================================================================
== Vivado HLS Report for 'pool_op_ap_ufixed_8_0_4_0_0_16_1_ap_ufixed_16_4_5_3_0_s'
================================================================
* Date:           Fri Jul 18 06:28:43 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.645 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      308|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|      308|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_10_fu_404_p2  |     +    |      0|  0|  20|          13|          13|
    |add_ln703_11_fu_414_p2  |     +    |      0|  0|  20|          16|          16|
    |add_ln703_12_fu_420_p2  |     +    |      0|  0|  20|          13|          13|
    |add_ln703_13_fu_430_p2  |     +    |      0|  0|  20|          13|          13|
    |add_ln703_14_fu_440_p2  |     +    |      0|  0|  21|          14|          14|
    |add_ln703_15_fu_450_p2  |     +    |      0|  0|  22|          15|          15|
    |add_ln703_16_fu_460_p2  |     +    |      0|  0|  20|          16|          16|
    |add_ln703_3_fu_198_p2   |     +    |      0|  0|  20|          13|          13|
    |add_ln703_4_fu_208_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln703_5_fu_266_p2   |     +    |      0|  0|  20|          15|          15|
    |add_ln703_6_fu_272_p2   |     +    |      0|  0|  20|          13|          13|
    |add_ln703_7_fu_282_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln703_8_fu_292_p2   |     +    |      0|  0|  20|          15|          15|
    |add_ln703_9_fu_398_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_164_p2     |     +    |      0|  0|  20|          13|          13|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 308|         213|         213|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 16, 1, ap_ufixed<16, 4, 5, 3, 0> > | return value |
|ap_return    | out |   12| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 16, 1, ap_ufixed<16, 4, 5, 3, 0> > | return value |
|x_0_V_read   |  in |    8|   ap_none  |                              x_0_V_read                              |    scalar    |
|x_1_V_read   |  in |    8|   ap_none  |                              x_1_V_read                              |    scalar    |
|x_2_V_read   |  in |    8|   ap_none  |                              x_2_V_read                              |    scalar    |
|x_3_V_read   |  in |    8|   ap_none  |                              x_3_V_read                              |    scalar    |
|x_4_V_read   |  in |    8|   ap_none  |                              x_4_V_read                              |    scalar    |
|x_5_V_read   |  in |    8|   ap_none  |                              x_5_V_read                              |    scalar    |
|x_6_V_read   |  in |    8|   ap_none  |                              x_6_V_read                              |    scalar    |
|x_7_V_read   |  in |    8|   ap_none  |                              x_7_V_read                              |    scalar    |
|x_8_V_read   |  in |    8|   ap_none  |                              x_8_V_read                              |    scalar    |
|x_9_V_read   |  in |    8|   ap_none  |                              x_9_V_read                              |    scalar    |
|x_10_V_read  |  in |    8|   ap_none  |                              x_10_V_read                             |    scalar    |
|x_11_V_read  |  in |    8|   ap_none  |                              x_11_V_read                             |    scalar    |
|x_12_V_read  |  in |    8|   ap_none  |                              x_12_V_read                             |    scalar    |
|x_13_V_read  |  in |    8|   ap_none  |                              x_13_V_read                             |    scalar    |
|x_14_V_read  |  in |    8|   ap_none  |                              x_14_V_read                             |    scalar    |
|x_15_V_read  |  in |    8|   ap_none  |                              x_15_V_read                             |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

