Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul 11 13:53:36 2023
| Host         : LAPTOP-6SVIBHS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file delay_test_timing_summary_routed.rpt -pb delay_test_timing_summary_routed.pb -rpx delay_test_timing_summary_routed.rpx -warn_on_violation
| Design       : delay_test
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-20  Warning   Non-clocked latch               27          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (24)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: if_reg[0] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: if_reg[1] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: if_reg[2] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: if_reg[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   61          inf        0.000                      0                   61           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            valid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 3.485ns (46.091%)  route 4.076ns (53.909%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          2.555     3.388    if_reg_IBUF[1]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.067     3.455 r  valid_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.521     4.976    valid_OBUF[3]
    P24                  OBUF (Prop_obuf_I_O)         2.585     7.561 r  valid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.561    valid[3]
    P24                                                               r  valid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            valid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.456ns  (logic 3.382ns (45.360%)  route 4.074ns (54.640%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          2.793     3.625    if_reg_IBUF[1]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.053     3.678 r  valid_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.281     4.960    valid_OBUF[0]
    M26                  OBUF (Prop_obuf_I_O)         2.496     7.456 r  valid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.456    valid[0]
    M26                                                               r  valid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            valid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 3.365ns (46.618%)  route 3.853ns (53.382%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          2.555     3.388    if_reg_IBUF[1]
    SLICE_X0Y37          LUT4 (Prop_lut4_I1_O)        0.053     3.441 r  valid_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           1.298     4.739    valid_OBUF[2]
    N24                  OBUF (Prop_obuf_I_O)         2.479     7.218 r  valid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.218    valid[2]
    N24                                                               r  valid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            valid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 3.376ns (47.517%)  route 3.728ns (52.483%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          2.174     3.007    if_reg_IBUF[1]
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.053     3.060 r  valid_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.554     4.614    valid_OBUF[1]
    N26                  OBUF (Prop_obuf_I_O)         2.490     7.104 r  valid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.104    valid[1]
    N26                                                               r  valid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            ordering_reg[1][0]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.067ns (20.924%)  route 4.031ns (79.076%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          3.253     4.086    if_reg_IBUF[1]
    SLICE_X0Y44          LUT2 (Prop_lut2_I0_O)        0.064     4.150 r  ordering_reg[1][1]_i_1/O
                         net (fo=4, routed)           0.778     4.928    ordering_reg[1][0]/PRE
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.170     5.098 r  ordering_reg[1][0]/L3_1/O
                         net (fo=1, routed)           0.000     5.098    ordering_reg[1][0]/D0
    SLICE_X0Y44          LDCE                                         r  ordering_reg[1][0]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            ordering_reg[1][1]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.693ns  (logic 1.067ns (22.728%)  route 3.626ns (77.272%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          3.253     4.086    if_reg_IBUF[1]
    SLICE_X0Y44          LUT2 (Prop_lut2_I0_O)        0.064     4.150 f  ordering_reg[1][1]_i_1/O
                         net (fo=4, routed)           0.373     4.523    ordering_reg[1][1]/CLR
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.170     4.693 r  ordering_reg[1][1]/L3_1/O
                         net (fo=1, routed)           0.000     4.693    ordering_reg[1][1]/D0
    SLICE_X0Y45          LDCE                                         r  ordering_reg[1][1]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[1]
                            (input port)
  Destination:            ordering_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.552ns  (logic 0.900ns (19.764%)  route 3.652ns (80.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  if_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[1]
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  if_reg_IBUF[1]_inst/O
                         net (fo=26, routed)          2.555     3.388    if_reg_IBUF[1]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.067     3.455 r  valid_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.097     4.552    valid_OBUF[3]
    SLICE_X1Y41          LDCE                                         r  ordering_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ordering_reg[3][1]/G
                            (positive level-sensitive latch)
  Destination:            ordering[3][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.480ns  (logic 2.966ns (66.197%)  route 1.514ns (33.803%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          LDCE                         0.000     0.000 r  ordering_reg[3][1]/G
    SLICE_X1Y41          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  ordering_reg[3][1]/Q
                         net (fo=2, routed)           1.514     1.980    ordering[3]_OBUF[0]
    K25                  OBUF (Prop_obuf_I_O)         2.500     4.480 r  ordering[3][1]_INST_0/O
                         net (fo=0)                   0.000     4.480    ordering[3][1]
    K25                                                               r  ordering[3][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ordering_reg[1][1]/L7/G
                            (positive level-sensitive latch)
  Destination:            ordering[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.403ns  (logic 2.849ns (64.718%)  route 1.553ns (35.282%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          LDCE                         0.000     0.000 r  ordering_reg[1][1]/L7/G
    SLICE_X0Y45          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  ordering_reg[1][1]/L7/Q
                         net (fo=1, routed)           1.553     1.902    ordering[1]_OBUF[1]
    J24                  OBUF (Prop_obuf_I_O)         2.500     4.403 r  ordering[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.403    ordering[1][1]
    J24                                                               r  ordering[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ordering_reg[1][0]/L7/G
                            (positive level-sensitive latch)
  Destination:            ordering[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.401ns  (logic 2.847ns (64.703%)  route 1.553ns (35.297%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          LDCE                         0.000     0.000 r  ordering_reg[1][0]/L7/G
    SLICE_X0Y44          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  ordering_reg[1][0]/L7/Q
                         net (fo=1, routed)           1.553     1.902    ordering[1]_OBUF[0]
    J25                  OBUF (Prop_obuf_I_O)         2.498     4.401 r  ordering[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.401    ordering[1][0]
    J25                                                               r  ordering[1][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 if_reg[0]
                            (input port)
  Destination:            sorted_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.121ns (19.518%)  route 0.499ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  if_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[0]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  if_reg_IBUF[0]_inst/O
                         net (fo=26, routed)          0.499     0.592    if_reg_IBUF[0]
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.028     0.620 r  sorted_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.620    sorted_reg[0][3]_i_1_n_0
    SLICE_X0Y22          LDCE                                         r  sorted_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[2]
                            (input port)
  Destination:            sorted_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.118ns (18.233%)  route 0.531ns (81.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  if_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[2]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  if_reg_IBUF[2]_inst/O
                         net (fo=25, routed)          0.431     0.521    if_reg_IBUF[2]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.028     0.549 r  sorted_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.100     0.649    sorted_reg[1][1]_i_1_n_0
    SLICE_X0Y23          LDCE                                         r  sorted_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dest[3][0]
                            (input port)
  Destination:            sorted_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.087ns (13.104%)  route 0.574ns (86.896%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  dest[3][0] (IN)
                         net (fo=0)                   0.000     0.000    dest[3][0]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  sorted_reg[3][0]_i_1/O
                         net (fo=4, routed)           0.574     0.633    sorted_reg[3][0]_i_1_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.028     0.661 r  sorted_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.661    sorted_reg[1][0]_i_1_n_0
    SLICE_X0Y23          LDCE                                         r  sorted_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[0]
                            (input port)
  Destination:            sorted_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.121ns (18.222%)  route 0.543ns (81.778%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  if_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[0]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  if_reg_IBUF[0]_inst/O
                         net (fo=26, routed)          0.443     0.536    if_reg_IBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.028     0.564 r  sorted_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.100     0.664    sorted_reg[0][2]_i_1_n_0
    SLICE_X0Y20          LDCE                                         r  sorted_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[0]
                            (input port)
  Destination:            sorted_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.122ns (18.119%)  route 0.552ns (81.881%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  if_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[0]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  if_reg_IBUF[0]_inst/O
                         net (fo=26, routed)          0.443     0.536    if_reg_IBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.029     0.565 r  sorted_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.109     0.674    sorted_reg[0][1]_i_1_n_0
    SLICE_X0Y20          LDCE                                         r  sorted_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dest[3][4]
                            (input port)
  Destination:            sorted_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.101ns (14.671%)  route 0.587ns (85.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  dest[3][4] (IN)
                         net (fo=0)                   0.000     0.000    dest[3][4]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  sorted_reg[3][4]_i_1/O
                         net (fo=4, routed)           0.587     0.660    sorted_reg[3][4]_i_1_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.028     0.688 r  sorted_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000     0.688    sorted_reg[1][4]_i_1_n_0
    SLICE_X0Y27          LDCE                                         r  sorted_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dest[3][3]
                            (input port)
  Destination:            sorted_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.096ns (13.688%)  route 0.606ns (86.312%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  dest[3][3] (IN)
                         net (fo=0)                   0.000     0.000    dest[3][3]
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  sorted_reg[3][3]_i_1/O
                         net (fo=4, routed)           0.497     0.565    sorted_reg[3][3]_i_1_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.028     0.593 r  sorted_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.110     0.703    sorted_reg[1][3]_i_1_n_0
    SLICE_X0Y23          LDCE                                         r  sorted_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[2]
                            (input port)
  Destination:            sorted_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.118ns (16.571%)  route 0.596ns (83.429%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  if_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[2]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  if_reg_IBUF[2]_inst/O
                         net (fo=25, routed)          0.495     0.585    if_reg_IBUF[2]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.028     0.613 r  sorted_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.101     0.714    sorted_reg[1][2]_i_1_n_0
    SLICE_X0Y23          LDCE                                         r  sorted_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_reg[0]
                            (input port)
  Destination:            sorted_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.121ns (16.876%)  route 0.596ns (83.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  if_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    if_reg[0]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  if_reg_IBUF[0]_inst/O
                         net (fo=26, routed)          0.493     0.586    if_reg_IBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.028     0.614 r  sorted_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.103     0.717    sorted_reg[0][0]_i_1_n_0
    SLICE_X0Y20          LDCE                                         r  sorted_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dest[3][3]
                            (input port)
  Destination:            sorted_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.068ns (9.380%)  route 0.659ns (90.620%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  dest[3][3] (IN)
                         net (fo=0)                   0.000     0.000    dest[3][3]
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  sorted_reg[3][3]_i_1/O
                         net (fo=4, routed)           0.659     0.727    sorted_reg[3][3]_i_1_n_0
    SLICE_X0Y37          LDCE                                         r  sorted_reg[3][3]/D
  -------------------------------------------------------------------    -------------------





