Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 45a972ca271f46dea19542c01f3a0d23 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_SEVENSEG_behav xil_defaultlib.TB_SEVENSEG -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch of entity xil_defaultlib.sevenseg [sevenseg_default]
Compiling architecture testbench of entity xil_defaultlib.tb_sevenseg
Built simulation snapshot TB_SEVENSEG_behav
