Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Sep  7 16:35:03 2021
| Host             : MINGO-ASUS running 64-bit major release  (build 9200)
| Command          : report_power -file CortexM3_Soc_power_routed.rpt -pb CortexM3_Soc_power_summary_routed.pb -rpx CortexM3_Soc_power_routed.rpx
| Design           : CortexM3_Soc
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.789        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.630        |
| Device Static (W)        | 0.158        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 80.6         |
| Junction Temperature (C) | 29.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.080 |       38 |       --- |             --- |
| Slice Logic              |     0.081 |    80900 |       --- |             --- |
|   LUT as Logic           |     0.072 |    41689 |    133800 |           31.16 |
|   CARRY4                 |     0.005 |     2860 |     33450 |            8.55 |
|   Register               |     0.002 |    22806 |    267600 |            8.52 |
|   LUT as Distributed RAM |    <0.001 |     3018 |     46200 |            6.53 |
|   F7/F8 Muxes            |    <0.001 |      389 |    133800 |            0.29 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      364 |     46200 |            0.79 |
|   Others                 |    <0.001 |     3871 |       --- |             --- |
| Signals                  |     0.116 |    69396 |       --- |             --- |
| Block RAM                |     0.131 |      134 |       365 |           36.71 |
| MMCM                     |     0.194 |        2 |        10 |           20.00 |
| PLL                      |     0.214 |        2 |        10 |           20.00 |
| DSPs                     |     0.018 |      176 |       740 |           23.78 |
| I/O                      |     0.587 |      152 |       285 |           53.33 |
| PHASER                   |     0.210 |       26 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.789 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.522 |       0.483 |      0.039 |
| Vccaux    |       1.800 |     0.443 |       0.412 |      0.031 |
| Vcco33    |       3.300 |     0.029 |       0.024 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.239 |       0.234 |      0.005 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.011 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| camera_clk                                                                                                                                                | CAMERA_PCLK                                                                                                                                                                            |            41.7 |
| clk_167M_MMCM                                                                                                                                             | DDR/u_MMCM/inst/clk_167M_MMCM                                                                                                                                                          |             6.0 |
| clk_200M_MMCM                                                                                                                                             | DDR/u_MMCM/inst/clk_200M_MMCM                                                                                                                                                          |             5.0 |
| clk_50M_PLL                                                                                                                                               | SynClock.Global_CLK_PLL/inst/clk_50M                                                                                                                                                   |            20.0 |
| clk_50M_PLL                                                                                                                                               | SynClock.Global_CLK_PLL/inst/clk_50M_PLL                                                                                                                                               |            20.0 |
| clk_global                                                                                                                                                | CLK50M                                                                                                                                                                                 |            20.0 |
| clk_pll_i                                                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            12.0 |
| clkfbout_MMCM                                                                                                                                             | DDR/u_MMCM/inst/clkfbout_MMCM                                                                                                                                                          |            20.0 |
| clkfbout_PLL                                                                                                                                              | SynClock.Global_CLK_PLL/inst/clkfbout_PLL                                                                                                                                              |            20.0 |
| freq_refclk                                                                                                                                               | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_2                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_3                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.0 |
| mem_refclk                                                                                                                                                | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.0 |
| oserdes_clk                                                                                                                                               | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.0 |
| oserdes_clk_1                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.0 |
| oserdes_clk_2                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.0 |
| oserdes_clk_3                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.0 |
| oserdes_clk_4                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.0 |
| oserdes_clk_5                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.0 |
| oserdes_clk_6                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.0 |
| oserdes_clkdiv                                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_1                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_2                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_4                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            12.0 |
| oserdes_clkdiv_5                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            12.0 |
| oserdes_clkdiv_6                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            12.0 |
| pll_clk3_out                                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            12.0 |
| pll_clkfbout                                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             6.0 |
| sync_pulse                                                                                                                                                | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            48.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| CortexM3_Soc              |     1.630 |
|   ACC                     |     0.213 |
|     conv_pool             |     0.181 |
|       b_rom               |     0.002 |
|       feature_map_buff_0  |     0.001 |
|       mac_0               |     0.002 |
|       mac_1               |     0.002 |
|       mac_10              |     0.002 |
|       mac_11              |     0.002 |
|       mac_12              |     0.002 |
|       mac_13              |     0.002 |
|       mac_14              |     0.003 |
|       mac_15              |     0.002 |
|       mac_16              |     0.002 |
|       mac_17              |     0.002 |
|       mac_18              |     0.002 |
|       mac_19              |     0.002 |
|       mac_2               |     0.002 |
|       mac_20              |     0.002 |
|       mac_21              |     0.002 |
|       mac_22              |     0.002 |
|       mac_23              |     0.002 |
|       mac_24              |     0.002 |
|       mac_25              |     0.002 |
|       mac_26              |     0.002 |
|       mac_27              |     0.002 |
|       mac_28              |     0.002 |
|       mac_29              |     0.002 |
|       mac_3               |     0.002 |
|       mac_30              |     0.002 |
|       mac_31              |     0.002 |
|       mac_32              |     0.002 |
|       mac_33              |     0.002 |
|       mac_34              |     0.002 |
|       mac_35              |     0.002 |
|       mac_36              |     0.002 |
|       mac_37              |     0.002 |
|       mac_38              |     0.002 |
|       mac_39              |     0.002 |
|       mac_4               |     0.002 |
|       mac_40              |     0.002 |
|       mac_41              |     0.002 |
|       mac_42              |     0.002 |
|       mac_43              |     0.002 |
|       mac_44              |     0.002 |
|       mac_45              |     0.002 |
|       mac_46              |     0.002 |
|       mac_47              |     0.002 |
|       mac_48              |     0.002 |
|       mac_49              |     0.002 |
|       mac_5               |     0.002 |
|       mac_50              |     0.002 |
|       mac_51              |     0.002 |
|       mac_52              |     0.002 |
|       mac_53              |     0.002 |
|       mac_54              |     0.002 |
|       mac_55              |     0.002 |
|       mac_56              |     0.002 |
|       mac_57              |     0.002 |
|       mac_58              |     0.002 |
|       mac_59              |     0.002 |
|       mac_6               |     0.002 |
|       mac_60              |     0.002 |
|       mac_61              |     0.002 |
|       mac_62              |     0.002 |
|       mac_63              |     0.002 |
|       mac_7               |     0.002 |
|       mac_8               |     0.002 |
|       mac_9               |     0.002 |
|       pool_13             |     0.001 |
|     nms                   |     0.029 |
|       exponent            |     0.017 |
|       main_buff           |     0.001 |
|   AHBMTXL1                |     0.003 |
|   CAMEARA                 |     0.029 |
|     DuRAM                 |     0.029 |
|   CortexM3_Core           |     0.075 |
|   DDR                     |     1.088 |
|     u_FIFO                |     0.009 |
|       U0                  |     0.009 |
|     u_MIG                 |     0.971 |
|       u_MIG_mig           |     0.971 |
|     u_MMCM                |     0.107 |
|       inst                |     0.107 |
|   DTCM                    |     0.015 |
|   GPIO                    |     0.003 |
|   IMG_Resizer             |     0.002 |
|   ITCM                    |     0.015 |
|   SynClock.Global_CLK_PLL |     0.098 |
|     inst                  |     0.098 |
|   SynIOBuf.SWIOBUF        |     0.001 |
|   TIMER                   |     0.005 |
+---------------------------+-----------+


