# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab2/lab2b {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:41 on Apr 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/ram32x4.v 
# -- Compiling module ram32x4
# -- Compiling module ram32x4_testbench
# 
# Top level modules:
# 	ram32x4_testbench
# End time: 05:26:41 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab2/lab2b {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:41 on Apr 23,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(83): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(86): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(88): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(89): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 05:26:41 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab2/lab2b {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/display_data2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:41 on Apr 23,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/display_data2.sv 
# -- Compiling module display_data2
# -- Compiling module display_data2_testbench
# 
# Top level modules:
# 	display_data2_testbench
# End time: 05:26:41 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab2/lab2b {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/addr2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:41 on Apr 23,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/addr2.sv 
# -- Compiling module addr2
# -- Compiling module addr2_testbench
# 
# Top level modules:
# 	addr2_testbench
# End time: 05:26:41 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab2/lab2b {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:42 on Apr 23,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 05:26:42 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver 
# Start time: 05:26:57 on Apr 23,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.display_data2
# Loading work.addr2
# Loading work.counter
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
run -all
# ** Note: $stop    : C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv(94)
#    Time: 950 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab2/lab2b/DE1_SoC.sv line 94
# End time: 05:28:46 on Apr 23,2021, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
