TimeQuest Timing Analyzer report for jop
Sun Jun 08 10:59:37 2014
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'pll_inst|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'pll_inst|altpll_component|pll|clk[0]'
 13. Slow Model Recovery: 'pll_inst|altpll_component|pll|clk[1]'
 14. Slow Model Recovery: 'pll_inst|altpll_component|pll|clk[0]'
 15. Slow Model Removal: 'pll_inst|altpll_component|pll|clk[0]'
 16. Slow Model Removal: 'pll_inst|altpll_component|pll|clk[1]'
 17. Slow Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'pll_inst|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'pll_inst|altpll_component|pll|clk[0]'
 35. Fast Model Recovery: 'pll_inst|altpll_component|pll|clk[1]'
 36. Fast Model Recovery: 'pll_inst|altpll_component|pll|clk[0]'
 37. Fast Model Removal: 'pll_inst|altpll_component|pll|clk[0]'
 38. Fast Model Removal: 'pll_inst|altpll_component|pll|clk[1]'
 39. Fast Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[0]'
 40. Fast Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[1]'
 41. Fast Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Recovery Transfers
 58. Removal Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; jop                                                              ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C70F896C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  50.0%      ;
;     3-4 processors         ;  25.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                          ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------+------------------------------------------+
; clk                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                        ; { clk }                                  ;
; pll_inst|altpll_component|pll|clk[0] ; Generated ; 16.666 ; 60.0 MHz  ; 0.000 ; 8.333  ; 50.00      ; 5         ; 6           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|pll|inclk[0] ; { pll_inst|altpll_component|pll|clk[0] } ;
; pll_inst|altpll_component|pll|clk[1] ; Generated ; 16.666 ; 60.0 MHz  ; 4.999 ; 13.332 ; 50.00      ; 5         ; 6           ; 108.0 ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|pll|inclk[0] ; { pll_inst|altpll_component|pll|clk[1] } ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 70.96 MHz ; 70.96 MHz       ; pll_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 2.573 ; 0.000         ;
+--------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow Model Recovery Summary                                   ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[1] ; 1.961  ; 0.000         ;
; pll_inst|altpll_component|pll|clk[0] ; 13.628 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Removal Summary                                    ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 2.779  ; 0.000         ;
; pll_inst|altpll_component|pll|clk[1] ; 14.474 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.206  ; 0.000         ;
; pll_inst|altpll_component|pll|clk[1] ; 7.333  ; 0.000         ;
; clk                                  ; 10.000 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.573 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.050     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.584 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 14.039     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.666 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.941     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.677 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a11~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.024     ; 13.930     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.796 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.827     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.807 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a27~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg8 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.008     ; 13.816     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.810 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.791     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg4  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg5  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg6  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg7  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg8  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg9  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg10 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.829 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a26~portb_address_reg11 ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.022     ; 13.780     ;
; 2.850 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg0  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.751     ;
; 2.850 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg1  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.751     ;
; 2.850 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg2  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.751     ;
; 2.850 ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a15~portb_address_reg3  ; jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated|ram_block1a7~porta_address_reg9 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.030     ; 13.751     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.391 ; res_cnt[1]                                           ; res_cnt[1]                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; res_cnt[2]                                           ; res_cnt[2]                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; res_cnt[0]                                           ; res_cnt[0]                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.cp0                      ; jopcpu:cpu|mem_sc:mem|state.cp0                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.cp3                      ; jopcpu:cpu|mem_sc:mem|state.cp3                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.gf0                      ; jopcpu:cpu|mem_sc:mem|state.gf0                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|cp_stopbit                     ; jopcpu:cpu|mem_sc:mem|cp_stopbit                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.gs1                      ; jopcpu:cpu|mem_sc:mem|state.gs1                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.iald2                    ; jopcpu:cpu|mem_sc:mem|state.iald2                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.cp4                      ; jopcpu:cpu|mem_sc:mem|state.cp4                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.iasrb                    ; jopcpu:cpu|mem_sc:mem|state.iasrb                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.iasst                    ; jopcpu:cpu|mem_sc:mem|state.iasst                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.ps1                      ; jopcpu:cpu|mem_sc:mem|state.ps1                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|galscomp:gals|ctrlreg           ; jopcpu:cpu|core:core|galscomp:gals|ctrlreg           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.cp2                      ; jopcpu:cpu|mem_sc:mem|state.cp2                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.bc_cc                    ; jopcpu:cpu|mem_sc:mem|state.bc_cc                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|mcache:mc|rdy                  ; jopcpu:cpu|mem_sc:mem|mcache:mc|rdy                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|stack:stk|sp[0]                 ; jopcpu:cpu|core:core|stack:stk|sp[0]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.gf2                      ; jopcpu:cpu|mem_sc:mem|state.gf2                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|was_a_stidx                    ; jopcpu:cpu|mem_sc:mem|was_a_stidx                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|was_a_store                    ; jopcpu:cpu|mem_sc:mem|was_a_store                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|dec_len                        ; jopcpu:cpu|mem_sc:mem|dec_len                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.bc_r1                    ; jopcpu:cpu|mem_sc:mem|state.bc_r1                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.iasrd                    ; jopcpu:cpu|mem_sc:mem|state.iasrd                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.pf1                      ; jopcpu:cpu|mem_sc:mem|state.pf1                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.pf0                      ; jopcpu:cpu|mem_sc:mem|state.pf0                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|bcfetch:bcf|int_pend            ; jopcpu:cpu|core:core|bcfetch:bcf|int_pend            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|bcfetch:bcf|exc_pend            ; jopcpu:cpu|core:core|bcfetch:bcf|exc_pend            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.excw                     ; jopcpu:cpu|mem_sc:mem|state.excw                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|is_pipelined                              ; jopcpu:cpu|is_pipelined                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.bc_w                     ; jopcpu:cpu|mem_sc:mem|state.bc_w                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|bc_wr_ena                      ; jopcpu:cpu|mem_sc:mem|bc_wr_ena                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.iald4                    ; jopcpu:cpu|mem_sc:mem|state.iald4                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.gf3                      ; jopcpu:cpu|mem_sc:mem|state.gf3                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.pf2                      ; jopcpu:cpu|mem_sc:mem|state.pf2                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.iaswb                    ; jopcpu:cpu|mem_sc:mem|state.iaswb                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.gf1                      ; jopcpu:cpu|mem_sc:mem|state.gf1                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.bc_wl                    ; jopcpu:cpu|mem_sc:mem|state.bc_wl                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.rd1                      ; jopcpu:cpu|mem_sc:mem|state.rd1                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.wr1                      ; jopcpu:cpu|mem_sc:mem|state.wr1                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|putref_reg                     ; jopcpu:cpu|mem_sc:mem|putref_reg                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|galscomp:gals|T[0]              ; jopcpu:cpu|core:core|galscomp:gals|T[0]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|lock_reqest                       ; scio:io|sc_sys:sys|lock_reqest                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|dly_block                         ; scio:io|sc_sys:sys|dly_block                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|state.last                     ; jopcpu:cpu|mem_sc:mem|state.last                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sc_mem_if:scm|wait_state[0]                          ; sc_mem_if:scm|wait_state[0]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sc_mem_if:scm|wait_state[1]                          ; sc_mem_if:scm|wait_state[1]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sc_mem_if:scm|wait_state[2]                          ; sc_mem_if:scm|wait_state[2]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sc_mem_if:scm|state.idl                              ; sc_mem_if:scm|state.idl                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|mem_sc:mem|null_pointer                   ; jopcpu:cpu|mem_sc:mem|null_pointer                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sc_mem_if:scm|state.rd2                              ; sc_mem_if:scm|state.rd2                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|intstate:\gen_int:2:cis|flag      ; scio:io|sc_sys:sys|intstate:\gen_int:2:cis|flag      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|stack:stk|sp_ov                 ; jopcpu:cpu|core:core|stack:stk|sp_ov                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|rd_data[1]                        ; scio:io|sc_sys:sys|rd_data[1]                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|rd_data[0]                        ; scio:io|sc_sys:sys|rd_data[0]                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:0:f1|f      ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:0:f1|f      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|f      ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|f      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sc_mem_if:scm|state.wr2                              ; sc_mem_if:scm|state.wr2                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|rf_wr                             ; scio:io|sc_uart:ua|rf_wr                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|clock_cnt[0]                      ; scio:io|sc_sys:sys|clock_cnt[0]                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|bcfetch:bcf|zfreg               ; jopcpu:cpu|core:core|bcfetch:bcf|zfreg               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1|f      ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1|f      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|parity_error                      ; scio:io|sc_uart:ua|parity_error                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|uart_rx_state.s1                  ; scio:io|sc_uart:ua|uart_rx_state.s1                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|rx_clk                            ; scio:io|sc_uart:ua|rx_clk                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|\process_3:i[0]                   ; scio:io|sc_uart:ua|\process_3:i[0]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|us_cnt[0]                         ; scio:io|sc_sys:sys|us_cnt[0]                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|\process_3:i[3]                   ; scio:io|sc_uart:ua|\process_3:i[3]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|\process_3:i[1]                   ; scio:io|sc_uart:ua|\process_3:i[1]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|\process_3:i[2]                   ; scio:io|sc_uart:ua|\process_3:i[2]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|uart_rx_state.s0                  ; scio:io|sc_uart:ua|uart_rx_state.s0                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|rx_clk_ena                        ; scio:io|sc_uart:ua|rx_clk_ena                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:1:f1|f      ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:1:f1|f      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clkrx[2]                          ; scio:io|sc_uart:ua|clkrx[2]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clkrx[1]                          ; scio:io|sc_uart:ua|clkrx[1]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clkrx[0]                          ; scio:io|sc_uart:ua|clkrx[0]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clk16[0]                          ; scio:io|sc_uart:ua|clk16[0]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|tf_rd                             ; scio:io|sc_uart:ua|tf_rd                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|uart_tx_state                     ; scio:io|sc_uart:ua|uart_tx_state                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|i[1]                              ; scio:io|sc_uart:ua|i[1]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|i[2]                              ; scio:io|sc_uart:ua|i[2]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|i[0]                              ; scio:io|sc_uart:ua|i[0]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clktx[3]                          ; scio:io|sc_uart:ua|clktx[3]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clktx[1]                          ; scio:io|sc_uart:ua|clktx[1]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clktx[2]                          ; scio:io|sc_uart:ua|clktx[2]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_uart:ua|clktx[0]                          ; scio:io|sc_uart:ua|clktx[0]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; jopcpu:cpu|core:core|galscomp:gals|eot               ; jopcpu:cpu|core:core|galscomp:gals|eot               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; scio:io|sc_sys:sys|wd                                ; scio:io|sc_sys:sys|wd                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|buf[1] ; scio:io|sc_uart:ua|rd_data[1]                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|buf[3] ; scio:io|sc_uart:ua|rd_data[3]                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; jopcpu:cpu|mem_sc:mem|value[1]                       ; scio:io|sc_sys:sys|dly_timeout[1]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; jopcpu:cpu|mem_sc:mem|value[16]                      ; scio:io|sc_sys:sys|dly_timeout[16]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; jopcpu:cpu|mul:ml|b[11]                              ; jopcpu:cpu|mul:ml|b[9]                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; jopcpu:cpu|mul:ml|b[27]                              ; jopcpu:cpu|mul:ml|b[25]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; jopcpu:cpu|core:core|stack:stk|opddly[13]            ; jopcpu:cpu|core:core|stack:stk|immval[13]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; scio:io|sc_uart:ua|ncts_buf[0]                       ; scio:io|sc_uart:ua|ncts_buf[1]                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1|buf[2] ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:1:f1|buf[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; jopcpu:cpu|mul:ml|b[4]                               ; jopcpu:cpu|mul:ml|b[2]                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; jopcpu:cpu|mul:ml|b[7]                               ; jopcpu:cpu|mul:ml|b[5]                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[9]             ; jopcpu:cpu|mem_sc:mem|index[9]                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll_inst|altpll_component|pll|clk[1]'                                                                                                              ;
+-------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.961 ; int_res   ; sc_mem_if:scm|ram_din_reg[7]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.043     ; 3.031      ;
; 1.961 ; int_res   ; sc_mem_if:scm|ram_din_reg[5]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.043     ; 3.031      ;
; 1.961 ; int_res   ; sc_mem_if:scm|ram_din_reg[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.043     ; 3.031      ;
; 1.961 ; int_res   ; sc_mem_if:scm|ram_din_reg[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.043     ; 3.031      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[22] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[21] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[25] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[17] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 2.981      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[20] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[27] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[11] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[29] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 2.981      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[31] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 2.981      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[23] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 2.981      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[26] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[10] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.088     ; 2.985      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.065     ; 3.008      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[16] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
; 1.962 ; int_res   ; sc_mem_if:scm|ram_din_reg[18] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.072     ; 3.001      ;
+-------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                  ;
+--------+-----------+--------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.rdf       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.rd        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.rdc       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_amux         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.089     ; 2.985      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.iaload    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state_rd                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.cp0                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[6]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|ena_b            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.069     ; 3.005      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[22]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.wr        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|immval[7]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.059     ; 3.015      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.copy      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[21]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_bmux         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[5]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[21]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.iast0                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[20]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.getfield  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.gf0                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.gs1                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[22]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.040     ; 3.034      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|ctrlopd[7]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.069     ; 3.005      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[3]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.069     ; 3.005      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[2]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.092     ; 2.982      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jpc[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|immval[6]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.059     ; 3.015      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vpadd[6]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.073     ; 3.001      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|ar[6]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.092     ; 2.982      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vpadd[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.073     ; 3.001      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|ar[7]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.092     ; 2.982      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[0]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_mmux         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.069     ; 3.005      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[0]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.064     ; 3.010      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[8]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[9]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[10]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[11]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[12]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[13]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[14]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[16]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[16]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[17]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[18]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 3.009      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[3]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[7]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.062     ; 3.012      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.getstatic ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.putstatic ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.ps1                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[22]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.062     ; 3.012      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[7]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.086     ; 2.988      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vp0[7]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.092     ; 2.982      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_shf[1]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.069     ; 3.005      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[0]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[2]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[4]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[6]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[8]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[10]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[21]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.040     ; 3.034      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.iastore   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.bc_cc                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|opddly[6]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.059     ; 3.015      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vp1[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.082     ; 2.992      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vp0[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.082     ; 2.992      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[0]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[1]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[2]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[3]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.067     ; 3.007      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[4]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[5]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.067     ; 3.007      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[6]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 3.006      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[2]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.084     ; 2.990      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.addr_wr   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.bc_rd     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.052     ; 3.022      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|was_a_stidx                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 3.017      ;
; 13.628 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[7]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.043     ; 3.031      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[1]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.070     ; 3.004      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[25]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 3.009      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[26]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 3.009      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[27]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[28]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[29]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 3.011      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.iald1                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.050     ; 3.024      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|was_a_store                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.050     ; 3.024      ;
; 13.628 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.pf0                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegZ[7]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.102     ; 2.972      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_shf[0]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.069     ; 3.005      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_log[0]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.089     ; 2.985      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_log[1]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.089     ; 2.985      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[1]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[3]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[5]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|brdly[9]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.041     ; 3.033      ;
; 13.628 ; int_res   ; jopcpu:cpu|exr[21]                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
; 13.628 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[20]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.040     ; 3.034      ;
; 13.628 ; int_res   ; sc_mem_if:scm|cnt[1]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 3.013      ;
+--------+-----------+--------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                   ;
+-------+-----------+---------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.779 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegZ[4]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.087     ; 2.958      ;
; 2.806 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jpc[8]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.030      ;
; 2.806 ; int_res   ; jopcpu:cpu|exr[14]                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.030      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][13]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][12]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][11]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][10]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][15]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][14]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][9]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[29][8]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[1][15]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[1][14]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.032      ;
; 2.806 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|ctrl_mem_addr[8] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.030      ;
; 2.807 ; int_res   ; sc_mem_if:scm|ram_addr[7]                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.034     ; 3.039      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[7]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.074     ; 2.999      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|ena_a             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.069     ; 3.004      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[7]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[7]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[7]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.045      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[22]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.055     ; 3.018      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[22]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.042      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[22]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.060     ; 3.013      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[6]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[6]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.059     ; 3.014      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[6]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.045      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state_wr                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[22]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.046      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[22]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[7]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.068     ; 3.005      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_sub           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.078     ; 2.995      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[21]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.042      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.cpstop                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.060     ; 3.013      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[21]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.060     ; 3.013      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[7]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[5]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[5]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.081     ; 2.992      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[5]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.045      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[21]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.046      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[21]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_lmux[0]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.100     ; 2.973      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_lmux[1]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.084     ; 2.989      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_lmux[2]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.100     ; 2.973      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|opddly[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 3.008      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[20]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.042      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[20]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.055     ; 3.018      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.cp3                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.067     ; 3.006      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[20]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.060     ; 3.013      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[6]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[4]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.081     ; 2.992      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[4]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[4]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.059     ; 3.014      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[7]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.056     ; 3.017      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[6]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.056     ; 3.017      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[4]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.045      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[20]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.046      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[20]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[1]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 3.043      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[0]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 3.043      ;
; 2.807 ; int_res   ; jopcpu:cpu|exr[7]                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[19]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.055     ; 3.018      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[19]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.042      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[19]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.060     ; 3.013      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[5]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.idl                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.020      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[6]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.068     ; 3.005      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[3]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.044      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[3]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.081     ; 2.992      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[8]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[9]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[10]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[11]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[12]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 3.008      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[13]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[14]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.059     ; 3.014      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[15]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.074     ; 2.999      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[15]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[17]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.076     ; 2.997      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|a[18]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.055     ; 3.018      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[19]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 3.016      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.putfield   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 3.022      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[3]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.061     ; 3.012      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.iald2                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.pf3                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.067     ; 3.006      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.pf4                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.cp4                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.063     ; 3.010      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.iasrb                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.067     ; 3.006      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.iasst                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.067     ; 3.006      ;
; 2.807 ; int_res   ; jopcpu:cpu|exr[22]                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|offset_reg[19]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.046      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[19]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.060     ; 3.013      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[7]     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.068     ; 3.005      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.038      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|ctrlreg        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 3.043      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|jpdly[1]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|jpdly[3]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|jpdly[5]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|jpdly[7]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|core:core|fetch:fch|jpdly[9]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.037      ;
; 2.807 ; int_res   ; jopcpu:cpu|mem_sc:mem|base_reg[18]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.042      ;
+-------+-----------+---------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll_inst|altpll_component|pll|clk[1]'                                                                                                                ;
+--------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[22] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[21] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[25] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[17] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 2.981      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[20] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[27] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[11] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[29] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 2.981      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[31] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 2.981      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[23] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 2.981      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[26] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[10] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.088     ; 2.985      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.065     ; 3.008      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[16] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.474 ; int_res   ; sc_mem_if:scm|ram_din_reg[18] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.072     ; 3.001      ;
; 14.475 ; int_res   ; sc_mem_if:scm|ram_din_reg[7]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.043     ; 3.031      ;
; 14.475 ; int_res   ; sc_mem_if:scm|ram_din_reg[5]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.043     ; 3.031      ;
; 14.475 ; int_res   ; sc_mem_if:scm|ram_din_reg[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.043     ; 3.031      ;
; 14.475 ; int_res   ; sc_mem_if:scm|ram_din_reg[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.043     ; 3.031      ;
+--------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg5  ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[1]'                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[0]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[0]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[10]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[10]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[11]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[11]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[12]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[12]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[13]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[13]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[14]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[14]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[15]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[15]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[16]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[16]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[17]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[17]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[18]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[18]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[19]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[19]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[1]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[1]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[20]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[20]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[21]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[21]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[22]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[22]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[23]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[23]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[24]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[24]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[25]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[25]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[26]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[26]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[27]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[27]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[28]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[28]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[29]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[29]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[2]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[2]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[30]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[30]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[31]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[31]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[3]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[3]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[4]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[4]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[5]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[5]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[6]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[6]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[7]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[7]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[8]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[8]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[9]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[9]                     ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[0]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[0]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[10]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[10]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[11]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[11]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[12]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[12]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[13]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[13]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[14]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[14]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[15]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[15]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[16]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[16]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[17]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[17]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[18]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[18]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[19]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[19]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[1]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[1]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[20]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[20]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[21]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[21]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[22]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[22]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[23]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[23]|clk                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; iSW[*]       ; clk        ; 9.620 ; 9.620 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[0]      ; clk        ; 9.028 ; 9.028 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[1]      ; clk        ; 9.381 ; 9.381 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[2]      ; clk        ; 9.360 ; 9.360 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[3]      ; clk        ; 8.791 ; 8.791 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[4]      ; clk        ; 9.428 ; 9.428 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[5]      ; clk        ; 9.296 ; 9.296 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[6]      ; clk        ; 9.371 ; 9.371 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[7]      ; clk        ; 9.280 ; 9.280 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[8]      ; clk        ; 9.620 ; 9.620 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[9]      ; clk        ; 9.383 ; 9.383 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[10]     ; clk        ; 8.593 ; 8.593 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[11]     ; clk        ; 8.920 ; 8.920 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[12]     ; clk        ; 8.381 ; 8.381 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[13]     ; clk        ; 8.522 ; 8.522 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[14]     ; clk        ; 8.579 ; 8.579 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[15]     ; clk        ; 8.206 ; 8.206 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_rxd      ; clk        ; 7.498 ; 7.498 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; clk        ; 2.403 ; 2.403 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; clk        ; 1.836 ; 1.836 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; clk        ; 1.807 ; 1.807 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; clk        ; 1.853 ; 1.853 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; clk        ; 2.194 ; 2.194 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; clk        ; 1.879 ; 1.879 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; clk        ; 2.146 ; 2.146 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; clk        ; 1.683 ; 1.683 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; clk        ; 1.659 ; 1.659 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; clk        ; 1.690 ; 1.690 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; clk        ; 1.521 ; 1.521 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; clk        ; 1.612 ; 1.612 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; clk        ; 1.719 ; 1.719 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; clk        ; 1.726 ; 1.726 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; clk        ; 1.716 ; 1.716 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; clk        ; 1.774 ; 1.774 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; clk        ; 1.751 ; 1.751 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[16] ; clk        ; 1.711 ; 1.711 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[17] ; clk        ; 1.863 ; 1.863 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[18] ; clk        ; 2.139 ; 2.139 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[19] ; clk        ; 1.740 ; 1.740 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[20] ; clk        ; 2.137 ; 2.137 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[21] ; clk        ; 1.943 ; 1.943 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[22] ; clk        ; 1.860 ; 1.860 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[23] ; clk        ; 1.234 ; 1.234 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[24] ; clk        ; 1.625 ; 1.625 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[25] ; clk        ; 1.344 ; 1.344 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[26] ; clk        ; 1.437 ; 1.437 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[27] ; clk        ; 1.480 ; 1.480 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[28] ; clk        ; 1.690 ; 1.690 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[29] ; clk        ; 2.309 ; 2.309 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[30] ; clk        ; 2.403 ; 2.403 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[31] ; clk        ; 2.308 ; 2.308 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; iSW[*]       ; clk        ; -7.976 ; -7.976 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[0]      ; clk        ; -8.798 ; -8.798 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[1]      ; clk        ; -9.151 ; -9.151 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[2]      ; clk        ; -9.130 ; -9.130 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[3]      ; clk        ; -8.561 ; -8.561 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[4]      ; clk        ; -9.198 ; -9.198 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[5]      ; clk        ; -9.066 ; -9.066 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[6]      ; clk        ; -9.141 ; -9.141 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[7]      ; clk        ; -9.050 ; -9.050 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[8]      ; clk        ; -9.390 ; -9.390 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[9]      ; clk        ; -9.153 ; -9.153 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[10]     ; clk        ; -8.363 ; -8.363 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[11]     ; clk        ; -8.690 ; -8.690 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[12]     ; clk        ; -8.151 ; -8.151 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[13]     ; clk        ; -8.292 ; -8.292 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[14]     ; clk        ; -8.349 ; -8.349 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[15]     ; clk        ; -7.976 ; -7.976 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_rxd      ; clk        ; -7.268 ; -7.268 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; clk        ; -1.004 ; -1.004 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; clk        ; -1.606 ; -1.606 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; clk        ; -1.577 ; -1.577 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; clk        ; -1.623 ; -1.623 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; clk        ; -1.964 ; -1.964 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; clk        ; -1.649 ; -1.649 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; clk        ; -1.916 ; -1.916 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; clk        ; -1.453 ; -1.453 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; clk        ; -1.429 ; -1.429 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; clk        ; -1.460 ; -1.460 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; clk        ; -1.291 ; -1.291 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; clk        ; -1.382 ; -1.382 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; clk        ; -1.489 ; -1.489 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; clk        ; -1.496 ; -1.496 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; clk        ; -1.486 ; -1.486 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; clk        ; -1.544 ; -1.544 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; clk        ; -1.521 ; -1.521 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[16] ; clk        ; -1.481 ; -1.481 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[17] ; clk        ; -1.633 ; -1.633 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[18] ; clk        ; -1.909 ; -1.909 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[19] ; clk        ; -1.510 ; -1.510 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[20] ; clk        ; -1.907 ; -1.907 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[21] ; clk        ; -1.713 ; -1.713 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[22] ; clk        ; -1.630 ; -1.630 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[23] ; clk        ; -1.004 ; -1.004 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[24] ; clk        ; -1.395 ; -1.395 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[25] ; clk        ; -1.114 ; -1.114 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[26] ; clk        ; -1.207 ; -1.207 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[27] ; clk        ; -1.250 ; -1.250 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[28] ; clk        ; -1.460 ; -1.460 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[29] ; clk        ; -2.079 ; -2.079 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[30] ; clk        ; -2.173 ; -2.173 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[31] ; clk        ; -2.078 ; -2.078 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 7.098 ; 7.098 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 5.773 ; 5.773 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 6.221 ; 6.221 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 5.699 ; 5.699 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 5.986 ; 5.986 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 5.570 ; 5.570 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 5.796 ; 5.796 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 5.658 ; 5.658 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.257 ; 5.257 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.727 ; 5.727 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.685 ; 5.685 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.433 ; 5.433 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.231 ; 5.231 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.704 ; 5.704 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.962 ; 5.962 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.969 ; 5.969 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 5.714 ; 5.714 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.013 ; 6.013 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.197 ; 6.197 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.142 ; 6.142 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 5.497 ; 5.497 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 5.819 ; 5.819 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.103 ; 6.103 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 4.959 ; 4.959 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.178 ; 5.178 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 5.468 ; 5.468 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 5.244 ; 5.244 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 5.500 ; 5.500 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 5.494 ; 5.494 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.191 ; 6.191 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.098 ; 7.098 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 6.807 ; 6.807 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 6.773 ; 6.773 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; iUART_RTS    ; clk        ; 7.521 ; 7.521 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]     ; clk        ; 9.281 ; 9.281 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[0]    ; clk        ; 5.987 ; 5.987 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[1]    ; clk        ; 6.208 ; 6.208 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[2]    ; clk        ; 5.881 ; 5.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[3]    ; clk        ; 6.038 ; 6.038 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[4]    ; clk        ; 6.990 ; 6.990 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[5]    ; clk        ; 9.281 ; 9.281 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[6]    ; clk        ; 6.204 ; 6.204 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[7]    ; clk        ; 6.858 ; 6.858 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[8]    ; clk        ; 9.137 ; 9.137 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[9]    ; clk        ; 7.358 ; 7.358 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[10]   ; clk        ; 6.881 ; 6.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[11]   ; clk        ; 6.432 ; 6.432 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[12]   ; clk        ; 7.304 ; 7.304 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[15]   ; clk        ; 6.683 ; 6.683 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]   ; clk        ; 5.993 ; 5.993 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]   ; clk        ; 8.260 ; 8.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_A[*]   ; clk        ; 7.615 ; 7.615 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[0]  ; clk        ; 6.293 ; 6.293 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[1]  ; clk        ; 7.615 ; 7.615 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[2]  ; clk        ; 6.138 ; 6.138 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[3]  ; clk        ; 6.822 ; 6.822 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[4]  ; clk        ; 7.218 ; 7.218 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[5]  ; clk        ; 7.504 ; 7.504 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[6]  ; clk        ; 5.409 ; 5.409 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[7]  ; clk        ; 6.038 ; 6.038 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[8]  ; clk        ; 6.013 ; 6.013 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[9]  ; clk        ; 5.760 ; 5.760 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[10] ; clk        ; 5.573 ; 5.573 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[11] ; clk        ; 5.583 ; 5.583 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[12] ; clk        ; 5.387 ; 5.387 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[13] ; clk        ; 5.260 ; 5.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[14] ; clk        ; 6.023 ; 6.023 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[15] ; clk        ; 6.960 ; 6.960 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[16] ; clk        ; 7.332 ; 7.332 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[17] ; clk        ; 6.569 ; 6.569 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[18] ; clk        ; 6.822 ; 6.822 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_ADSC_N ; clk        ; 5.278 ; 5.278 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE1_N  ; clk        ; 5.771 ; 5.771 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE2    ; clk        ; 5.771 ; 5.771 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE3_N  ; clk        ; 7.110 ; 7.110 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_OE_N   ; clk        ; 6.035 ; 6.035 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_WE_N   ; clk        ; 5.238 ; 5.238 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_txd      ; clk        ; 7.752 ; 7.752 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; wd           ; clk        ; 7.315 ; 7.315 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CLK    ; clk        ; 7.733 ;       ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; oSRAM_CLK    ; clk        ;       ; 7.733 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 4.959 ; 4.959 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 5.773 ; 5.773 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 6.221 ; 6.221 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 5.699 ; 5.699 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 5.986 ; 5.986 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 5.570 ; 5.570 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 5.796 ; 5.796 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 5.658 ; 5.658 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.257 ; 5.257 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.727 ; 5.727 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.685 ; 5.685 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.433 ; 5.433 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.231 ; 5.231 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.704 ; 5.704 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.962 ; 5.962 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.969 ; 5.969 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 5.714 ; 5.714 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.013 ; 6.013 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.197 ; 6.197 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.142 ; 6.142 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 5.497 ; 5.497 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 5.819 ; 5.819 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.103 ; 6.103 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 4.959 ; 4.959 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.178 ; 5.178 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 5.468 ; 5.468 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 5.244 ; 5.244 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 5.500 ; 5.500 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 5.494 ; 5.494 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.191 ; 6.191 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.098 ; 7.098 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 6.807 ; 6.807 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 6.773 ; 6.773 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; iUART_RTS    ; clk        ; 7.521 ; 7.521 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]     ; clk        ; 5.881 ; 5.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[0]    ; clk        ; 5.987 ; 5.987 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[1]    ; clk        ; 6.208 ; 6.208 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[2]    ; clk        ; 5.881 ; 5.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[3]    ; clk        ; 6.038 ; 6.038 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[4]    ; clk        ; 6.990 ; 6.990 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[5]    ; clk        ; 9.281 ; 9.281 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[6]    ; clk        ; 6.204 ; 6.204 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[7]    ; clk        ; 6.858 ; 6.858 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[8]    ; clk        ; 9.137 ; 9.137 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[9]    ; clk        ; 7.358 ; 7.358 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[10]   ; clk        ; 6.881 ; 6.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[11]   ; clk        ; 6.432 ; 6.432 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[12]   ; clk        ; 7.304 ; 7.304 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[15]   ; clk        ; 6.683 ; 6.683 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]   ; clk        ; 5.993 ; 5.993 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]   ; clk        ; 8.260 ; 8.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_A[*]   ; clk        ; 5.260 ; 5.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[0]  ; clk        ; 6.293 ; 6.293 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[1]  ; clk        ; 7.615 ; 7.615 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[2]  ; clk        ; 6.138 ; 6.138 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[3]  ; clk        ; 6.822 ; 6.822 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[4]  ; clk        ; 7.218 ; 7.218 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[5]  ; clk        ; 7.504 ; 7.504 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[6]  ; clk        ; 5.409 ; 5.409 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[7]  ; clk        ; 6.038 ; 6.038 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[8]  ; clk        ; 6.013 ; 6.013 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[9]  ; clk        ; 5.760 ; 5.760 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[10] ; clk        ; 5.573 ; 5.573 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[11] ; clk        ; 5.583 ; 5.583 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[12] ; clk        ; 5.387 ; 5.387 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[13] ; clk        ; 5.260 ; 5.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[14] ; clk        ; 6.023 ; 6.023 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[15] ; clk        ; 6.960 ; 6.960 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[16] ; clk        ; 7.332 ; 7.332 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[17] ; clk        ; 6.569 ; 6.569 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[18] ; clk        ; 6.822 ; 6.822 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_ADSC_N ; clk        ; 5.278 ; 5.278 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE1_N  ; clk        ; 5.771 ; 5.771 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE2    ; clk        ; 5.771 ; 5.771 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE3_N  ; clk        ; 7.110 ; 7.110 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_OE_N   ; clk        ; 6.035 ; 6.035 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_WE_N   ; clk        ; 5.238 ; 5.238 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_txd      ; clk        ; 7.752 ; 7.752 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; wd           ; clk        ; 7.315 ; 7.315 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CLK    ; clk        ; 7.733 ;       ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; oSRAM_CLK    ; clk        ;       ; 7.733 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Output Enable Times                                                                          ;
+--------------+------------+-------+------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 5.288 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 7.377 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 7.136 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 7.146 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 7.121 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 7.131 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 6.869 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 6.627 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.665 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.593 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.593 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.288 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.859 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.849 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.869 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.855 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 6.822 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.099 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.349 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.339 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 6.405 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 6.405 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.059 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 6.059 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.884 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 6.201 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 6.180 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 6.201 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 6.201 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.627 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.948 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 7.651 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 7.651 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                  ;
+--------------+------------+-------+------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 5.288 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 7.377 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 7.136 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 7.146 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 7.121 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 7.131 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 6.869 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 6.627 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.665 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.593 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.593 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.288 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.859 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.849 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.869 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.855 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 6.822 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.099 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.349 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.339 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 6.405 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 6.405 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.059 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 6.059 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.884 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 6.201 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 6.180 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 6.201 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 6.201 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.627 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.948 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 7.651 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 7.651 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 5.288     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 7.377     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 7.136     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 7.146     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 7.121     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 7.131     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 6.869     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 6.627     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.665     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.593     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.593     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.288     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.859     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.849     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.869     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.855     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 6.822     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.099     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.349     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.339     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 6.405     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 6.405     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.059     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 6.059     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.884     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 6.201     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 6.180     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 6.201     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 6.201     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.627     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.948     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 7.651     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 7.651     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                          ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 5.288     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 7.377     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 7.136     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 7.146     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 7.121     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 7.131     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 6.869     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 6.627     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.665     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.593     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.593     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.288     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.859     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.849     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.869     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.855     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 6.822     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.099     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.349     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.339     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 6.405     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 6.405     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.059     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 6.059     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.884     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 6.201     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 6.180     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 6.201     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 6.201     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.627     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.948     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 7.651     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 7.651     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.429 ; 0.000         ;
+--------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast Model Recovery Summary                                   ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[1] ; 3.141  ; 0.000         ;
; pll_inst|altpll_component|pll|clk[0] ; 14.808 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Removal Summary                                    ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 1.710  ; 0.000         ;
; pll_inst|altpll_component|pll|clk[1] ; 13.403 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.206  ; 0.000         ;
; pll_inst|altpll_component|pll|clk[1] ; 7.333  ; 0.000         ;
; clk                                  ; 10.000 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 6.429 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg1  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.959      ;
; 6.429 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg8  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.959      ;
; 6.488 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.893      ;
; 6.520 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.868      ;
; 6.521 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.867      ;
; 6.523 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.865      ;
; 6.538 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.843      ;
; 6.550 ; jopcpu:cpu|core:core|stack:stk|b[28]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.042      ; 1.824      ;
; 6.551 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg11 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.830      ;
; 6.558 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg9  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.823      ;
; 6.578 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg15 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.810      ;
; 6.706 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg3  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.675      ;
; 6.709 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg1  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.672      ;
; 6.720 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.661      ;
; 6.741 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg6  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.640      ;
; 6.743 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg3  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.645      ;
; 6.746 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.642      ;
; 6.747 ; jopcpu:cpu|core:core|stack:stk|b[23]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg5  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.035      ; 1.620      ;
; 6.747 ; jopcpu:cpu|core:core|stack:stk|a[24]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg6  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.621      ;
; 6.751 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg17 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.637      ;
; 6.776 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg7  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.605      ;
; 6.800 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.588      ;
; 6.808 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg11 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.580      ;
; 6.808 ; jopcpu:cpu|core:core|stack:stk|b[16]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.050      ; 1.574      ;
; 6.820 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg5  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.568      ;
; 6.820 ; jopcpu:cpu|core:core|stack:stk|a[3]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.061      ; 1.573      ;
; 6.831 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg8  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.550      ;
; 6.834 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg9  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.554      ;
; 6.837 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg16 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.551      ;
; 6.845 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg14 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.543      ;
; 6.846 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg13 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.542      ;
; 6.847 ; jopcpu:cpu|core:core|stack:stk|a[19]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg15 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.043      ; 1.528      ;
; 6.856 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.525      ;
; 6.856 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg5  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.525      ;
; 6.861 ; jopcpu:cpu|core:core|stack:stk|b[1]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.050      ; 1.521      ;
; 6.866 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.515      ;
; 6.868 ; jopcpu:cpu|core:core|stack:stk|a[27]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg9  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.500      ;
; 6.876 ; jopcpu:cpu|core:core|stack:stk|b[5]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg1  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.057      ; 1.513      ;
; 6.881 ; jopcpu:cpu|core:core|stack:stk|a[29]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg11 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.487      ;
; 6.892 ; jopcpu:cpu|core:core|stack:stk|b[12]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg8  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.053      ; 1.493      ;
; 6.894 ; jopcpu:cpu|core:core|stack:stk|a[1]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.061      ; 1.499      ;
; 6.920 ; jopcpu:cpu|core:core|stack:stk|a[8]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.468      ;
; 6.924 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg6  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.464      ;
; 6.927 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg7  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.461      ;
; 6.932 ; jopcpu:cpu|core:core|decode:dec|sel_mmux                ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg13 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.049      ; 1.449      ;
; 6.935 ; jopcpu:cpu|core:core|stack:stk|a[28]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.433      ;
; 6.935 ; jopcpu:cpu|core:core|stack:stk|a[22]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.433      ;
; 6.954 ; jopcpu:cpu|core:core|stack:stk|b[22]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.042      ; 1.420      ;
; 6.977 ; jopcpu:cpu|core:core|stack:stk|a[30]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.391      ;
; 6.978 ; jopcpu:cpu|core:core|stack:stk|b[8]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.062      ; 1.416      ;
; 6.982 ; jopcpu:cpu|core:core|stack:stk|a[23]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg5  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.386      ;
; 6.985 ; jopcpu:cpu|core:core|stack:stk|b[14]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.048      ; 1.395      ;
; 6.992 ; jopcpu:cpu|core:core|stack:stk|b[19]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg15 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.045      ; 1.385      ;
; 7.016 ; jopcpu:cpu|core:core|stack:stk|b[6]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.048      ; 1.364      ;
; 7.019 ; jopcpu:cpu|core:core|stack:stk|a[2]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg1  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.061      ; 1.374      ;
; 7.036 ; jopcpu:cpu|core:core|stack:stk|b[0]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.048      ; 1.344      ;
; 7.095 ; jopcpu:cpu|core:core|stack:stk|a[26]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg8  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.273      ;
; 7.105 ; jopcpu:cpu|core:core|stack:stk|b[29]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg11 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.042      ; 1.269      ;
; 7.107 ; jopcpu:cpu|core:core|stack:stk|b[4]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg3  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.041      ; 1.266      ;
; 7.124 ; jopcpu:cpu|core:core|stack:stk|a[18]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg14 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.043      ; 1.251      ;
; 7.129 ; jopcpu:cpu|core:core|stack:stk|a[4]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg3  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.061      ; 1.264      ;
; 7.139 ; jopcpu:cpu|core:core|stack:stk|b[27]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg9  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.042      ; 1.235      ;
; 7.143 ; jopcpu:cpu|core:core|stack:stk|a[12]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg8  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.245      ;
; 7.149 ; jopcpu:cpu|core:core|stack:stk|b[3]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.050      ; 1.233      ;
; 7.169 ; jopcpu:cpu|core:core|stack:stk|a[14]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.219      ;
; 7.169 ; jopcpu:cpu|core:core|stack:stk|a[25]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg7  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.036      ; 1.199      ;
; 7.171 ; jopcpu:cpu|core:core|stack:stk|a[16]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.050      ; 1.211      ;
; 7.193 ; jopcpu:cpu|core:core|stack:stk|b[30]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.038      ; 1.177      ;
; 7.201 ; jopcpu:cpu|core:core|stack:stk|a[5]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg1  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.068      ; 1.199      ;
; 7.207 ; jopcpu:cpu|core:core|stack:stk|a[6]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.048      ; 1.173      ;
; 7.237 ; jopcpu:cpu|core:core|stack:stk|a[0]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.048      ; 1.143      ;
; 7.239 ; jopcpu:cpu|core:core|stack:stk|a[20]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg16 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.043      ; 1.136      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_we_reg       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg0  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg0 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg1 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg2 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg3 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg4 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg5 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg6 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_address_reg7 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.066      ; 1.149      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg1  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg2  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg3  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg4  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg5  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg6  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg7  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg8  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg9  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg10 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg11 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg12 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.249 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wren_dly      ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg13 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.064      ; 1.147      ;
; 7.255 ; jopcpu:cpu|core:core|stack:stk|b[7]                     ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg3  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.062      ; 1.139      ;
; 7.278 ; jopcpu:cpu|core:core|stack:stk|a[11]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg7  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.110      ;
; 7.283 ; jopcpu:cpu|core:core|stack:stk|a[13]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_datain_reg9  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.056      ; 1.105      ;
; 7.315 ; jopcpu:cpu|core:core|stack:stk|b[25]                    ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a1~portb_datain_reg7  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.044      ; 1.061      ;
; 7.319 ; jopcpu:cpu|core:core|stack:stk|ram:stkram|wraddr_dly[3] ; jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1|ram_block2a0~portb_address_reg3 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 8.333        ; 0.085      ; 1.098      ;
+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; res_cnt[1]                                           ; res_cnt[1]                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; res_cnt[2]                                           ; res_cnt[2]                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; res_cnt[0]                                           ; res_cnt[0]                                      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.cp0                      ; jopcpu:cpu|mem_sc:mem|state.cp0                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.cp3                      ; jopcpu:cpu|mem_sc:mem|state.cp3                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.gf0                      ; jopcpu:cpu|mem_sc:mem|state.gf0                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|cp_stopbit                     ; jopcpu:cpu|mem_sc:mem|cp_stopbit                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.gs1                      ; jopcpu:cpu|mem_sc:mem|state.gs1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.iald2                    ; jopcpu:cpu|mem_sc:mem|state.iald2               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.cp4                      ; jopcpu:cpu|mem_sc:mem|state.cp4                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.iasrb                    ; jopcpu:cpu|mem_sc:mem|state.iasrb               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.iasst                    ; jopcpu:cpu|mem_sc:mem|state.iasst               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.ps1                      ; jopcpu:cpu|mem_sc:mem|state.ps1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|galscomp:gals|ctrlreg           ; jopcpu:cpu|core:core|galscomp:gals|ctrlreg      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.cp2                      ; jopcpu:cpu|mem_sc:mem|state.cp2                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.bc_cc                    ; jopcpu:cpu|mem_sc:mem|state.bc_cc               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|mcache:mc|rdy                  ; jopcpu:cpu|mem_sc:mem|mcache:mc|rdy             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|stack:stk|sp[0]                 ; jopcpu:cpu|core:core|stack:stk|sp[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.gf2                      ; jopcpu:cpu|mem_sc:mem|state.gf2                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|was_a_stidx                    ; jopcpu:cpu|mem_sc:mem|was_a_stidx               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|was_a_store                    ; jopcpu:cpu|mem_sc:mem|was_a_store               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|dec_len                        ; jopcpu:cpu|mem_sc:mem|dec_len                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.bc_r1                    ; jopcpu:cpu|mem_sc:mem|state.bc_r1               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.iasrd                    ; jopcpu:cpu|mem_sc:mem|state.iasrd               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.pf1                      ; jopcpu:cpu|mem_sc:mem|state.pf1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.pf0                      ; jopcpu:cpu|mem_sc:mem|state.pf0                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|bcfetch:bcf|int_pend            ; jopcpu:cpu|core:core|bcfetch:bcf|int_pend       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|bcfetch:bcf|exc_pend            ; jopcpu:cpu|core:core|bcfetch:bcf|exc_pend       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.excw                     ; jopcpu:cpu|mem_sc:mem|state.excw                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|is_pipelined                              ; jopcpu:cpu|is_pipelined                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.bc_w                     ; jopcpu:cpu|mem_sc:mem|state.bc_w                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|bc_wr_ena                      ; jopcpu:cpu|mem_sc:mem|bc_wr_ena                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.iald4                    ; jopcpu:cpu|mem_sc:mem|state.iald4               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.gf3                      ; jopcpu:cpu|mem_sc:mem|state.gf3                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.pf2                      ; jopcpu:cpu|mem_sc:mem|state.pf2                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.iaswb                    ; jopcpu:cpu|mem_sc:mem|state.iaswb               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.gf1                      ; jopcpu:cpu|mem_sc:mem|state.gf1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.bc_wl                    ; jopcpu:cpu|mem_sc:mem|state.bc_wl               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.rd1                      ; jopcpu:cpu|mem_sc:mem|state.rd1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.wr1                      ; jopcpu:cpu|mem_sc:mem|state.wr1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|putref_reg                     ; jopcpu:cpu|mem_sc:mem|putref_reg                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|galscomp:gals|T[0]              ; jopcpu:cpu|core:core|galscomp:gals|T[0]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|lock_reqest                       ; scio:io|sc_sys:sys|lock_reqest                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|dly_block                         ; scio:io|sc_sys:sys|dly_block                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|state.last                     ; jopcpu:cpu|mem_sc:mem|state.last                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sc_mem_if:scm|wait_state[0]                          ; sc_mem_if:scm|wait_state[0]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sc_mem_if:scm|wait_state[1]                          ; sc_mem_if:scm|wait_state[1]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sc_mem_if:scm|wait_state[2]                          ; sc_mem_if:scm|wait_state[2]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sc_mem_if:scm|state.idl                              ; sc_mem_if:scm|state.idl                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|mem_sc:mem|null_pointer                   ; jopcpu:cpu|mem_sc:mem|null_pointer              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sc_mem_if:scm|state.rd2                              ; sc_mem_if:scm|state.rd2                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|intstate:\gen_int:2:cis|flag      ; scio:io|sc_sys:sys|intstate:\gen_int:2:cis|flag ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|stack:stk|sp_ov                 ; jopcpu:cpu|core:core|stack:stk|sp_ov            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|rd_data[1]                        ; scio:io|sc_sys:sys|rd_data[1]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|rd_data[0]                        ; scio:io|sc_sys:sys|rd_data[0]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:0:f1|f      ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:0:f1|f ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|f      ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|f ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sc_mem_if:scm|state.wr2                              ; sc_mem_if:scm|state.wr2                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|rf_wr                             ; scio:io|sc_uart:ua|rf_wr                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|clock_cnt[0]                      ; scio:io|sc_sys:sys|clock_cnt[0]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|bcfetch:bcf|zfreg               ; jopcpu:cpu|core:core|bcfetch:bcf|zfreg          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1|f      ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1|f ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|parity_error                      ; scio:io|sc_uart:ua|parity_error                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|uart_rx_state.s1                  ; scio:io|sc_uart:ua|uart_rx_state.s1             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|rx_clk                            ; scio:io|sc_uart:ua|rx_clk                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|\process_3:i[0]                   ; scio:io|sc_uart:ua|\process_3:i[0]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|us_cnt[0]                         ; scio:io|sc_sys:sys|us_cnt[0]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|\process_3:i[3]                   ; scio:io|sc_uart:ua|\process_3:i[3]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|\process_3:i[1]                   ; scio:io|sc_uart:ua|\process_3:i[1]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|\process_3:i[2]                   ; scio:io|sc_uart:ua|\process_3:i[2]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|uart_rx_state.s0                  ; scio:io|sc_uart:ua|uart_rx_state.s0             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|rx_clk_ena                        ; scio:io|sc_uart:ua|rx_clk_ena                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:1:f1|f      ; scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:1:f1|f ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clkrx[2]                          ; scio:io|sc_uart:ua|clkrx[2]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clkrx[1]                          ; scio:io|sc_uart:ua|clkrx[1]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clkrx[0]                          ; scio:io|sc_uart:ua|clkrx[0]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clk16[0]                          ; scio:io|sc_uart:ua|clk16[0]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|tf_rd                             ; scio:io|sc_uart:ua|tf_rd                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|uart_tx_state                     ; scio:io|sc_uart:ua|uart_tx_state                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|i[1]                              ; scio:io|sc_uart:ua|i[1]                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|i[2]                              ; scio:io|sc_uart:ua|i[2]                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|i[0]                              ; scio:io|sc_uart:ua|i[0]                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clktx[3]                          ; scio:io|sc_uart:ua|clktx[3]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clktx[1]                          ; scio:io|sc_uart:ua|clktx[1]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clktx[2]                          ; scio:io|sc_uart:ua|clktx[2]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_uart:ua|clktx[0]                          ; scio:io|sc_uart:ua|clktx[0]                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jopcpu:cpu|core:core|galscomp:gals|eot               ; jopcpu:cpu|core:core|galscomp:gals|eot          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; scio:io|sc_sys:sys|wd                                ; scio:io|sc_sys:sys|wd                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|buf[1] ; scio:io|sc_uart:ua|rd_data[1]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; jopcpu:cpu|mem_sc:mem|value[16]                      ; scio:io|sc_sys:sys|dly_timeout[16]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1|buf[3] ; scio:io|sc_uart:ua|rd_data[3]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; jopcpu:cpu|mem_sc:mem|value[1]                       ; scio:io|sc_sys:sys|dly_timeout[1]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[9]             ; jopcpu:cpu|mem_sc:mem|index[9]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; jopcpu:cpu|mul:ml|b[27]                              ; jopcpu:cpu|mul:ml|b[25]                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; jopcpu:cpu|mul:ml|b[11]                              ; jopcpu:cpu|mul:ml|b[9]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; jopcpu:cpu|core:core|stack:stk|opddly[13]            ; jopcpu:cpu|core:core|stack:stk|immval[13]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; jopcpu:cpu|mul:ml|a[5]                               ; jopcpu:cpu|mul:ml|a[7]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[10]            ; jopcpu:cpu|core:core|stack:stk|opddly[10]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; jopcpu:cpu|mul:ml|b[7]                               ; jopcpu:cpu|mul:ml|b[5]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; jopcpu:cpu|mul:ml|b[10]                              ; jopcpu:cpu|mul:ml|b[8]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
+-------+------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll_inst|altpll_component|pll|clk[1]'                                                                                                              ;
+-------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.141 ; int_res   ; sc_mem_if:scm|ram_din_reg[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.827      ;
; 3.141 ; int_res   ; sc_mem_if:scm|ram_din_reg[4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.827      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[22] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[21] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[25] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.826      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[17] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.826      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 1.797      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[20] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[27] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.826      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[11] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.826      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[29] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 1.797      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[31] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 1.797      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[23] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.092     ; 1.797      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[26] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.826      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[10] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.087     ; 1.802      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.063     ; 1.826      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[16] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.142 ; int_res   ; sc_mem_if:scm|ram_din_reg[18] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.071     ; 1.818      ;
; 3.143 ; int_res   ; sc_mem_if:scm|ram_din_reg[7]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.041     ; 1.847      ;
; 3.143 ; int_res   ; sc_mem_if:scm|ram_din_reg[5]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.041     ; 1.847      ;
; 3.143 ; int_res   ; sc_mem_if:scm|ram_din_reg[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.041     ; 1.847      ;
; 3.143 ; int_res   ; sc_mem_if:scm|ram_din_reg[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 4.999        ; -0.041     ; 1.847      ;
+-------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                 ;
+--------+-----------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_amux        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.088     ; 1.802      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[22]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[6]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 1.829      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[22]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[7]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.cpstop              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[21]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[21]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[20]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[4]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 1.829      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[20]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[2]     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[19]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[6]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|ar[6]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|ar[7]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[14]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 1.829      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[3]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.064     ; 1.826      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[19]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[7]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vp0[7]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_shf[1]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 1.822      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[18]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[5]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vp1[0]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.080     ; 1.810      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|vp0[0]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.080     ; 1.810      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[1]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[2]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[4]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|sp[6]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[18]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegZ[7]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.097     ; 1.793      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_shf[0]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.068     ; 1.822      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_log[0]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.088     ; 1.802      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_log[1]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.088     ; 1.802      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[17]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[4]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|ar[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.080     ; 1.810      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|ar[1]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[21]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[20]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[17]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegX[7]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.097     ; 1.793      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|en_tog          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.cp1                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[16]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[6]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[3]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[1]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[2]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[4]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[6]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[15]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; scio:io|sc_sys:sys|exc_type[7]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.090     ; 1.800      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|stctrl_en       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.088     ; 1.802      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[19]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[16]              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.063     ; 1.827      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[0]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[1]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[2]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[8]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[9]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[10]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[11]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegZ[13]     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.100     ; 1.790      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[15]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegX[6]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.097     ; 1.793      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[5]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[1]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[3]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[5]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jpc[13]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.067     ; 1.823      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jpc[14]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.067     ; 1.823      ;
; 14.808 ; int_res   ; scio:io|sc_sys:sys|exc_type[6]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.090     ; 1.800      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[18]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegZ[12]     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.084     ; 1.806      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|stack:stk|spm[7]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.066     ; 1.824      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|value[0]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.064     ; 1.826      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[20]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[14]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[4]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jpc[3]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.064     ; 1.826      ;
; 14.808 ; int_res   ; scio:io|sc_sys:sys|exc_type[5]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.090     ; 1.800      ;
; 14.808 ; int_res   ; jopcpu:cpu|exr[31]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.042     ; 1.848      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[30][17]     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.050     ; 1.840      ;
; 14.808 ; int_res   ; scio:io|sc_sys:sys|intstate:\gen_int:2:cis|flag ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.055     ; 1.835      ;
; 14.808 ; int_res   ; scio:io|sc_sys:sys|intstate:\gen_int:1:cis|flag ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.055     ; 1.835      ;
; 14.808 ; int_res   ; scio:io|sc_sys:sys|exc_type[4]                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.090     ; 1.800      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|pos_reg[13]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.061     ; 1.829      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[3]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[15]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[17]                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_wbmux[0]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.091     ; 1.799      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[1]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[2]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.056     ; 1.834      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[8]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.065     ; 1.825      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[9]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|mainjpc[10]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.057     ; 1.833      ;
; 14.808 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[31][3]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 16.666       ; -0.045     ; 1.845      ;
+--------+-----------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                  ;
+-------+-----------+--------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.710 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|RegZ[4]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.083     ; 1.779      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.rdf       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.rd        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.rdc       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.iaload    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.wr        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.copy      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[21]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.066     ; 1.822      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|stack:stk|b[20]             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.066     ; 1.822      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[4]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.getfield  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[1]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.859      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|sel_Tmux[0]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.859      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.getstatic ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.putstatic ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.iastore   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.addr_wr   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.bc_rd     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[7]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|state.iald1                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.838      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|was_a_store                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.838      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|br               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.859      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|jmp              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.859      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|stack:stk|immval[4]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 1.846      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[6]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.stidx     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[6]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|index[5]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[5]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|stack:stk|opddly[4]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 1.846      ;
; 1.736 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[5]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[4]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|wr_dly           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[0]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[2]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[23]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 1.846      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[24]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 1.846      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[25]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 1.846      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|dest_level_reg[6]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.838      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|addr_reg[15]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|nxt[0]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.844      ;
; 1.736 ; int_res   ; scio:io|sc_sys:sys|rd_data[4]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; scio:io|sc_sys:sys|rd_data[30]                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[3]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|galscomp:gals|T[31]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 1.846      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|decode:dec|mem_in.putref    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 1.837      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|dest_level_reg[5]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.838      ;
; 1.736 ; int_res   ; sc_mem_if:scm|sc_mem_in.rd_data[2]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|nxt[2]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.844      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|nxt[3]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.844      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|nxt[4]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.844      ;
; 1.736 ; int_res   ; scio:io|sc_sys:sys|rd_data[3]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|dest_level_reg[4]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.838      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][17]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[0][17]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[0][16]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][17]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][16]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[31][15]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.056     ; 1.832      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[31][14]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.056     ; 1.832      ;
; 1.736 ; int_res   ; scio:io|sc_sys:sys|rd_data[2]                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.847      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|nxt[1]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.844      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[8]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[12]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[13]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|core:core|bcfetch:bcf|jopd[14]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.861      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|dest_level_reg[3]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.838      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[16][16]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[16][17]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[19][16]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[19][17]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[22][16]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.064     ; 1.824      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[21][17]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.850      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[21][16]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.850      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][14]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][15]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][13]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][12]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][11]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][10]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][8]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[28][9]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.862      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[0][15]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[0][14]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[0][13]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[0][12]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 1.860      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][7]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][6]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][4]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][5]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][1]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][0]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][2]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[3][3]        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.849      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[26][11]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 1.823      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[26][10]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 1.823      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[26][14]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 1.823      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[26][15]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 1.823      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[26][8]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 1.823      ;
; 1.736 ; int_res   ; jopcpu:cpu|mem_sc:mem|mcache:mc|tag[26][9]       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.065     ; 1.823      ;
+-------+-----------+--------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll_inst|altpll_component|pll|clk[1]'                                                                                                                ;
+--------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.403 ; int_res   ; sc_mem_if:scm|ram_din_reg[7]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.041     ; 1.847      ;
; 13.403 ; int_res   ; sc_mem_if:scm|ram_din_reg[5]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.041     ; 1.847      ;
; 13.403 ; int_res   ; sc_mem_if:scm|ram_din_reg[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.041     ; 1.847      ;
; 13.403 ; int_res   ; sc_mem_if:scm|ram_din_reg[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.041     ; 1.847      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[22] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[30] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[21] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[25] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.826      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[17] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.826      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[28] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 1.797      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[20] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[27] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.826      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[11] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.826      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[29] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 1.797      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[31] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 1.797      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[23] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.092     ; 1.797      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[26] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.826      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[10] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.087     ; 1.802      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[19] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[24] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.826      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[16] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.404 ; int_res   ; sc_mem_if:scm|ram_din_reg[18] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.071     ; 1.818      ;
; 13.405 ; int_res   ; sc_mem_if:scm|ram_din_reg[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.827      ;
; 13.405 ; int_res   ; sc_mem_if:scm|ram_din_reg[4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; -11.667      ; -0.063     ; 1.827      ;
+--------+-----------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 6.206 ; 8.333        ; 2.127          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 6.206 ; 8.333        ; 2.127          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; jopcpu:cpu|core:core|bcfetch:bcf|cm:ctrl_mem|altsyncram:altsyncram_component|altsyncram_ivr1:auto_generated|ram_block1a10~portb_address_reg5  ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[1]'                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[0]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[0]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[10]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[10]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[11]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[11]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[12]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[12]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[13]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[13]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[14]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[14]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[15]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[15]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[16]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[16]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[17]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[17]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[18]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[18]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[19]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[19]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[1]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[1]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[20]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[20]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[21]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[21]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[22]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[22]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[23]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[23]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[24]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[24]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[25]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[25]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[26]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[26]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[27]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[27]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[28]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[28]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[29]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[29]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[2]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[2]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[30]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[30]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[31]                    ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[31]                    ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[3]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[3]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[4]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[4]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[5]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[5]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[6]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[6]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[7]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[7]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[8]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[8]                     ;
; 7.333 ; 8.333        ; 1.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[9]                     ;
; 7.333 ; 8.333        ; 1.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; sc_mem_if:scm|ram_din_reg[9]                     ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; pll_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[0]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[0]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[10]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[10]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[11]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[11]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[12]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[12]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[13]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[13]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[14]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[14]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[15]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[15]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[16]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[16]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[17]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[17]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[18]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[18]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[19]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[19]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[1]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[1]|clk                           ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[20]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[20]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[21]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[21]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[22]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[22]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[23]|clk                          ;
; 8.333 ; 8.333        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|pll|clk[1] ; Rise       ; scm|ram_din_reg[23]|clk                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Times                                                                                     ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; iSW[*]       ; clk        ; 5.279  ; 5.279  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[0]      ; clk        ; 4.986  ; 4.986  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[1]      ; clk        ; 5.202  ; 5.202  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[2]      ; clk        ; 5.138  ; 5.138  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[3]      ; clk        ; 4.874  ; 4.874  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[4]      ; clk        ; 5.189  ; 5.189  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[5]      ; clk        ; 5.129  ; 5.129  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[6]      ; clk        ; 5.162  ; 5.162  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[7]      ; clk        ; 5.120  ; 5.120  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[8]      ; clk        ; 5.279  ; 5.279  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[9]      ; clk        ; 5.182  ; 5.182  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[10]     ; clk        ; 4.715  ; 4.715  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[11]     ; clk        ; 4.889  ; 4.889  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[12]     ; clk        ; 4.627  ; 4.627  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[13]     ; clk        ; 4.720  ; 4.720  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[14]     ; clk        ; 4.671  ; 4.671  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[15]     ; clk        ; 4.516  ; 4.516  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_rxd      ; clk        ; 4.303  ; 4.303  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; clk        ; -0.767 ; -0.767 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; clk        ; -1.050 ; -1.050 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; clk        ; -1.071 ; -1.071 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; clk        ; -1.020 ; -1.020 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; clk        ; -0.873 ; -0.873 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; clk        ; -1.009 ; -1.009 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; clk        ; -0.913 ; -0.913 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; clk        ; -1.156 ; -1.156 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; clk        ; -1.169 ; -1.169 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; clk        ; -1.128 ; -1.128 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; clk        ; -1.211 ; -1.211 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; clk        ; -1.176 ; -1.176 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; clk        ; -1.152 ; -1.152 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; clk        ; -1.145 ; -1.145 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; clk        ; -1.144 ; -1.144 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; clk        ; -1.096 ; -1.096 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; clk        ; -1.086 ; -1.086 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[16] ; clk        ; -1.118 ; -1.118 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[17] ; clk        ; -1.021 ; -1.021 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[18] ; clk        ; -0.900 ; -0.900 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[19] ; clk        ; -1.090 ; -1.090 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[20] ; clk        ; -0.898 ; -0.898 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[21] ; clk        ; -0.995 ; -0.995 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[22] ; clk        ; -1.065 ; -1.065 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[23] ; clk        ; -1.375 ; -1.375 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[24] ; clk        ; -1.179 ; -1.179 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[25] ; clk        ; -1.314 ; -1.314 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[26] ; clk        ; -1.291 ; -1.291 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[27] ; clk        ; -1.267 ; -1.267 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[28] ; clk        ; -1.132 ; -1.132 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[29] ; clk        ; -0.789 ; -0.789 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[30] ; clk        ; -0.767 ; -0.767 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[31] ; clk        ; -0.809 ; -0.809 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; iSW[*]       ; clk        ; -4.396 ; -4.396 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[0]      ; clk        ; -4.866 ; -4.866 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[1]      ; clk        ; -5.082 ; -5.082 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[2]      ; clk        ; -5.018 ; -5.018 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[3]      ; clk        ; -4.754 ; -4.754 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[4]      ; clk        ; -5.069 ; -5.069 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[5]      ; clk        ; -5.009 ; -5.009 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[6]      ; clk        ; -5.042 ; -5.042 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[7]      ; clk        ; -5.000 ; -5.000 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[8]      ; clk        ; -5.159 ; -5.159 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[9]      ; clk        ; -5.062 ; -5.062 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[10]     ; clk        ; -4.595 ; -4.595 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[11]     ; clk        ; -4.769 ; -4.769 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[12]     ; clk        ; -4.507 ; -4.507 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[13]     ; clk        ; -4.600 ; -4.600 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[14]     ; clk        ; -4.551 ; -4.551 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[15]     ; clk        ; -4.396 ; -4.396 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_rxd      ; clk        ; -4.183 ; -4.183 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; clk        ; 1.495  ; 1.495  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; clk        ; 1.170  ; 1.170  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; clk        ; 1.191  ; 1.191  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; clk        ; 1.140  ; 1.140  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; clk        ; 0.993  ; 0.993  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; clk        ; 1.129  ; 1.129  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; clk        ; 1.033  ; 1.033  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; clk        ; 1.276  ; 1.276  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; clk        ; 1.289  ; 1.289  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; clk        ; 1.248  ; 1.248  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; clk        ; 1.331  ; 1.331  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; clk        ; 1.296  ; 1.296  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; clk        ; 1.272  ; 1.272  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; clk        ; 1.265  ; 1.265  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; clk        ; 1.264  ; 1.264  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; clk        ; 1.216  ; 1.216  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; clk        ; 1.206  ; 1.206  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[16] ; clk        ; 1.238  ; 1.238  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[17] ; clk        ; 1.141  ; 1.141  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[18] ; clk        ; 1.020  ; 1.020  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[19] ; clk        ; 1.210  ; 1.210  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[20] ; clk        ; 1.018  ; 1.018  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[21] ; clk        ; 1.115  ; 1.115  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[22] ; clk        ; 1.185  ; 1.185  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[23] ; clk        ; 1.495  ; 1.495  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[24] ; clk        ; 1.299  ; 1.299  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[25] ; clk        ; 1.434  ; 1.434  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[26] ; clk        ; 1.411  ; 1.411  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[27] ; clk        ; 1.387  ; 1.387  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[28] ; clk        ; 1.252  ; 1.252  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[29] ; clk        ; 0.909  ; 0.909  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[30] ; clk        ; 0.887  ; 0.887  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[31] ; clk        ; 0.929  ; 0.929  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 3.571 ; 3.571 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 2.996 ; 2.996 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.183 ; 3.183 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 2.990 ; 2.990 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.067 ; 3.067 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 2.927 ; 2.927 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 2.982 ; 2.982 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 2.905 ; 2.905 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.719 ; 2.719 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.943 ; 2.943 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.921 ; 2.921 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.798 ; 2.798 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 2.760 ; 2.760 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 2.930 ; 2.930 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.052 ; 3.052 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.061 ; 3.061 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.000 ; 3.000 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.091 ; 3.091 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.172 ; 3.172 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.133 ; 3.133 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 2.902 ; 2.902 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.036 ; 3.036 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.153 ; 3.153 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 2.628 ; 2.628 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 2.682 ; 2.682 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 2.828 ; 2.828 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 2.729 ; 2.729 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 2.849 ; 2.849 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 2.850 ; 2.850 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.182 ; 3.182 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 3.571 ; 3.571 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.472 ; 3.472 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.525 ; 3.525 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; iUART_RTS    ; clk        ; 3.870 ; 3.870 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]     ; clk        ; 4.868 ; 4.868 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[0]    ; clk        ; 3.202 ; 3.202 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[1]    ; clk        ; 3.312 ; 3.312 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[2]    ; clk        ; 3.168 ; 3.168 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[3]    ; clk        ; 3.258 ; 3.258 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[4]    ; clk        ; 3.692 ; 3.692 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[5]    ; clk        ; 4.868 ; 4.868 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[6]    ; clk        ; 3.332 ; 3.332 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[7]    ; clk        ; 3.640 ; 3.640 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[8]    ; clk        ; 4.721 ; 4.721 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[9]    ; clk        ; 3.735 ; 3.735 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[10]   ; clk        ; 3.552 ; 3.552 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[11]   ; clk        ; 3.417 ; 3.417 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[12]   ; clk        ; 3.690 ; 3.690 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[15]   ; clk        ; 3.391 ; 3.391 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]   ; clk        ; 3.224 ; 3.224 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]   ; clk        ; 4.201 ; 4.201 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_A[*]   ; clk        ; 3.948 ; 3.948 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[0]  ; clk        ; 3.322 ; 3.322 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[1]  ; clk        ; 3.861 ; 3.861 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[2]  ; clk        ; 3.234 ; 3.234 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[3]  ; clk        ; 3.534 ; 3.534 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[4]  ; clk        ; 3.689 ; 3.689 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[5]  ; clk        ; 3.948 ; 3.948 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[6]  ; clk        ; 2.885 ; 2.885 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[7]  ; clk        ; 3.117 ; 3.117 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[8]  ; clk        ; 3.099 ; 3.099 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[9]  ; clk        ; 2.982 ; 2.982 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[10] ; clk        ; 2.894 ; 2.894 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[11] ; clk        ; 2.907 ; 2.907 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[12] ; clk        ; 2.801 ; 2.801 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[13] ; clk        ; 2.742 ; 2.742 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[14] ; clk        ; 3.092 ; 3.092 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[15] ; clk        ; 3.568 ; 3.568 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[16] ; clk        ; 3.725 ; 3.725 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[17] ; clk        ; 3.446 ; 3.446 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[18] ; clk        ; 3.481 ; 3.481 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_ADSC_N ; clk        ; 2.758 ; 2.758 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE1_N  ; clk        ; 2.991 ; 2.991 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE2    ; clk        ; 2.991 ; 2.991 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE3_N  ; clk        ; 3.569 ; 3.569 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_OE_N   ; clk        ; 3.099 ; 3.099 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_WE_N   ; clk        ; 2.781 ; 2.781 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_txd      ; clk        ; 4.010 ; 4.010 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; wd           ; clk        ; 3.590 ; 3.590 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CLK    ; clk        ; 6.455 ;       ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; oSRAM_CLK    ; clk        ;       ; 6.455 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 2.628 ; 2.628 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 2.996 ; 2.996 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.183 ; 3.183 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 2.990 ; 2.990 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.067 ; 3.067 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 2.927 ; 2.927 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 2.982 ; 2.982 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 2.905 ; 2.905 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.719 ; 2.719 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.943 ; 2.943 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.921 ; 2.921 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.798 ; 2.798 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 2.760 ; 2.760 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 2.930 ; 2.930 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.052 ; 3.052 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.061 ; 3.061 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.000 ; 3.000 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.091 ; 3.091 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.172 ; 3.172 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.133 ; 3.133 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 2.902 ; 2.902 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.036 ; 3.036 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.153 ; 3.153 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 2.628 ; 2.628 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 2.682 ; 2.682 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 2.828 ; 2.828 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 2.729 ; 2.729 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 2.849 ; 2.849 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 2.850 ; 2.850 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.182 ; 3.182 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 3.571 ; 3.571 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.472 ; 3.472 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.525 ; 3.525 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; iUART_RTS    ; clk        ; 3.870 ; 3.870 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]     ; clk        ; 3.168 ; 3.168 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[0]    ; clk        ; 3.202 ; 3.202 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[1]    ; clk        ; 3.312 ; 3.312 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[2]    ; clk        ; 3.168 ; 3.168 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[3]    ; clk        ; 3.258 ; 3.258 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[4]    ; clk        ; 3.692 ; 3.692 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[5]    ; clk        ; 4.868 ; 4.868 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[6]    ; clk        ; 3.332 ; 3.332 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[7]    ; clk        ; 3.640 ; 3.640 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[8]    ; clk        ; 4.721 ; 4.721 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[9]    ; clk        ; 3.735 ; 3.735 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[10]   ; clk        ; 3.552 ; 3.552 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[11]   ; clk        ; 3.417 ; 3.417 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[12]   ; clk        ; 3.690 ; 3.690 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[15]   ; clk        ; 3.391 ; 3.391 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]   ; clk        ; 3.224 ; 3.224 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]   ; clk        ; 4.201 ; 4.201 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_A[*]   ; clk        ; 2.742 ; 2.742 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[0]  ; clk        ; 3.322 ; 3.322 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[1]  ; clk        ; 3.861 ; 3.861 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[2]  ; clk        ; 3.234 ; 3.234 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[3]  ; clk        ; 3.534 ; 3.534 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[4]  ; clk        ; 3.689 ; 3.689 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[5]  ; clk        ; 3.948 ; 3.948 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[6]  ; clk        ; 2.885 ; 2.885 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[7]  ; clk        ; 3.117 ; 3.117 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[8]  ; clk        ; 3.099 ; 3.099 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[9]  ; clk        ; 2.982 ; 2.982 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[10] ; clk        ; 2.894 ; 2.894 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[11] ; clk        ; 2.907 ; 2.907 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[12] ; clk        ; 2.801 ; 2.801 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[13] ; clk        ; 2.742 ; 2.742 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[14] ; clk        ; 3.092 ; 3.092 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[15] ; clk        ; 3.568 ; 3.568 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[16] ; clk        ; 3.725 ; 3.725 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[17] ; clk        ; 3.446 ; 3.446 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[18] ; clk        ; 3.481 ; 3.481 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_ADSC_N ; clk        ; 2.758 ; 2.758 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE1_N  ; clk        ; 2.991 ; 2.991 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE2    ; clk        ; 2.991 ; 2.991 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE3_N  ; clk        ; 3.569 ; 3.569 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_OE_N   ; clk        ; 3.099 ; 3.099 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_WE_N   ; clk        ; 2.781 ; 2.781 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_txd      ; clk        ; 4.010 ; 4.010 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; wd           ; clk        ; 3.590 ; 3.590 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CLK    ; clk        ; 6.455 ;       ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; oSRAM_CLK    ; clk        ;       ; 6.455 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Output Enable Times                                                                          ;
+--------------+------------+-------+------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 2.753 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 3.739 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.633 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 3.643 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.621 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 3.631 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 3.502 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 3.395 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.936 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.905 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.905 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.753 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 3.032 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 3.022 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.042 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.029 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.475 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.142 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.260 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.250 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 3.302 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.302 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.141 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 3.141 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 3.042 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 3.204 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 3.188 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 3.204 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 3.204 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.395 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 4.028 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.879 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.879 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                  ;
+--------------+------------+-------+------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 2.753 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 3.739 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.633 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 3.643 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.621 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 3.631 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 3.502 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 3.395 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.936 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.905 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.905 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.753 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 3.032 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 3.022 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.042 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.029 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.475 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.142 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.260 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.250 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 3.302 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.302 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.141 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 3.141 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 3.042 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 3.204 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 3.188 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 3.204 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 3.204 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.395 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 4.028 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.879 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.879 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 2.753     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 3.739     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.633     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 3.643     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.621     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 3.631     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 3.502     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 3.395     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.936     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.905     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.905     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.753     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 3.032     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 3.022     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.042     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.029     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.475     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.142     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.260     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.250     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 3.302     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.302     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.141     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 3.141     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 3.042     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 3.204     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 3.188     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 3.204     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 3.204     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.395     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 4.028     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.879     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.879     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                          ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 2.753     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 3.739     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.633     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 3.643     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.621     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 3.631     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 3.502     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 3.395     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.936     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.905     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.905     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.753     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 3.032     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 3.022     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.042     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.029     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.475     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.142     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.260     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.250     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 3.302     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.302     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.141     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 3.141     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 3.042     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 3.204     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 3.188     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 3.204     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 3.204     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.395     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 4.028     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.879     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.879     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+---------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 2.573 ; 0.215 ; 1.961    ; 1.710   ; 6.206               ;
;  clk                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  pll_inst|altpll_component|pll|clk[0] ; 2.573 ; 0.215 ; 13.628   ; 1.710   ; 6.206               ;
;  pll_inst|altpll_component|pll|clk[1] ; N/A   ; N/A   ; 1.961    ; 13.403  ; 7.333               ;
; Design-wide TNS                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|pll|clk[1] ; N/A   ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; iSW[*]       ; clk        ; 9.620 ; 9.620 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[0]      ; clk        ; 9.028 ; 9.028 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[1]      ; clk        ; 9.381 ; 9.381 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[2]      ; clk        ; 9.360 ; 9.360 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[3]      ; clk        ; 8.791 ; 8.791 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[4]      ; clk        ; 9.428 ; 9.428 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[5]      ; clk        ; 9.296 ; 9.296 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[6]      ; clk        ; 9.371 ; 9.371 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[7]      ; clk        ; 9.280 ; 9.280 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[8]      ; clk        ; 9.620 ; 9.620 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[9]      ; clk        ; 9.383 ; 9.383 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[10]     ; clk        ; 8.593 ; 8.593 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[11]     ; clk        ; 8.920 ; 8.920 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[12]     ; clk        ; 8.381 ; 8.381 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[13]     ; clk        ; 8.522 ; 8.522 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[14]     ; clk        ; 8.579 ; 8.579 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[15]     ; clk        ; 8.206 ; 8.206 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_rxd      ; clk        ; 7.498 ; 7.498 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; clk        ; 2.403 ; 2.403 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; clk        ; 1.836 ; 1.836 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; clk        ; 1.807 ; 1.807 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; clk        ; 1.853 ; 1.853 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; clk        ; 2.194 ; 2.194 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; clk        ; 1.879 ; 1.879 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; clk        ; 2.146 ; 2.146 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; clk        ; 1.683 ; 1.683 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; clk        ; 1.659 ; 1.659 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; clk        ; 1.690 ; 1.690 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; clk        ; 1.521 ; 1.521 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; clk        ; 1.612 ; 1.612 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; clk        ; 1.719 ; 1.719 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; clk        ; 1.726 ; 1.726 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; clk        ; 1.716 ; 1.716 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; clk        ; 1.774 ; 1.774 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; clk        ; 1.751 ; 1.751 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[16] ; clk        ; 1.711 ; 1.711 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[17] ; clk        ; 1.863 ; 1.863 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[18] ; clk        ; 2.139 ; 2.139 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[19] ; clk        ; 1.740 ; 1.740 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[20] ; clk        ; 2.137 ; 2.137 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[21] ; clk        ; 1.943 ; 1.943 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[22] ; clk        ; 1.860 ; 1.860 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[23] ; clk        ; 1.234 ; 1.234 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[24] ; clk        ; 1.625 ; 1.625 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[25] ; clk        ; 1.344 ; 1.344 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[26] ; clk        ; 1.437 ; 1.437 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[27] ; clk        ; 1.480 ; 1.480 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[28] ; clk        ; 1.690 ; 1.690 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[29] ; clk        ; 2.309 ; 2.309 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[30] ; clk        ; 2.403 ; 2.403 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[31] ; clk        ; 2.308 ; 2.308 ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+------------+--------+--------+------------+--------------------------------------+
; iSW[*]       ; clk        ; -4.396 ; -4.396 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[0]      ; clk        ; -4.866 ; -4.866 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[1]      ; clk        ; -5.082 ; -5.082 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[2]      ; clk        ; -5.018 ; -5.018 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[3]      ; clk        ; -4.754 ; -4.754 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[4]      ; clk        ; -5.069 ; -5.069 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[5]      ; clk        ; -5.009 ; -5.009 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[6]      ; clk        ; -5.042 ; -5.042 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[7]      ; clk        ; -5.000 ; -5.000 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[8]      ; clk        ; -5.159 ; -5.159 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[9]      ; clk        ; -5.062 ; -5.062 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[10]     ; clk        ; -4.595 ; -4.595 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[11]     ; clk        ; -4.769 ; -4.769 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[12]     ; clk        ; -4.507 ; -4.507 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[13]     ; clk        ; -4.600 ; -4.600 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[14]     ; clk        ; -4.551 ; -4.551 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  iSW[15]     ; clk        ; -4.396 ; -4.396 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_rxd      ; clk        ; -4.183 ; -4.183 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; clk        ; 1.495  ; 1.495  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; clk        ; 1.170  ; 1.170  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; clk        ; 1.191  ; 1.191  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; clk        ; 1.140  ; 1.140  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; clk        ; 0.993  ; 0.993  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; clk        ; 1.129  ; 1.129  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; clk        ; 1.033  ; 1.033  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; clk        ; 1.276  ; 1.276  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; clk        ; 1.289  ; 1.289  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; clk        ; 1.248  ; 1.248  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; clk        ; 1.331  ; 1.331  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; clk        ; 1.296  ; 1.296  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; clk        ; 1.272  ; 1.272  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; clk        ; 1.265  ; 1.265  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; clk        ; 1.264  ; 1.264  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; clk        ; 1.216  ; 1.216  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; clk        ; 1.206  ; 1.206  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[16] ; clk        ; 1.238  ; 1.238  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[17] ; clk        ; 1.141  ; 1.141  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[18] ; clk        ; 1.020  ; 1.020  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[19] ; clk        ; 1.210  ; 1.210  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[20] ; clk        ; 1.018  ; 1.018  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[21] ; clk        ; 1.115  ; 1.115  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[22] ; clk        ; 1.185  ; 1.185  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[23] ; clk        ; 1.495  ; 1.495  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[24] ; clk        ; 1.299  ; 1.299  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[25] ; clk        ; 1.434  ; 1.434  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[26] ; clk        ; 1.411  ; 1.411  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[27] ; clk        ; 1.387  ; 1.387  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[28] ; clk        ; 1.252  ; 1.252  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[29] ; clk        ; 0.909  ; 0.909  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[30] ; clk        ; 0.887  ; 0.887  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
;  SRAM_DQ[31] ; clk        ; 0.929  ; 0.929  ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 7.098 ; 7.098 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 5.773 ; 5.773 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 6.221 ; 6.221 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 5.699 ; 5.699 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 5.986 ; 5.986 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 5.570 ; 5.570 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 5.796 ; 5.796 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 5.658 ; 5.658 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 5.257 ; 5.257 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 5.727 ; 5.727 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 5.685 ; 5.685 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 5.433 ; 5.433 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 5.231 ; 5.231 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 5.704 ; 5.704 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 5.962 ; 5.962 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 5.969 ; 5.969 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 5.714 ; 5.714 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 6.013 ; 6.013 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 6.197 ; 6.197 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 6.142 ; 6.142 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 5.497 ; 5.497 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 5.819 ; 5.819 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 6.103 ; 6.103 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 4.959 ; 4.959 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 5.178 ; 5.178 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 5.468 ; 5.468 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 5.244 ; 5.244 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 5.500 ; 5.500 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 5.494 ; 5.494 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 6.191 ; 6.191 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 7.098 ; 7.098 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 6.807 ; 6.807 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 6.773 ; 6.773 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; iUART_RTS    ; clk        ; 7.521 ; 7.521 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]     ; clk        ; 9.281 ; 9.281 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[0]    ; clk        ; 5.987 ; 5.987 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[1]    ; clk        ; 6.208 ; 6.208 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[2]    ; clk        ; 5.881 ; 5.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[3]    ; clk        ; 6.038 ; 6.038 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[4]    ; clk        ; 6.990 ; 6.990 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[5]    ; clk        ; 9.281 ; 9.281 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[6]    ; clk        ; 6.204 ; 6.204 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[7]    ; clk        ; 6.858 ; 6.858 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[8]    ; clk        ; 9.137 ; 9.137 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[9]    ; clk        ; 7.358 ; 7.358 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[10]   ; clk        ; 6.881 ; 6.881 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[11]   ; clk        ; 6.432 ; 6.432 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[12]   ; clk        ; 7.304 ; 7.304 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[15]   ; clk        ; 6.683 ; 6.683 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]   ; clk        ; 5.993 ; 5.993 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]   ; clk        ; 8.260 ; 8.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_A[*]   ; clk        ; 7.615 ; 7.615 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[0]  ; clk        ; 6.293 ; 6.293 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[1]  ; clk        ; 7.615 ; 7.615 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[2]  ; clk        ; 6.138 ; 6.138 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[3]  ; clk        ; 6.822 ; 6.822 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[4]  ; clk        ; 7.218 ; 7.218 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[5]  ; clk        ; 7.504 ; 7.504 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[6]  ; clk        ; 5.409 ; 5.409 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[7]  ; clk        ; 6.038 ; 6.038 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[8]  ; clk        ; 6.013 ; 6.013 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[9]  ; clk        ; 5.760 ; 5.760 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[10] ; clk        ; 5.573 ; 5.573 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[11] ; clk        ; 5.583 ; 5.583 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[12] ; clk        ; 5.387 ; 5.387 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[13] ; clk        ; 5.260 ; 5.260 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[14] ; clk        ; 6.023 ; 6.023 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[15] ; clk        ; 6.960 ; 6.960 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[16] ; clk        ; 7.332 ; 7.332 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[17] ; clk        ; 6.569 ; 6.569 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[18] ; clk        ; 6.822 ; 6.822 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_ADSC_N ; clk        ; 5.278 ; 5.278 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE1_N  ; clk        ; 5.771 ; 5.771 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE2    ; clk        ; 5.771 ; 5.771 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE3_N  ; clk        ; 7.110 ; 7.110 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_OE_N   ; clk        ; 6.035 ; 6.035 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_WE_N   ; clk        ; 5.238 ; 5.238 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_txd      ; clk        ; 7.752 ; 7.752 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; wd           ; clk        ; 7.315 ; 7.315 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CLK    ; clk        ; 7.733 ;       ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; oSRAM_CLK    ; clk        ;       ; 7.733 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+------------+-------+-------+------------+--------------------------------------+
; SRAM_DQ[*]   ; clk        ; 2.628 ; 2.628 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; clk        ; 2.996 ; 2.996 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; clk        ; 3.183 ; 3.183 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; clk        ; 2.990 ; 2.990 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; clk        ; 3.067 ; 3.067 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; clk        ; 2.927 ; 2.927 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; clk        ; 2.982 ; 2.982 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; clk        ; 2.905 ; 2.905 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; clk        ; 2.719 ; 2.719 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; clk        ; 2.943 ; 2.943 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; clk        ; 2.921 ; 2.921 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; clk        ; 2.798 ; 2.798 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; clk        ; 2.760 ; 2.760 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; clk        ; 2.930 ; 2.930 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; clk        ; 3.052 ; 3.052 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; clk        ; 3.061 ; 3.061 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; clk        ; 3.000 ; 3.000 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[16] ; clk        ; 3.091 ; 3.091 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[17] ; clk        ; 3.172 ; 3.172 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[18] ; clk        ; 3.133 ; 3.133 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[19] ; clk        ; 2.902 ; 2.902 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[20] ; clk        ; 3.036 ; 3.036 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[21] ; clk        ; 3.153 ; 3.153 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[22] ; clk        ; 2.628 ; 2.628 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[23] ; clk        ; 2.682 ; 2.682 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[24] ; clk        ; 2.828 ; 2.828 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[25] ; clk        ; 2.729 ; 2.729 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[26] ; clk        ; 2.849 ; 2.849 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[27] ; clk        ; 2.850 ; 2.850 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[28] ; clk        ; 3.182 ; 3.182 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[29] ; clk        ; 3.571 ; 3.571 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[30] ; clk        ; 3.472 ; 3.472 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[31] ; clk        ; 3.525 ; 3.525 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; iUART_RTS    ; clk        ; 3.870 ; 3.870 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]     ; clk        ; 3.168 ; 3.168 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[0]    ; clk        ; 3.202 ; 3.202 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[1]    ; clk        ; 3.312 ; 3.312 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[2]    ; clk        ; 3.168 ; 3.168 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[3]    ; clk        ; 3.258 ; 3.258 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[4]    ; clk        ; 3.692 ; 3.692 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[5]    ; clk        ; 4.868 ; 4.868 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[6]    ; clk        ; 3.332 ; 3.332 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[7]    ; clk        ; 3.640 ; 3.640 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[8]    ; clk        ; 4.721 ; 4.721 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[9]    ; clk        ; 3.735 ; 3.735 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[10]   ; clk        ; 3.552 ; 3.552 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[11]   ; clk        ; 3.417 ; 3.417 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[12]   ; clk        ; 3.690 ; 3.690 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[15]   ; clk        ; 3.391 ; 3.391 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]   ; clk        ; 3.224 ; 3.224 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]   ; clk        ; 4.201 ; 4.201 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_A[*]   ; clk        ; 2.742 ; 2.742 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[0]  ; clk        ; 3.322 ; 3.322 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[1]  ; clk        ; 3.861 ; 3.861 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[2]  ; clk        ; 3.234 ; 3.234 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[3]  ; clk        ; 3.534 ; 3.534 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[4]  ; clk        ; 3.689 ; 3.689 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[5]  ; clk        ; 3.948 ; 3.948 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[6]  ; clk        ; 2.885 ; 2.885 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[7]  ; clk        ; 3.117 ; 3.117 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[8]  ; clk        ; 3.099 ; 3.099 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[9]  ; clk        ; 2.982 ; 2.982 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[10] ; clk        ; 2.894 ; 2.894 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[11] ; clk        ; 2.907 ; 2.907 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[12] ; clk        ; 2.801 ; 2.801 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[13] ; clk        ; 2.742 ; 2.742 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[14] ; clk        ; 3.092 ; 3.092 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[15] ; clk        ; 3.568 ; 3.568 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[16] ; clk        ; 3.725 ; 3.725 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[17] ; clk        ; 3.446 ; 3.446 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  oSRAM_A[18] ; clk        ; 3.481 ; 3.481 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_ADSC_N ; clk        ; 2.758 ; 2.758 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE1_N  ; clk        ; 2.991 ; 2.991 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE2    ; clk        ; 2.991 ; 2.991 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CE3_N  ; clk        ; 3.569 ; 3.569 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_OE_N   ; clk        ; 3.099 ; 3.099 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_WE_N   ; clk        ; 2.781 ; 2.781 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ser_txd      ; clk        ; 4.010 ; 4.010 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; wd           ; clk        ; 3.590 ; 3.590 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; oSRAM_CLK    ; clk        ; 6.455 ;       ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; oSRAM_CLK    ; clk        ;       ; 6.455 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 1460420  ; 0        ; 164      ; 32       ;
; pll_inst|altpll_component|pll|clk[1] ; pll_inst|altpll_component|pll|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 1460420  ; 0        ; 164      ; 32       ;
; pll_inst|altpll_component|pll|clk[1] ; pll_inst|altpll_component|pll|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 1686     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 1686     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[1] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 49    ; 49   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 77    ; 77   ;
; Unconstrained Output Port Paths ; 109   ; 109  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jun 08 10:59:31 2014
Info: Command: quartus_sta jop -c jop
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'jop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info: create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[0]} {pll_inst|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 6 -phase 108.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[1]} {pll_inst|altpll_component|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 2.573
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.573         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is 1.961
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.961         0.000 pll_inst|altpll_component|pll|clk[1] 
    Info:    13.628         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 2.779
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.779         0.000 pll_inst|altpll_component|pll|clk[0] 
    Info:    14.474         0.000 pll_inst|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is 6.206
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.206         0.000 pll_inst|altpll_component|pll|clk[0] 
    Info:     7.333         0.000 pll_inst|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 94 output pins without output pin load capacitance assignment
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oLEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ser_txd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "iUART_RTS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_A[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_CE1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_BE_N[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_BE_N[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_BE_N[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_BE_N[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_GW_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_ADSC_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_ADSP_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_ADV_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_CE2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "oSRAM_CE3_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 6.429
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.429         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is 3.141
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.141         0.000 pll_inst|altpll_component|pll|clk[1] 
    Info:    14.808         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 1.710
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.710         0.000 pll_inst|altpll_component|pll|clk[0] 
    Info:    13.403         0.000 pll_inst|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is 6.206
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.206         0.000 pll_inst|altpll_component|pll|clk[0] 
    Info:     7.333         0.000 pll_inst|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 509 megabytes
    Info: Processing ended: Sun Jun 08 10:59:37 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


