-- VHDL for IBM SMS ALD page 12.65.05.1
-- Title: MASTER RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/18/2020 9:57:11 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_65_05_1_MASTER_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_PROGRAM_RESET:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 out STD_LOGIC;
		MS_PROGRAM_RESET_4:	 out STD_LOGIC);
end ALD_12_65_05_1_MASTER_RESET;

architecture behavioral of ALD_12_65_05_1_MASTER_RESET is 

	signal OUT_1A_C: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;

begin


	SMS_AEK_1A: entity SMS_AEK
	    port map (
		IN1 => PS_PROGRAM_RESET,	-- Pin D
		OUT1 => OUT_1A_C,
		IN2 => OPEN );


	SMS_AEK_3G: entity SMS_AEK
	    port map (
		IN1 => PS_PROGRAM_RESET,	-- Pin D
		OUT1 => OUT_3G_C,
		IN2 => OPEN );


	MS_PROGRAM_RESET_3 <= OUT_1A_C;
	MS_PROGRAM_RESET_4 <= OUT_3G_C;


end;
