/* Cyclone V FPGA devices */
#define LW_BRIDGE_BASE         0xFF200000
#define LW_BRIDGE_SPAN         0x00005000

#define KEY_BASE 0x0