TimeQuest Timing Analyzer report for riscv
Mon May  4 18:03:56 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; riscv                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 87.93 MHz ; 87.93 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -10.373 ; -4033.335         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.332 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1123.711                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                              ;
+---------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                            ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.373 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.685     ;
; -10.346 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.658     ;
; -10.342 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.654     ;
; -10.311 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.623     ;
; -10.289 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.601     ;
; -10.242 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.554     ;
; -10.228 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.523     ;
; -10.201 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.496     ;
; -10.197 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.492     ;
; -10.164 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.477     ;
; -10.161 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.080     ; 11.079     ;
; -10.148 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.503     ;
; -10.135 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.448     ;
; -10.135 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.448     ;
; -10.128 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.423     ;
; -10.121 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.476     ;
; -10.118 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.431     ;
; -10.117 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.472     ;
; -10.106 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.319      ; 11.423     ;
; -10.098 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.320      ; 11.416     ;
; -10.097 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.392     ;
; -10.093 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 11.006     ;
; -10.085 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.380     ;
; -10.075 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.331      ; 11.404     ;
; -10.070 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.084     ; 10.984     ;
; -10.070 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.382     ;
; -10.069 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.982     ;
; -10.065 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.978     ;
; -10.061 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.373     ;
; -10.061 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.974     ;
; -10.058 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.971     ;
; -10.052 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.084     ; 10.966     ;
; -10.048 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.403     ;
; -10.048 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.079     ; 10.967     ;
; -10.048 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.331      ; 11.377     ;
; -10.045 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.345      ; 11.388     ;
; -10.044 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.331      ; 11.373     ;
; -10.036 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.949     ;
; -10.019 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.298      ; 11.315     ;
; -10.018 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.345      ; 11.361     ;
; -10.017 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.372     ;
; -10.016 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.371     ;
; -10.015 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.327     ;
; -10.014 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.345      ; 11.357     ;
; -9.990  ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.298      ; 11.286     ;
; -9.975  ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.331      ; 11.304     ;
; -9.974  ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[7] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.083     ; 10.889     ;
; -9.973  ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.298      ; 11.269     ;
; -9.962  ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.274     ;
; -9.961  ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.302      ; 11.261     ;
; -9.961  ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.874     ;
; -9.959  ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.272     ;
; -9.957  ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_1[7] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.083     ; 10.872     ;
; -9.953  ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.303      ; 11.254     ;
; -9.952  ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.331      ; 11.281     ;
; -9.945  ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.345      ; 11.288     ;
; -9.944  ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.331      ; 11.273     ;
; -9.939  ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.358      ; 11.295     ;
; -9.938  ; Riscv:u|DecodeStage:decodeStage|IdExRg[6]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.251     ;
; -9.935  ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.298      ; 11.231     ;
; -9.922  ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.345      ; 11.265     ;
; -9.919  ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[7] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.316      ; 11.233     ;
; -9.916  ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.211     ;
; -9.914  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.286      ; 11.198     ;
; -9.914  ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.345      ; 11.257     ;
; -9.910  ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.358      ; 11.266     ;
; -9.909  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.356      ; 11.263     ;
; -9.902  ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_1[7] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.316      ; 11.216     ;
; -9.894  ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.084     ; 10.808     ;
; -9.893  ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.358      ; 11.249     ;
; -9.892  ; Riscv:u|ExStage:executionStage|ctlRg[1]              ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.205     ;
; -9.887  ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.286      ; 11.171     ;
; -9.883  ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.286      ; 11.167     ;
; -9.882  ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.356      ; 11.236     ;
; -9.881  ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.362      ; 11.241     ;
; -9.878  ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.356      ; 11.232     ;
; -9.875  ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.170     ;
; -9.866  ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.332      ; 11.196     ;
; -9.862  ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.358      ; 11.218     ;
; -9.859  ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.322      ; 11.179     ;
; -9.854  ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.084     ; 10.768     ;
; -9.845  ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.140     ;
; -9.843  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.325      ; 11.166     ;
; -9.837  ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.332      ; 11.167     ;
; -9.837  ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.084     ; 10.751     ;
; -9.836  ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.318      ; 11.152     ;
; -9.836  ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.357      ; 11.191     ;
; -9.836  ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.346      ; 11.180     ;
; -9.835  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.358      ; 11.191     ;
; -9.833  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.286      ; 11.117     ;
; -9.830  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.141     ;
; -9.829  ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.742     ;
; -9.820  ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.356      ; 11.174     ;
; -9.820  ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.332      ; 11.150     ;
; -9.819  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.316      ; 11.133     ;
; -9.817  ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.112     ;
; -9.817  ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.085     ; 10.730     ;
; -9.816  ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.358      ; 11.172     ;
; -9.816  ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.325      ; 11.139     ;
; -9.814  ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.286      ; 11.098     ;
+---------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; Riscv:u|ExStage:executionStage|exMemRg[29]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.447      ; 1.001      ;
; 0.339 ; Riscv:u|ExStage:executionStage|exMemRg[23]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.010      ;
; 0.357 ; Riscv:u|ExStage:executionStage|exMemRg[21]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.028      ;
; 0.358 ; Riscv:u|ExStage:executionStage|exMemRg[24]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.029      ;
; 0.373 ; Riscv:u|ExStage:executionStage|exMemRg[30]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.044      ;
; 0.374 ; Riscv:u|ExStage:executionStage|exMemRg[32]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.044      ;
; 0.383 ; Riscv:u|ExStage:executionStage|exMemRg[22]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.054      ;
; 0.384 ; Riscv:u|FetchStage:fetchStage|pcRg[1]        ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; Riscv:u|ExStage:executionStage|exMemRg[31]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.057      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]                                                                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]                                                                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg   ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; res_cnt[1]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; res_cnt[2]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; res_cnt[0]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; res_reg2                                     ; int_res                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; res_reg1                                     ; res_reg2                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.696      ;
; 0.433 ; Riscv:u|FetchStage:fetchStage|pcRg[4]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 0.717      ;
; 0.436 ; res_cnt[1]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.702      ;
; 0.442 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; res_cnt[1]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; res_cnt[1]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.711      ;
; 0.446 ; res_cnt[2]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; Riscv:u|MemStage:memStage|memRg[30]          ; Riscv:u|dtReg[25]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.718      ;
; 0.545 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]   ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.099      ; 0.830      ;
; 0.574 ; Riscv:u|FetchStage:fetchStage|pcRg[5]        ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 0.858      ;
; 0.578 ; Riscv:u|FetchStage:fetchStage|pcRg[5]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 0.862      ;
; 0.587 ; Riscv:u|DecodeStage:decodeStage|IdExRg[87]   ; Riscv:u|ExStage:executionStage|exMemRg[35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.509      ; 1.282      ;
; 0.591 ; Riscv:u|ExStage:executionStage|exMemRg[0]    ; Riscv:u|MemStage:memStage|memRg[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.857      ;
; 0.627 ; Riscv:u|ExStage:executionStage|exMemRg[34]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.484      ; 1.333      ;
; 0.632 ; Riscv:u|DecodeStage:decodeStage|IdExRg[84]   ; Riscv:u|ExStage:executionStage|exMemRg[32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.899      ;
; 0.642 ; Riscv:u|cntReg[5]                            ; Riscv:u|cntReg[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; Riscv:u|cntReg[3]                            ; Riscv:u|cntReg[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; Riscv:u|cntReg[1]                            ; Riscv:u|cntReg[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; Riscv:u|cntReg[6]                            ; Riscv:u|cntReg[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; Riscv:u|cntReg[4]                            ; Riscv:u|cntReg[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; Riscv:u|cntReg[2]                            ; Riscv:u|cntReg[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.651 ; Riscv:u|cntReg[7]                            ; Riscv:u|cntReg[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.917      ;
; 0.655 ; res_cnt[0]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; res_cnt[2]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; res_cnt[0]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.924      ;
; 0.663 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; Riscv:u|cntReg[0]                            ; Riscv:u|cntReg[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.930      ;
; 0.667 ; Riscv:u|DecodeStage:decodeStage|IdExRg[78]   ; Riscv:u|ExStage:executionStage|exMemRg[26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.555      ; 1.408      ;
; 0.670 ; Riscv:u|ExStage:executionStage|exMemRg[15]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.451      ; 1.343      ;
; 0.679 ; Riscv:u|ExStage:executionStage|exMemRg[3]    ; Riscv:u|MemStage:memStage|memRg[3]                                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.945      ;
; 0.681 ; Riscv:u|MemStage:memStage|memRg[9]           ; Riscv:u|dtReg[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.948      ;
; 0.693 ; res_cnt[2]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.959      ;
; 0.697 ; res_cnt[0]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.963      ;
; 0.710 ; Riscv:u|ExStage:executionStage|exMemRg[10]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.384      ;
; 0.717 ; Riscv:u|ExStage:executionStage|exMemRg[25]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.453      ; 1.392      ;
; 0.719 ; Riscv:u|MemStage:memStage|memRg[8]           ; Riscv:u|dtReg[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.986      ;
; 0.719 ; Riscv:u|ExStage:executionStage|exMemRg[9]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.393      ;
; 0.733 ; Riscv:u|MemStage:memStage|memRg[22]          ; Riscv:u|dtReg[17]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.000      ;
; 0.734 ; Riscv:u|MemStage:memStage|memRg[21]          ; Riscv:u|dtReg[16]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.001      ;
; 0.734 ; Riscv:u|MemStage:memStage|memRg[23]          ; Riscv:u|dtReg[18]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.001      ;
; 0.734 ; Riscv:u|MemStage:memStage|memRg[34]          ; Riscv:u|dtReg[29]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.001      ;
; 0.735 ; Riscv:u|MemStage:memStage|memRg[31]          ; Riscv:u|dtReg[26]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.002      ;
; 0.735 ; Riscv:u|MemStage:memStage|memRg[13]          ; Riscv:u|dtReg[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 1.002      ;
; 0.750 ; int_res                                      ; Riscv:u|MemStage:memStage|memRg[12]                                                                                           ; clock        ; clock       ; 0.000        ; 0.517      ; 1.453      ;
; 0.755 ; Riscv:u|ExStage:executionStage|exMemRg[18]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.013      ;
; 0.767 ; Riscv:u|ExStage:executionStage|exMemRg[35]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.025      ;
; 0.772 ; Riscv:u|FetchStage:fetchStage|pcRg[3]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 1.056      ;
; 0.774 ; Riscv:u|FetchStage:fetchStage|pcRg[3]        ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 1.058      ;
; 0.776 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[6]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[5]                                                                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.042      ;
; 0.777 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[5]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.043      ;
; 0.777 ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[7] ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[8]                                                                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.043      ;
; 0.781 ; Riscv:u|ExStage:executionStage|exMemRg[5]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.006      ; 1.009      ;
; 0.785 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 1.051      ;
; 0.788 ; Riscv:u|ExStage:executionStage|exMemRg[26]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; -0.006     ; 1.004      ;
; 0.799 ; Riscv:u|ExStage:executionStage|exMemRg[38]   ; Riscv:u|MemStage:memStage|memRg[6]                                                                                            ; clock        ; clock       ; 0.000        ; 0.515      ; 1.500      ;
; 0.800 ; Riscv:u|ExStage:executionStage|exMemRg[19]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.035      ; 1.057      ;
; 0.805 ; int_res                                      ; Riscv:u|ExStage:executionStage|exMemRg[67]                                                                                    ; clock        ; clock       ; 0.000        ; 0.512      ; 1.503      ;
; 0.808 ; Riscv:u|FetchStage:fetchStage|ifRg[10]       ; Riscv:u|DecodeStage:decodeStage|IdExRg[3]                                                                                     ; clock        ; clock       ; 0.000        ; 0.518      ; 1.512      ;
; 0.810 ; Riscv:u|ExStage:executionStage|exMemRg[27]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; -0.006     ; 1.026      ;
; 0.812 ; Riscv:u|ExStage:executionStage|exMemRg[6]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.006      ; 1.040      ;
; 0.813 ; Riscv:u|ExStage:executionStage|exMemRg[36]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.071      ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.44 MHz ; 95.44 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -9.478 ; -3645.165         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.335 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1123.183                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                              ;
+--------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.478 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.769     ;
; -9.454 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.745     ;
; -9.440 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.731     ;
; -9.359 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.650     ;
; -9.345 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.636     ;
; -9.338 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.071     ; 10.266     ;
; -9.322 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.593     ;
; -9.305 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.596     ;
; -9.298 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.569     ;
; -9.295 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.587     ;
; -9.294 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.216     ;
; -9.284 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.555     ;
; -9.280 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.202     ;
; -9.256 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.178     ;
; -9.245 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.071     ; 10.173     ;
; -9.242 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.164     ;
; -9.235 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.076     ; 10.158     ;
; -9.227 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.524     ;
; -9.220 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.512     ;
; -9.220 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.076     ; 10.143     ;
; -9.219 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.141     ;
; -9.203 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.494     ;
; -9.203 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.474     ;
; -9.198 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.490     ;
; -9.193 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.498     ;
; -9.189 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.460     ;
; -9.187 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.109     ;
; -9.186 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.478     ;
; -9.181 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.511     ;
; -9.171 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.321      ; 10.491     ;
; -9.169 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.474     ;
; -9.164 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[7] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.074     ; 10.089     ;
; -9.161 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.083     ;
; -9.157 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.487     ;
; -9.155 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.460     ;
; -9.150 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.447     ;
; -9.149 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_1[7] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.074     ; 10.074     ;
; -9.149 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.420     ;
; -9.147 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.321      ; 10.467     ;
; -9.143 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.473     ;
; -9.139 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.273      ; 10.411     ;
; -9.133 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.321      ; 10.453     ;
; -9.120 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.300      ; 10.419     ;
; -9.113 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.404     ;
; -9.111 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.402     ;
; -9.091 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.382     ;
; -9.083 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.076     ; 10.006     ;
; -9.074 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.379     ;
; -9.071 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.278      ; 10.348     ;
; -9.070 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.296      ; 10.365     ;
; -9.064 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.273      ; 10.336     ;
; -9.062 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.392     ;
; -9.060 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.365     ;
; -9.056 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.361     ;
; -9.056 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.345     ;
; -9.053 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[7] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.295      ; 10.347     ;
; -9.052 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.321      ; 10.372     ;
; -9.048 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.378     ;
; -9.047 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.318     ;
; -9.042 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.273      ; 10.314     ;
; -9.041 ; Riscv:u|DecodeStage:decodeStage|IdExRg[6]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.333     ;
; -9.038 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_1[7] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.295      ; 10.332     ;
; -9.038 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.321      ; 10.358     ;
; -9.037 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.329     ;
; -9.032 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.321     ;
; -9.030 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.273      ; 10.302     ;
; -9.023 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.330      ; 10.352     ;
; -9.022 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.076     ; 9.945      ;
; -9.021 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 9.943      ;
; -9.020 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.306      ; 10.325     ;
; -9.018 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.307     ;
; -9.010 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.307      ; 10.316     ;
; -9.008 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.338     ;
; -9.000 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.076     ; 9.923      ;
; -8.999 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.330      ; 10.328     ;
; -8.998 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.332      ; 10.329     ;
; -8.998 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.321      ; 10.318     ;
; -8.988 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.322      ; 10.309     ;
; -8.985 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.330      ; 10.314     ;
; -8.982 ; Riscv:u|ExStage:executionStage|ctlRg[1]              ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.906      ;
; -8.979 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.268     ;
; -8.978 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.278      ; 10.255     ;
; -8.977 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.296      ; 10.272     ;
; -8.977 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 9.899      ;
; -8.969 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.300      ; 10.268     ;
; -8.963 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.252     ;
; -8.957 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.228     ;
; -8.956 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.294      ; 10.249     ;
; -8.955 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.264      ; 10.218     ;
; -8.955 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.226     ;
; -8.954 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[50] ; clock        ; clock       ; 1.000        ; 0.300      ; 10.253     ;
; -8.953 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.264      ; 10.216     ;
; -8.947 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[0] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.536     ; 9.410      ;
; -8.945 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.300      ; 10.244     ;
; -8.942 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.312      ; 10.253     ;
; -8.941 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.077     ; 9.863      ;
; -8.937 ; Riscv:u|ExStage:executionStage|ctlRg[1]              ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.294      ; 10.230     ;
; -8.937 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.226     ;
; -8.935 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.206     ;
; -8.935 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.307      ; 10.241     ;
+--------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                         ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; Riscv:u|ExStage:executionStage|exMemRg[29]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.400      ; 0.936      ;
; 0.337 ; Riscv:u|FetchStage:fetchStage|pcRg[1]        ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.341 ; Riscv:u|ExStage:executionStage|exMemRg[23]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.943      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg   ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]                                                                                       ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]                                                                                       ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; res_cnt[1]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; res_cnt[2]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; Riscv:u|ExStage:executionStage|exMemRg[21]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.960      ;
; 0.362 ; Riscv:u|ExStage:executionStage|exMemRg[24]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.964      ;
; 0.366 ; res_cnt[0]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.608      ;
; 0.373 ; Riscv:u|ExStage:executionStage|exMemRg[30]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.975      ;
; 0.374 ; Riscv:u|ExStage:executionStage|exMemRg[32]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.976      ;
; 0.384 ; Riscv:u|ExStage:executionStage|exMemRg[22]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.986      ;
; 0.386 ; Riscv:u|ExStage:executionStage|exMemRg[31]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.401      ; 0.988      ;
; 0.387 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.630      ;
; 0.391 ; Riscv:u|FetchStage:fetchStage|pcRg[4]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.650      ;
; 0.395 ; res_cnt[1]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.071      ; 0.637      ;
; 0.397 ; res_reg2                                     ; int_res                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; res_reg1                                     ; res_reg2                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.642      ;
; 0.410 ; res_cnt[1]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; res_cnt[1]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; res_cnt[2]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.656      ;
; 0.417 ; Riscv:u|MemStage:memStage|memRg[30]          ; Riscv:u|dtReg[25]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.660      ;
; 0.501 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]   ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.089      ; 0.761      ;
; 0.526 ; Riscv:u|FetchStage:fetchStage|pcRg[5]        ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.785      ;
; 0.530 ; Riscv:u|FetchStage:fetchStage|pcRg[5]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.789      ;
; 0.540 ; Riscv:u|DecodeStage:decodeStage|IdExRg[87]   ; Riscv:u|ExStage:executionStage|exMemRg[35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.466      ; 1.177      ;
; 0.541 ; Riscv:u|ExStage:executionStage|exMemRg[0]    ; Riscv:u|MemStage:memStage|memRg[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.784      ;
; 0.585 ; Riscv:u|DecodeStage:decodeStage|IdExRg[84]   ; Riscv:u|ExStage:executionStage|exMemRg[32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Riscv:u|cntReg[5]                            ; Riscv:u|cntReg[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Riscv:u|cntReg[3]                            ; Riscv:u|cntReg[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Riscv:u|cntReg[1]                            ; Riscv:u|cntReg[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Riscv:u|cntReg[6]                            ; Riscv:u|cntReg[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; Riscv:u|cntReg[2]                            ; Riscv:u|cntReg[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; Riscv:u|cntReg[4]                            ; Riscv:u|cntReg[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; Riscv:u|cntReg[7]                            ; Riscv:u|cntReg[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.599 ; res_cnt[0]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; res_cnt[2]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; res_cnt[0]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; Riscv:u|ExStage:executionStage|exMemRg[34]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.434      ; 1.237      ;
; 0.603 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.845      ;
; 0.608 ; Riscv:u|cntReg[0]                            ; Riscv:u|cntReg[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.850      ;
; 0.620 ; Riscv:u|ExStage:executionStage|exMemRg[3]    ; Riscv:u|MemStage:memStage|memRg[3]                                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.863      ;
; 0.623 ; Riscv:u|DecodeStage:decodeStage|IdExRg[78]   ; Riscv:u|ExStage:executionStage|exMemRg[26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.508      ; 1.302      ;
; 0.626 ; Riscv:u|MemStage:memStage|memRg[9]           ; Riscv:u|dtReg[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; res_cnt[2]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.071      ; 0.870      ;
; 0.631 ; res_cnt[0]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.071      ; 0.873      ;
; 0.634 ; Riscv:u|ExStage:executionStage|exMemRg[15]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.403      ; 1.238      ;
; 0.656 ; Riscv:u|MemStage:memStage|memRg[8]           ; Riscv:u|dtReg[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.899      ;
; 0.673 ; Riscv:u|MemStage:memStage|memRg[21]          ; Riscv:u|dtReg[16]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.916      ;
; 0.673 ; Riscv:u|MemStage:memStage|memRg[22]          ; Riscv:u|dtReg[17]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.916      ;
; 0.674 ; Riscv:u|MemStage:memStage|memRg[23]          ; Riscv:u|dtReg[18]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.917      ;
; 0.674 ; Riscv:u|MemStage:memStage|memRg[34]          ; Riscv:u|dtReg[29]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.917      ;
; 0.675 ; Riscv:u|MemStage:memStage|memRg[31]          ; Riscv:u|dtReg[26]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.918      ;
; 0.675 ; Riscv:u|MemStage:memStage|memRg[13]          ; Riscv:u|dtReg[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.918      ;
; 0.675 ; Riscv:u|ExStage:executionStage|exMemRg[10]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.404      ; 1.280      ;
; 0.678 ; Riscv:u|ExStage:executionStage|exMemRg[25]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.403      ; 1.282      ;
; 0.680 ; Riscv:u|ExStage:executionStage|exMemRg[9]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.404      ; 1.285      ;
; 0.689 ; int_res                                      ; Riscv:u|MemStage:memStage|memRg[12]                                                                                           ; clock        ; clock       ; 0.000        ; 0.475      ; 1.335      ;
; 0.703 ; Riscv:u|FetchStage:fetchStage|pcRg[3]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.962      ;
; 0.705 ; Riscv:u|FetchStage:fetchStage|pcRg[3]        ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.964      ;
; 0.708 ; Riscv:u|ExStage:executionStage|exMemRg[38]   ; Riscv:u|MemStage:memStage|memRg[6]                                                                                            ; clock        ; clock       ; 0.000        ; 0.472      ; 1.351      ;
; 0.708 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.950      ;
; 0.717 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[6]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[5]                                                                                       ; clock        ; clock       ; 0.000        ; 0.071      ; 0.959      ;
; 0.718 ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[7] ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[8]                                                                                       ; clock        ; clock       ; 0.000        ; 0.071      ; 0.960      ;
; 0.719 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[5]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.071      ; 0.961      ;
; 0.723 ; Riscv:u|ExStage:executionStage|exMemRg[18]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.022      ; 0.946      ;
; 0.728 ; Riscv:u|ExStage:executionStage|exMemRg[35]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.022      ; 0.951      ;
; 0.735 ; Riscv:u|MemStage:memStage|memRg[31]          ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[26]                                                            ; clock        ; clock       ; 0.000        ; 0.070      ; 0.976      ;
; 0.738 ; Riscv:u|FetchStage:fetchStage|ifRg[10]       ; Riscv:u|DecodeStage:decodeStage|IdExRg[3]                                                                                     ; clock        ; clock       ; 0.000        ; 0.472      ; 1.381      ;
; 0.749 ; int_res                                      ; Riscv:u|ExStage:executionStage|exMemRg[67]                                                                                    ; clock        ; clock       ; 0.000        ; 0.470      ; 1.390      ;
; 0.751 ; Riscv:u|ExStage:executionStage|exMemRg[5]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; -0.008     ; 0.944      ;
; 0.752 ; Riscv:u|ExStage:executionStage|exMemRg[26]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 0.936      ;
; 0.755 ; Riscv:u|ExStage:executionStage|exMemRg[19]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.021      ; 0.977      ;
; 0.757 ; Riscv:u|DecodeStage:decodeStage|IdExRg[88]   ; Riscv:u|ExStage:executionStage|exMemRg[36]                                                                                    ; clock        ; clock       ; 0.000        ; 0.460      ; 1.388      ;
; 0.759 ; Riscv:u|ExStage:executionStage|exMemRg[1]    ; Riscv:u|MemStage:memStage|memRg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 1.003      ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -4.795 ; -1671.028         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.132 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1117.480                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                              ;
+--------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.795 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.917      ;
; -4.776 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.898      ;
; -4.761 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.883      ;
; -4.723 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.845      ;
; -4.717 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.839      ;
; -4.716 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.042     ; 5.661      ;
; -4.713 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.835      ;
; -4.672 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.142      ; 5.801      ;
; -4.672 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.795      ;
; -4.665 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.040     ; 5.612      ;
; -4.662 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.785      ;
; -4.650 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.588      ;
; -4.637 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.756      ;
; -4.636 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.752      ;
; -4.636 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.144      ; 5.767      ;
; -4.631 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.569      ;
; -4.624 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.562      ;
; -4.622 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.745      ;
; -4.620 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.742      ;
; -4.618 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.737      ;
; -4.617 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.733      ;
; -4.616 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.554      ;
; -4.611 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[7] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.552      ;
; -4.606 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.748      ;
; -4.603 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.722      ;
; -4.602 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.718      ;
; -4.600 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_1[7] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.541      ;
; -4.593 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.715      ;
; -4.592 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.715      ;
; -4.589 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12]           ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.711      ;
; -4.587 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.729      ;
; -4.578 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.516      ;
; -4.573 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.695      ;
; -4.572 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.695      ;
; -4.572 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.714      ;
; -4.572 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.510      ;
; -4.568 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.506      ;
; -4.567 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[7] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.692      ;
; -4.565 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.684      ;
; -4.564 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.680      ;
; -4.559 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.692      ;
; -4.559 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.678      ;
; -4.558 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.674      ;
; -4.556 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_1[7] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.681      ;
; -4.555 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.674      ;
; -4.554 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.670      ;
; -4.553 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.048     ; 5.492      ;
; -4.547 ; Riscv:u|DecodeStage:decodeStage|IdExRg[6]            ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.670      ;
; -4.545 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.048     ; 5.484      ;
; -4.540 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.673      ;
; -4.534 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.676      ;
; -4.528 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.670      ;
; -4.525 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.658      ;
; -4.524 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.154      ; 5.665      ;
; -4.524 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.666      ;
; -4.522 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.650      ;
; -4.514 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.139      ; 5.640      ;
; -4.514 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.634      ;
; -4.513 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.136      ; 5.636      ;
; -4.513 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.130      ; 5.630      ;
; -4.505 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.154      ; 5.646      ;
; -4.504 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.147      ; 5.638      ;
; -4.504 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.624      ;
; -4.503 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.130      ; 5.620      ;
; -4.501 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.629      ;
; -4.500 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.048     ; 5.439      ;
; -4.497 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.048     ; 5.436      ;
; -4.496 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.134      ; 5.617      ;
; -4.494 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[50] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.622      ;
; -4.490 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.615      ;
; -4.490 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.154      ; 5.631      ;
; -4.489 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.050     ; 5.426      ;
; -4.489 ; Riscv:u|MemStage:memStage|ctlReg[0]                  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.259     ; 5.217      ;
; -4.487 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.620      ;
; -4.483 ; Riscv:u|ExStage:executionStage|exMemRg[38]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.162      ; 5.632      ;
; -4.483 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10]           ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.626      ;
; -4.482 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.610      ;
; -4.481 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]            ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.614      ;
; -4.477 ; Riscv:u|MemStage:memStage|memRg[1]                   ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.610      ;
; -4.477 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.134      ; 5.598      ;
; -4.475 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[50] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.603      ;
; -4.473 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.616      ;
; -4.472 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[0] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.285     ; 5.174      ;
; -4.471 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.143      ; 5.601      ;
; -4.470 ; Riscv:u|ExStage:executionStage|ctlRg[1]              ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.137      ; 5.594      ;
; -4.470 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13]           ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.050     ; 5.407      ;
; -4.469 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.612      ;
; -4.467 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.595      ;
; -4.464 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.584      ;
; -4.463 ; Riscv:u|MemStage:memStage|memRg[0]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.130      ; 5.580      ;
; -4.463 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.591      ;
; -4.462 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.581      ;
; -4.462 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.134      ; 5.583      ;
; -4.461 ; Riscv:u|MemStage:memStage|memRg[2]                   ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.577      ;
; -4.461 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.048     ; 5.400      ;
; -4.460 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[50] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.588      ;
; -4.459 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]            ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.049     ; 5.397      ;
; -4.455 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.598      ;
; -4.455 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11]           ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.050     ; 5.392      ;
; -4.454 ; Riscv:u|MemStage:memStage|memRg[3]                   ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.124      ; 5.565      ;
+--------+------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                         ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; Riscv:u|ExStage:executionStage|exMemRg[29]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.465      ;
; 0.138 ; Riscv:u|ExStage:executionStage|exMemRg[23]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.471      ;
; 0.143 ; Riscv:u|ExStage:executionStage|exMemRg[21]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; Riscv:u|ExStage:executionStage|exMemRg[24]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.476      ;
; 0.150 ; Riscv:u|ExStage:executionStage|exMemRg[30]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.231      ; 0.485      ;
; 0.151 ; Riscv:u|ExStage:executionStage|exMemRg[32]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.231      ; 0.486      ;
; 0.153 ; Riscv:u|ExStage:executionStage|exMemRg[31]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.231      ; 0.488      ;
; 0.154 ; Riscv:u|ExStage:executionStage|exMemRg[22]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.487      ;
; 0.173 ; Riscv:u|FetchStage:fetchStage|pcRg[1]        ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg   ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; res_cnt[1]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; res_cnt[2]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; res_reg2                                     ; int_res                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; res_reg1                                     ; res_reg2                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; res_cnt[0]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; res_cnt[1]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; res_cnt[1]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; res_cnt[2]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; Riscv:u|MemStage:memStage|memRg[30]          ; Riscv:u|dtReg[25]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Riscv:u|FetchStage:fetchStage|pcRg[4]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.050      ; 0.334      ;
; 0.200 ; res_cnt[1]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.326      ;
; 0.245 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]   ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.051      ; 0.380      ;
; 0.247 ; Riscv:u|DecodeStage:decodeStage|IdExRg[87]   ; Riscv:u|ExStage:executionStage|exMemRg[35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.242      ; 0.573      ;
; 0.259 ; Riscv:u|FetchStage:fetchStage|pcRg[5]        ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.050      ; 0.393      ;
; 0.263 ; Riscv:u|FetchStage:fetchStage|pcRg[5]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.050      ; 0.397      ;
; 0.267 ; Riscv:u|ExStage:executionStage|exMemRg[0]    ; Riscv:u|MemStage:memStage|memRg[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.393      ;
; 0.274 ; Riscv:u|DecodeStage:decodeStage|IdExRg[84]   ; Riscv:u|ExStage:executionStage|exMemRg[32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.040      ; 0.398      ;
; 0.276 ; Riscv:u|ExStage:executionStage|exMemRg[34]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.253      ; 0.633      ;
; 0.288 ; Riscv:u|DecodeStage:decodeStage|IdExRg[78]   ; Riscv:u|ExStage:executionStage|exMemRg[26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.262      ; 0.634      ;
; 0.292 ; Riscv:u|ExStage:executionStage|exMemRg[15]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.232      ; 0.628      ;
; 0.292 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; Riscv:u|cntReg[3]                            ; Riscv:u|cntReg[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|cntReg[1]                            ; Riscv:u|cntReg[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|cntReg[5]                            ; Riscv:u|cntReg[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Riscv:u|cntReg[2]                            ; Riscv:u|cntReg[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|cntReg[4]                            ; Riscv:u|cntReg[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|cntReg[6]                            ; Riscv:u|cntReg[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]       ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; Riscv:u|cntReg[7]                            ; Riscv:u|cntReg[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; res_cnt[0]                                   ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]        ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; res_cnt[0]                                   ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; res_cnt[2]                                   ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.304 ; Riscv:u|cntReg[0]                            ; Riscv:u|cntReg[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.429      ;
; 0.311 ; Riscv:u|MemStage:memStage|memRg[9]           ; Riscv:u|dtReg[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; Riscv:u|ExStage:executionStage|exMemRg[3]    ; Riscv:u|MemStage:memStage|memRg[3]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; Riscv:u|ExStage:executionStage|exMemRg[25]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.232      ; 0.650      ;
; 0.317 ; Riscv:u|ExStage:executionStage|exMemRg[9]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.233      ; 0.654      ;
; 0.318 ; Riscv:u|ExStage:executionStage|exMemRg[10]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.233      ; 0.655      ;
; 0.320 ; res_cnt[2]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; res_cnt[0]                                   ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.447      ;
; 0.331 ; Riscv:u|MemStage:memStage|memRg[8]           ; Riscv:u|dtReg[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.456      ;
; 0.332 ; Riscv:u|ExStage:executionStage|exMemRg[18]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.473      ;
; 0.335 ; Riscv:u|MemStage:memStage|memRg[21]          ; Riscv:u|dtReg[16]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.461      ;
; 0.335 ; Riscv:u|MemStage:memStage|memRg[22]          ; Riscv:u|dtReg[17]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.461      ;
; 0.336 ; Riscv:u|MemStage:memStage|memRg[34]          ; Riscv:u|dtReg[29]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.462      ;
; 0.337 ; Riscv:u|MemStage:memStage|memRg[31]          ; Riscv:u|dtReg[26]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.463      ;
; 0.337 ; Riscv:u|MemStage:memStage|memRg[23]          ; Riscv:u|dtReg[18]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.463      ;
; 0.337 ; int_res                                      ; Riscv:u|MemStage:memStage|memRg[12]                                                                                           ; clock        ; clock       ; 0.000        ; 0.254      ; 0.675      ;
; 0.338 ; Riscv:u|ExStage:executionStage|exMemRg[35]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.479      ;
; 0.338 ; Riscv:u|MemStage:memStage|memRg[13]          ; Riscv:u|dtReg[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.463      ;
; 0.341 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[6]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[5]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.466      ;
; 0.342 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[5]      ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.467      ;
; 0.342 ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[7] ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[8]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.467      ;
; 0.342 ; Riscv:u|ExStage:executionStage|exMemRg[5]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.025      ; 0.471      ;
; 0.345 ; Riscv:u|ExStage:executionStage|exMemRg[26]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.018      ; 0.467      ;
; 0.346 ; Riscv:u|ExStage:executionStage|exMemRg[38]   ; Riscv:u|MemStage:memStage|memRg[6]                                                                                            ; clock        ; clock       ; 0.000        ; 0.251      ; 0.681      ;
; 0.348 ; int_res                                      ; Riscv:u|ExStage:executionStage|exMemRg[67]                                                                                    ; clock        ; clock       ; 0.000        ; 0.247      ; 0.679      ;
; 0.351 ; Riscv:u|ExStage:executionStage|exMemRg[19]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.491      ;
; 0.352 ; Riscv:u|ExStage:executionStage|exMemRg[6]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.025      ; 0.481      ;
; 0.354 ; Riscv:u|ExStage:executionStage|exMemRg[27]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.018      ; 0.476      ;
; 0.355 ; Riscv:u|ExStage:executionStage|exMemRg[36]   ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.496      ;
; 0.356 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]       ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.481      ;
; 0.359 ; int_res                                      ; Riscv:u|ExStage:executionStage|exMemRg[53]                                                                                    ; clock        ; clock       ; 0.000        ; 0.249      ; 0.692      ;
; 0.359 ; Riscv:u|ExStage:executionStage|exMemRg[8]    ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.025      ; 0.488      ;
; 0.360 ; Riscv:u|FetchStage:fetchStage|pcRg[3]        ; Riscv:u|FetchStage:fetchStage|ifRg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.050      ; 0.494      ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.373   ; 0.132 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -10.373   ; 0.132 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -4033.335 ; 0.0   ; 0.0      ; 0.0     ; -1123.711           ;
;  clock           ; -4033.335 ; 0.000 ; N/A      ; N/A     ; -1123.711           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rxd                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1028608  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1028608  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May  4 18:03:52 2020
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.373           -4033.335 clock 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1123.711 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.478           -3645.165 clock 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.335               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1123.183 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.795           -1671.028 clock 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1117.480 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 924 megabytes
    Info: Processing ended: Mon May  4 18:03:56 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


