Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: schematic_src_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schematic_src_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schematic_src_1"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : schematic_src_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"real_micro_blaze_1"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\usart_module.v" into library work
Parsing module <my_usart>.
Analyzing Verilog file "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\real_micro_blaze_1\microblaze_mcs_v1_4.v" into library work
Parsing module <microblaze_mcs_v1_4>.
Analyzing Verilog file "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" into library work
Parsing module <schematic_src_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 46: Module <microblaze_mcs_v1_4> does not have a port named <clk>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 47: Module <microblaze_mcs_v1_4> does not have a port named <gpi1>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 48: Module <microblaze_mcs_v1_4> does not have a port named <gpi2>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 49: Module <microblaze_mcs_v1_4> does not have a port named <gpi3>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 50: Module <microblaze_mcs_v1_4> does not have a port named <gpi4>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 51: Module <microblaze_mcs_v1_4> does not have a port named <intc_interrupt>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 52: Module <microblaze_mcs_v1_4> does not have a port named <reset>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 53: Module <microblaze_mcs_v1_4> does not have a port named <uart_rx>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 54: Module <microblaze_mcs_v1_4> does not have a port named <gpo1>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 55: Module <microblaze_mcs_v1_4> does not have a port named <gpo2>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 56: Module <microblaze_mcs_v1_4> does not have a port named <gpo3>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 57: Module <microblaze_mcs_v1_4> does not have a port named <gpo4>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 58: Module <microblaze_mcs_v1_4> does not have a port named <intc_irq>.
WARNING:HDLCompiler:25 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 59: Module <microblaze_mcs_v1_4> does not have a port named <uart_tx>.
WARNING:HDLCompiler:1016 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 46: Port Clk is not connected to this instance

Elaborating module <schematic_src_1>.

Elaborating module <my_usart>.
WARNING:HDLCompiler:413 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\usart_module.v" Line 61: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\usart_module.v" Line 75: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 45: Assignment to gio ignored, since the identifier is never used

Elaborating module <microblaze_mcs_v1_4>.
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 46: Cannot find port clk on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 47: Cannot find port gpi1 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 48: Cannot find port gpi2 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 49: Cannot find port gpi3 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 50: Cannot find port gpi4 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 51: Cannot find port intc_interrupt on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 52: Cannot find port reset on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 53: Cannot find port uart_rx on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 54: Cannot find port gpo1 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 55: Cannot find port gpo2 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 56: Cannot find port gpo3 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 57: Cannot find port gpo4 on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 58: Cannot find port intc_irq on this module
ERROR:HDLCompiler:267 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 59: Cannot find port uart_tx on this module
Module schematic_src_1 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\fpga_project\cpu_ise\cpu_wi\core_2\core_2\schematic_src_1.vf" Line 23: Empty module <schematic_src_1> remains a black box.
--> 

Total memory usage is 262812 kilobytes

Number of errors   :   14 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    0 (   0 filtered)

