From c5ab013cf0829c165173f4a3917869f12e72fd0d Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E5=BC=A0=E6=99=B4?= <zhangqing@rock-chips.com>
Date: Fri, 10 Oct 2014 15:18:47 +0800
Subject: [PATCH] rk312x:clk:modify apll_clk 600M when init

---
 arch/arm/boot/dts/rk312x.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index cdff07885d4f..3d8e113759c0 100755
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -288,7 +288,7 @@
 			<&clk_tsp &clk_gpll_div2>, <&clk_nandc &clk_gpll_div2>,
 			<&clk_mac_pll &clk_cpll>;
 		rockchip,clocks-init-rate =
-			<&clk_core 816000000>, <&clk_gpll 594000000>,
+			<&clk_core 600000000>, <&clk_gpll 594000000>,
 	 		<&clk_cpll 400000000>, <&aclk_cpu 300000000>,
 			<&hclk_cpu_pre 150000000>, <&pclk_cpu_pre 75000000>,
 			<&aclk_peri 300000000>, <&hclk_peri_pre 150000000>,
-- 
2.35.3

