{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746849514379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746849514380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 10:58:34 2025 " "Processing started: Sat May 10 10:58:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746849514380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849514380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849514380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746849517920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746849517920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849531911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849531911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "parallel_serial.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849531944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849531944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "i2c_protocol.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849531972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849531972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "config_codec.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849531976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849531976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849531998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849531998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_parallel " "Found entity 1: serial_parallel" {  } { { "serial_parallel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/serial_parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_bandpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_bandpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_bandpass " "Found entity 1: fir_57tap_bandpass" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_lowpass " "Found entity 1: fir_57tap_lowpass" {  } { { "fir_57tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_highpass " "Found entity 1: fir_57tap_highpass" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ampl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ampl " "Found entity 1: ampl" {  } { { "ampl.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/ampl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746849532162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849532162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746849532387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.sv" "pll_inst" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532587 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746849532662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746849532665 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746849532665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_57tap_lowpass fir_57tap_lowpass:lowpass_fillter " "Elaborating entity \"fir_57tap_lowpass\" for hierarchy \"fir_57tap_lowpass:lowpass_fillter\"" {  } { { "top.sv" "lowpass_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_lowpass.sv(253) " "Verilog HDL assignment warning at fir_57tap_lowpass.sv(253): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_lowpass.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532749 "|top|fir_57tap_lowpass:lowpass_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_57tap_bandpass fir_57tap_bandpass:bandpass_fillter " "Elaborating entity \"fir_57tap_bandpass\" for hierarchy \"fir_57tap_bandpass:bandpass_fillter\"" {  } { { "top.sv" "bandpass_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(11) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532830 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(12) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532830 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(13) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532830 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(14) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532830 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(15) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(15): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532830 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(16) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532830 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(17) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(21) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(22) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(23) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(24) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(25) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(26) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(27) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(28) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(29) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(29): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532831 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(30) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(31) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(32) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(46) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(47) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(47): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(48) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(48): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(49) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(50) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(51) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(52) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532832 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(53) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(54) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(55) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(56) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(57) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(61) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(61): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(62) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(63) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532833 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(64) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(64): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532834 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(65) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532834 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(66) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532834 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(67) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(67): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532834 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_bandpass.sv(253) " "Verilog HDL assignment warning at fir_57tap_bandpass.sv(253): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532834 "|top|fir_57tap_bandpass:bandpass_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_57tap_highpass fir_57tap_highpass:highpass_fillter " "Elaborating entity \"fir_57tap_highpass\" for hierarchy \"fir_57tap_highpass:highpass_fillter\"" {  } { { "top.sv" "highpass_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(16) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532893 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(17) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532893 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(18) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532893 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(19) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532894 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(20) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532894 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(21) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532894 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(22) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532894 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(32) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532894 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(33) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532894 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(34) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(35) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(36) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(37) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(38) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(38): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(40) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(41) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(42) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532895 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(43) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(43): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(44) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(44): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(45) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(46) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(56) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(57) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(58) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(58): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532896 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(59) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(59): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532897 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(60) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532897 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(61) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(61): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532897 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(62) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532897 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_highpass.sv(253) " "Verilog HDL assignment warning at fir_57tap_highpass.sv(253): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746849532897 "|top|fir_57tap_highpass:highpass_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ampl ampl:ampl_lowpass " "Elaborating entity \"ampl\" for hierarchy \"ampl:ampl_lowpass\"" {  } { { "top.sv" "ampl_lowpass" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:button_debounce_1 " "Elaborating entity \"button\" for hierarchy \"button:button_debounce_1\"" {  } { { "top.sv" "button_debounce_1" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_codec config_codec:confic_i2c " "Elaborating entity \"config_codec\" for hierarchy \"config_codec:confic_i2c\"" {  } { { "top.sv" "confic_i2c" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849532959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_protocol i2c_protocol:i2c " "Elaborating entity \"i2c_protocol\" for hierarchy \"i2c_protocol:i2c\"" {  } { { "top.sv" "i2c" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849533020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_serial parallel_serial:send_data " "Elaborating entity \"parallel_serial\" for hierarchy \"parallel_serial:send_data\"" {  } { { "top.sv" "send_data" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849533046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_parallel serial_parallel:receive_data " "Elaborating entity \"serial_parallel\" for hierarchy \"serial_parallel:receive_data\"" {  } { { "top.sv" "receive_data" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849533071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746849544824 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "687 " "687 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746849548641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 1 0 0 " "Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746849553442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746849553442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[6\] " "No output dependent on input pin \"i_SW\[6\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746849555712 "|top|i_SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[7\] " "No output dependent on input pin \"i_SW\[7\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746849555712 "|top|i_SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[8\] " "No output dependent on input pin \"i_SW\[8\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746849555712 "|top|i_SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[1\] " "No output dependent on input pin \"i_KEY\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746849555712 "|top|i_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[2\] " "No output dependent on input pin \"i_KEY\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746849555712 "|top|i_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[3\] " "No output dependent on input pin \"i_KEY\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746849555712 "|top|i_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746849555712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7746 " "Implemented 7746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746849555759 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746849555759 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746849555759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7645 " "Implemented 7645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746849555759 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746849555759 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "77 " "Implemented 77 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746849555759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746849555759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746849555888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 10:59:15 2025 " "Processing ended: Sat May 10 10:59:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746849555888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746849555888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746849555888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746849555888 ""}
