{
    "nl": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/49-openroad-fillinsertion/state_machine.nl.v",
    "pnl": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/49-openroad-fillinsertion/state_machine.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/49-openroad-fillinsertion/state_machine.def",
    "lef": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/55-magic-writelef/state_machine.lef",
    "openroad-lef": null,
    "odb": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/49-openroad-fillinsertion/state_machine.odb",
    "sdc": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/49-openroad-fillinsertion/state_machine.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/nom_tt_025C_1v80/state_machine__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/nom_ss_100C_1v60/state_machine__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/nom_ff_n40C_1v95/state_machine__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/min_tt_025C_1v80/state_machine__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/min_ss_100C_1v60/state_machine__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/min_ff_n40C_1v95/state_machine__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/max_tt_025C_1v80/state_machine__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/max_ss_100C_1v60/state_machine__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/max_ff_n40C_1v95/state_machine__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/50-openroad-rcx/nom/state_machine.nom.spef",
        "min_*": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/50-openroad-rcx/min/state_machine.min.spef",
        "max_*": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/50-openroad-rcx/max/state_machine.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/nom_tt_025C_1v80/state_machine__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/nom_ss_100C_1v60/state_machine__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/nom_ff_n40C_1v95/state_machine__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/min_tt_025C_1v80/state_machine__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/min_ss_100C_1v60/state_machine__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/min_ff_n40C_1v95/state_machine__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/max_tt_025C_1v80/state_machine__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/max_ss_100C_1v60/state_machine__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/51-openroad-stapostpnr/max_ff_n40C_1v95/state_machine__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/53-magic-streamout/state_machine.mag",
    "gds": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/53-magic-streamout/state_machine.gds",
    "mag_gds": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/53-magic-streamout/state_machine.magic.gds",
    "klayout_gds": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/54-klayout-streamout/state_machine.klayout.gds",
    "json_h": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/05-yosys-jsonheader/state_machine.h.json",
    "vh": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/27-odb-writeverilogheader/state_machine.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 351,
        "design__instance__area": 2509.91,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 5.244968269835226e-05,
        "power__switching__total": 0.00011716962035279721,
        "power__leakage__total": 2.995140357953119e-09,
        "power__total": 0.00016962230438366532,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.203671,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.03599,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 2,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.0,
        "clock__skew__worst_setup": 0.0,
        "timing__hold__ws": 4.041897,
        "timing__setup__ws": 2.265697,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": 0.0,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": 0.0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 145.0 50.0",
        "design__core__bbox": "5.52 10.88 139.38 38.08",
        "design__io": 95,
        "design__die__area": 7250,
        "design__core__area": 3640.99,
        "design__instance__count__stdcell": 351,
        "design__instance__area__stdcell": 2509.91,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.689347,
        "design__instance__utilization__stdcell": 0.689347,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 8632.52,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 315,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 192,
        "route__wirelength__iter:1": 9500,
        "route__drc_errors__iter:2": 96,
        "route__wirelength__iter:2": 9468,
        "route__drc_errors__iter:3": 82,
        "route__wirelength__iter:3": 9478,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 9457,
        "route__drc_errors": 0,
        "route__wirelength": 9457,
        "route__vias": 1982,
        "route__vias__singlecut": 1982,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 171.1,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.614542,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 2.300133,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.049581,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.678389,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.192227,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.064941,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 2,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.591791,
        "timing__setup__ws__corner:min_ss_100C_1v60": 2.352666,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.041897,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 4.698222,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.20861,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.015265,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.623018,
        "timing__setup__ws__corner:max_ss_100C_1v60": 2.265697,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.053187,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 4.663943,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_1v80": 1.79919,
        "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_1v80": 0.000211843,
        "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_1v80": 0.000808794,
        "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_1v80": 0.00063631,
        "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_1v80": 0.000173544,
        "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_1v80": 0.00063631,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000212,
        "ir__drop__worst": 0.000809,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0
    }
}