#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 19 15:11:48 2019
# Process ID: 29624
# Current directory: /home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.runs/synth_1
# Command line: vivado -log DispAdder4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DispAdder4.tcl
# Log file: /home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.runs/synth_1/DispAdder4.vds
# Journal file: /home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DispAdder4.tcl -notrace
Command: synth_design -top DispAdder4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29711 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1378.820 ; gain = 26.809 ; free physical = 2641 ; free virtual = 13141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DispAdder4' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/DispAdder4.vhd:27]
INFO: [Synth 8-3491] module 'Adder4' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:15' bound to instance 'U1' of component 'Adder4' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/DispAdder4.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder4' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:24]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/imports/Adder1.vhd:14' bound to instance 'ls_cell' of component 'Adder1' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Adder1' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/imports/Adder1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Adder1' (1#1) [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/imports/Adder1.vhd:20]
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/imports/Adder1.vhd:14' bound to instance 'mid_cell' of component 'Adder1' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:42]
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/imports/Adder1.vhd:14' bound to instance 'mid_cell' of component 'Adder1' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:42]
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/imports/Adder1.vhd:14' bound to instance 'ms_cell' of component 'Adder1' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Adder4' (2#1) [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:24]
INFO: [Synth 8-3491] module 'Bin2Hex' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Bin2Hex.vhd:24' bound to instance 'U2' of component 'Bin2Hex' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/DispAdder4.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Bin2Hex' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Bin2Hex.vhd:30]
INFO: [Synth 8-226] default block is never used [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Bin2Hex.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Bin2Hex' (3#1) [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Bin2Hex.vhd:30]
INFO: [Synth 8-3491] module 'Bin2Hex' declared at '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/Bin2Hex.vhd:24' bound to instance 'U3' of component 'Bin2Hex' [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/DispAdder4.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'DispAdder4' (4#1) [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/sources_1/new/DispAdder4.vhd:27]
WARNING: [Synth 8-3917] design DispAdder4 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.570 ; gain = 71.559 ; free physical = 2654 ; free virtual = 13155
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.570 ; gain = 71.559 ; free physical = 2653 ; free virtual = 13154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.570 ; gain = 71.559 ; free physical = 2653 ; free virtual = 13154
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/constrs_1/imports/Desktop/DispAdder4.xdc]
Finished Parsing XDC File [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/constrs_1/imports/Desktop/DispAdder4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.srcs/constrs_1/imports/Desktop/DispAdder4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DispAdder4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DispAdder4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000 ; free physical = 2395 ; free virtual = 12895
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000 ; free physical = 2396 ; free virtual = 12897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000 ; free physical = 2396 ; free virtual = 12897
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000 ; free physical = 2396 ; free virtual = 12897
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.430 ; gain = 369.418 ; free physical = 2466 ; free virtual = 12964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.430 ; gain = 369.418 ; free physical = 2466 ; free virtual = 12964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.430 ; gain = 369.418 ; free physical = 2468 ; free virtual = 12966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.430 ; gain = 369.418 ; free physical = 2458 ; free virtual = 12957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Adder1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design DispAdder4 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design DispAdder4 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1721.430 ; gain = 369.418 ; free physical = 2447 ; free virtual = 12948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1729.430 ; gain = 377.418 ; free physical = 2324 ; free virtual = 12825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1729.430 ; gain = 377.418 ; free physical = 2324 ; free virtual = 12825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2322 ; free virtual = 12823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT6 |     9|
|5     |IBUF |     8|
|6     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.445 ; gain = 387.434 ; free physical = 2323 ; free virtual = 12823
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1739.445 ; gain = 89.574 ; free physical = 2377 ; free virtual = 12877
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.453 ; gain = 387.434 ; free physical = 2377 ; free virtual = 12877
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.445 ; gain = 0.000 ; free physical = 2319 ; free virtual = 12820
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.445 ; gain = 394.625 ; free physical = 2374 ; free virtual = 12875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.445 ; gain = 0.000 ; free physical = 2374 ; free virtual = 12875
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phantom/downloads/DispAdder4/DispAdder4/DispAdder4.runs/synth_1/DispAdder4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DispAdder4_utilization_synth.rpt -pb DispAdder4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 15:12:27 2019...
