{"vcs1":{"timestamp_begin":1750484582.296519434, "rt":0.98, "ut":0.41, "st":0.10}}
{"vcselab":{"timestamp_begin":1750484583.379229276, "rt":0.75, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750484584.208702936, "rt":0.20, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750484581.900539641}
{"VCS_COMP_START_TIME": 1750484581.900539641}
{"VCS_COMP_END_TIME": 1750484586.930193166}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2562014}}
{"stitch_vcselab": {"peak_mem": 2562073}}
