// Seed: 3593446132
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2
);
  supply1 id_4, id_5;
  assign module_2.id_4 = 0;
  assign id_4 = -1;
endmodule
module module_0 (
    input supply1 module_1,
    output tri0 id_1,
    output wor id_2
    , id_6,
    input wand id_3,
    output tri0 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = id_0 == -1;
endmodule
module module_2 (
    input wor id_0
    , id_6,
    input wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wire id_4
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4
  );
endmodule
