Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Sep  5 16:38:14 2025
| Host              : jungho_idsl running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file deconv_top_timing_summary_routed.rpt -pb deconv_top_timing_summary_routed.pb -rpx deconv_top_timing_summary_routed.rpx -warn_on_violation
| Design            : deconv_top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
DPIR-2     Warning           Asynchronous driver check    30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7687)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22489)
5. checking no_input_delay (131)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7687)
---------------------------
 There are 7687 register/latch pins with no clock driven by root clock pin: axi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22489)
----------------------------------------------------
 There are 22489 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (131)
--------------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                18831          inf        0.000                      0                18831           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         18831 Endpoints
Min Delay         18831 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            s_data_keep_reg[118]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 0.514ns (10.368%)  route 4.442ns (89.632%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.442     4.956    genblk1[15].deconv_n_5
    SLICE_X95Y119        FDCE                                         f  s_data_keep_reg[118]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            s_data_keep_reg[84]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 0.514ns (10.368%)  route 4.442ns (89.632%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.442     4.956    genblk1[15].deconv_n_5
    SLICE_X95Y119        FDCE                                         f  s_data_keep_reg[84]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            s_data_keep_reg[98]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 0.514ns (10.368%)  route 4.442ns (89.632%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.442     4.956    genblk1[15].deconv_n_5
    SLICE_X95Y119        FDCE                                         f  s_data_keep_reg[98]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            s_data_keep_reg[120]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 0.514ns (10.370%)  route 4.441ns (89.630%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.441     4.955    genblk1[15].deconv_n_5
    SLICE_X95Y119        FDCE                                         f  s_data_keep_reg[120]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            s_data_keep_reg[80]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 0.514ns (10.370%)  route 4.441ns (89.630%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.441     4.955    genblk1[15].deconv_n_5
    SLICE_X95Y119        FDCE                                         f  s_data_keep_reg[80]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            s_data_keep_reg[88]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 0.514ns (10.370%)  route 4.441ns (89.630%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.441     4.955    genblk1[15].deconv_n_5
    SLICE_X95Y119        FDCE                                         f  s_data_keep_reg[88]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            genblk1[15].deconv/tree_0_1_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 0.514ns (10.384%)  route 4.434ns (89.616%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.434     4.948    genblk1[15].deconv/axi_reset_n_IBUF
    SLICE_X87Y106        FDCE                                         f  genblk1[15].deconv/tree_0_1_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            genblk1[15].deconv/tree_0_1_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 0.514ns (10.384%)  route 4.434ns (89.616%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.434     4.948    genblk1[15].deconv/axi_reset_n_IBUF
    SLICE_X87Y106        FDCE                                         f  genblk1[15].deconv/tree_0_1_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            genblk1[15].deconv/tree_0_1_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 0.514ns (10.384%)  route 4.434ns (89.616%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.434     4.948    genblk1[15].deconv/axi_reset_n_IBUF
    SLICE_X87Y106        FDCE                                         f  genblk1[15].deconv/tree_0_1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            genblk1[15].deconv/tree_0_1_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 0.514ns (10.384%)  route 4.434ns (89.616%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6493, routed)        4.434     4.948    genblk1[15].deconv/axi_reset_n_IBUF
    SLICE_X87Y106        FDCE                                         f  genblk1[15].deconv/tree_0_1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 window_1_reg[10][16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[10].deconv/input_1_0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDCE                         0.000     0.000 r  window_1_reg[10][16]/C
    SLICE_X80Y128        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_1_reg[10][16]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[10].deconv/input_1_0_reg[7]_0[16]
    SLICE_X80Y128        FDCE                                         r  genblk1[10].deconv/input_1_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_2_reg[10][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[10].deconv/input_2_0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDCE                         0.000     0.000 r  window_2_reg[10][22]/C
    SLICE_X78Y137        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_2_reg[10][22]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[10].deconv/input_2_0_reg[7]_0[22]
    SLICE_X78Y137        FDCE                                         r  genblk1[10].deconv/input_2_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_0_reg[11][19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[11].deconv/input_0_0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDCE                         0.000     0.000 r  window_0_reg[11][19]/C
    SLICE_X89Y130        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_0_reg[11][19]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[11].deconv/Q[19]
    SLICE_X89Y130        FDCE                                         r  genblk1[11].deconv/input_0_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_2_reg[13][17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[13].deconv/input_2_0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDCE                         0.000     0.000 r  window_2_reg[13][17]/C
    SLICE_X69Y126        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_2_reg[13][17]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[13].deconv/input_2_0_reg[7]_0[17]
    SLICE_X69Y126        FDCE                                         r  genblk1[13].deconv/input_2_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_2_reg[13][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[13].deconv/input_2_0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDCE                         0.000     0.000 r  window_2_reg[13][22]/C
    SLICE_X69Y126        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_2_reg[13][22]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[13].deconv/input_2_0_reg[7]_0[22]
    SLICE_X69Y126        FDCE                                         r  genblk1[13].deconv/input_2_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_0_reg[2][17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].deconv/input_0_0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y165        FDCE                         0.000     0.000 r  window_0_reg[2][17]/C
    SLICE_X80Y165        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_0_reg[2][17]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[2].deconv/Q[17]
    SLICE_X80Y165        FDCE                                         r  genblk1[2].deconv/input_0_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_1_reg[2][19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].deconv/input_1_0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y169        FDCE                         0.000     0.000 r  window_1_reg[2][19]/C
    SLICE_X75Y169        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_1_reg[2][19]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[2].deconv/input_1_0_reg[7]_0[19]
    SLICE_X75Y169        FDCE                                         r  genblk1[2].deconv/input_1_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_0_reg[3][23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[3].deconv/input_0_0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y165        FDCE                         0.000     0.000 r  window_0_reg[3][23]/C
    SLICE_X66Y165        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_0_reg[3][23]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[3].deconv/Q[23]
    SLICE_X66Y165        FDCE                                         r  genblk1[3].deconv/input_0_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_1_reg[3][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[3].deconv/input_1_0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y170        FDCE                         0.000     0.000 r  window_1_reg[3][22]/C
    SLICE_X66Y170        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_1_reg[3][22]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[3].deconv/input_1_0_reg[7]_0[22]
    SLICE_X66Y170        FDCE                                         r  genblk1[3].deconv/input_1_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_1_reg[5][16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[5].deconv/input_1_0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y184        FDCE                         0.000     0.000 r  window_1_reg[5][16]/C
    SLICE_X86Y184        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  window_1_reg[5][16]/Q
                         net (fo=1, routed)           0.033     0.072    genblk1[5].deconv/input_1_0_reg[7]_0[16]
    SLICE_X86Y184        FDCE                                         r  genblk1[5].deconv/input_1_0_reg[0]/D
  -------------------------------------------------------------------    -------------------





