module Pulse( input clk, button,
				  output reg led
				);
reg [29:0] cnt;
initial cnt <= 30'd0;
initial led <= 1'b0;

reg f;
initial f <= 1'b0;


always @(posedge clk) begin
		
		
		if (button < 1'b1) begin
			f <= 1'b1;
		end
			
			
		if (f == 1'b1) begin
			led <= 1'b1;
			cnt <= cnt + 1'b1;
		end	
			
			
		if (cnt == 30'd255) begin		   
			cnt <= cnt - 30'd255;
			f <= f - 1'b1;
			led <= 1'b0;	
		end		
			
		
	end

endmodule

