Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Aug  5 11:44:40 2025
| Host         : sjlee running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route_util_hier.rpt
| Design       : TIP_HELLO_FPGA
| Device       : xcku19p-ffvj1760-3-e
| Speed File   : -3
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
|                                            Instance                                           |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
| TIP_HELLO_FPGA                                                                                |                                                                            (top) |     127250 |      91893 |   34520 |  837 | 125444 |     50 |      2 |   16 |         62 |
|   (TIP_HELLO_FPGA)                                                                            |                                                                            (top) |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|   dbg_hub                                                                                     |                                                                          dbg_hub |        446 |        426 |      20 |    0 |    753 |      0 |      0 |    0 |          0 |
|     (dbg_hub)                                                                                 |                                                                          dbg_hub |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     inst                                                                                      |                                                       dbg_hub_xsdbm_v3_0_0_xsdbm |        446 |        426 |      20 |    0 |    753 |      0 |      0 |    0 |          0 |
|       BSCANID.u_xsdbm_id                                                                      |                                                    dbg_hub_xsdbm_v3_0_0_xsdbm_id |        446 |        426 |      20 |    0 |    753 |      0 |      0 |    0 |          0 |
|         (BSCANID.u_xsdbm_id)                                                                  |                                                    dbg_hub_xsdbm_v3_0_0_xsdbm_id |         33 |         33 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.UUT_MASTER                                                                  |                                                   dbg_hub_xsdbm_v3_0_0_icon2xsdb |        278 |        258 |      20 |    0 |    566 |      0 |      0 |    0 |          0 |
|           U_ICON_INTERFACE                                                                    |                                                          dbg_hub_xsdbm_v3_0_0_if |        160 |        140 |      20 |    0 |    456 |      0 |      0 |    0 |          0 |
|             (U_ICON_INTERFACE)                                                                |                                                          dbg_hub_xsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             U_CMD1                                                                            |                                                     dbg_hub_xsdbm_v3_0_0_ctl_reg |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_CMD2                                                                            |                                                    dbg_hub_xsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_CMD3                                                                            |                                                  dbg_hub_xsdbm_v3_0_0_stat_reg_0 |          5 |          5 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_CMD4                                                                            |                                     dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |         14 |         14 |       0 |    0 |     62 |      0 |      0 |    0 |          0 |
|             U_CMD5                                                                            |                                     dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |          7 |          7 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|             U_CMD6_RD                                                                         |                                                       dbg_hub_xsdbm_v3_0_0_rdreg |         65 |         55 |      10 |    0 |    134 |      0 |      0 |    0 |          0 |
|               (U_CMD6_RD)                                                                     |                                                       dbg_hub_xsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               U_RD_FIFO                                                                       |                                                      dbg_hub_xsdbm_v3_0_0_rdfifo |         63 |         53 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                 (U_RD_FIFO)                                                                   |                                                      dbg_hub_xsdbm_v3_0_0_rdfifo |         20 |         20 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                         |                                   dbg_hub_fifo_generator_v13_1_5__parameterized0 |         43 |         33 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                                     |                                   dbg_hub_fifo_generator_v13_1_5__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                               |                             dbg_hub_fifo_generator_v13_1_5_synth__parameterized0 |         43 |         33 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                              |                                       dbg_hub_fifo_generator_top__parameterized0 |         43 |         33 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                                  |                                   dbg_hub_fifo_generator_ramfifo__parameterized0 |         43 |         33 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |                                                            dbg_hub_clk_x_pntrs_8 |         12 |         12 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                        |                                                            dbg_hub_clk_x_pntrs_8 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                |                                       dbg_hub_synchronizer_ff__parameterized0_20 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                |                                       dbg_hub_synchronizer_ff__parameterized0_21 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                |                                       dbg_hub_synchronizer_ff__parameterized0_22 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                |                                       dbg_hub_synchronizer_ff__parameterized0_23 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                 dbg_hub_rd_logic__parameterized0 |         14 |         14 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                                  dbg_hub_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                           gras.rsts                                                           |                                                    dbg_hub_rd_status_flags_as_18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           grhf.rhf                                                            |                                     dbg_hub_rd_handshaking_flags__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           rpntr                                                               |                                                           dbg_hub_rd_bin_cntr_19 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                 dbg_hub_wr_logic__parameterized0 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                           gwas.wsts                                                           |                                                    dbg_hub_wr_status_flags_as_15 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           gwhf.whf                                                            |                                                  dbg_hub_wr_handshaking_flags_16 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           wpntr                                                               |                                                           dbg_hub_wr_bin_cntr_17 |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                                   dbg_hub_memory__parameterized0 |         10 |          0 |      10 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                                   dbg_hub_memory__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                                                  dbg_hub_dmem_14 |         10 |          0 |      10 |    0 |     16 |      0 |      0 |    0 |          0 |
|                         rstblk                                                                |                                                      dbg_hub_reset_blk_ramfifo_9 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                            |                                                      dbg_hub_reset_blk_ramfifo_9 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |                                                       dbg_hub_synchronizer_ff_10 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |                                                       dbg_hub_synchronizer_ff_11 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |                                                       dbg_hub_synchronizer_ff_12 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |                                                       dbg_hub_synchronizer_ff_13 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             U_CMD6_WR                                                                         |                                                       dbg_hub_xsdbm_v3_0_0_wrreg |         40 |         30 |      10 |    0 |    110 |      0 |      0 |    0 |          0 |
|               (U_CMD6_WR)                                                                     |                                                       dbg_hub_xsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               U_WR_FIFO                                                                       |                                                      dbg_hub_xsdbm_v3_0_0_wrfifo |         38 |         28 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                 (U_WR_FIFO)                                                                   |                                                      dbg_hub_xsdbm_v3_0_0_wrfifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                         |                                                   dbg_hub_fifo_generator_v13_1_5 |         37 |         27 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                                     |                                                   dbg_hub_fifo_generator_v13_1_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                               |                                             dbg_hub_fifo_generator_v13_1_5_synth |         37 |         27 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                              |                                                       dbg_hub_fifo_generator_top |         37 |         27 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                                  |                                                   dbg_hub_fifo_generator_ramfifo |         37 |         27 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |                                                              dbg_hub_clk_x_pntrs |         11 |         11 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                        |                                                              dbg_hub_clk_x_pntrs |          9 |          9 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                |                                          dbg_hub_synchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                |                                        dbg_hub_synchronizer_ff__parameterized0_5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                |                                        dbg_hub_synchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                |                                        dbg_hub_synchronizer_ff__parameterized0_7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                                 dbg_hub_rd_logic |          9 |          9 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                           gras.rsts                                                           |                                                       dbg_hub_rd_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           grhf.rhf                                                            |                                                     dbg_hub_rd_handshaking_flags |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           rpntr                                                               |                                                              dbg_hub_rd_bin_cntr |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                                 dbg_hub_wr_logic |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                           gwas.wsts                                                           |                                                       dbg_hub_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           gwhf.whf                                                            |                                                     dbg_hub_wr_handshaking_flags |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           wpntr                                                               |                                                              dbg_hub_wr_bin_cntr |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                                                   dbg_hub_memory |         10 |          0 |      10 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                                                     dbg_hub_dmem |         10 |          0 |      10 |    0 |     16 |      0 |      0 |    0 |          0 |
|                         rstblk                                                                |                                                        dbg_hub_reset_blk_ramfifo |          2 |          2 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                            |                                                        dbg_hub_reset_blk_ramfifo |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |                                                          dbg_hub_synchronizer_ff |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |                                                        dbg_hub_synchronizer_ff_2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |                                                        dbg_hub_synchronizer_ff_3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |                                                        dbg_hub_synchronizer_ff_4 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             U_CMD7_CTL                                                                        |                                                   dbg_hub_xsdbm_v3_0_0_ctl_reg_1 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_CMD7_STAT                                                                       |                                    dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             U_STATIC_STATUS                                                                   |                                            dbg_hub_xsdbm_v3_0_0_if_static_status |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                           |                                                    dbg_hub_xsdbm_v3_0_0_addr_ctl |         18 |         18 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                      |                                             dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |         23 |         23 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_CONTROLLER                                                               |                                                     dbg_hub_xsdbm_v3_0_0_bus_ctl |         69 |         69 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                                                           |                                                     dbg_hub_xsdbm_v3_0_0_bus_ctl |          6 |          6 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|             U_RD_ABORT_FLAG                                                                   |                                 dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             U_RD_REQ_FLAG                                                                     |                                                 dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             U_TIMER                                                                           |                                                 dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |         49 |         49 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                       |                                              dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |         10 |         10 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                                   |                                              dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |          2 |          2 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             U_RD_DIN_BUS_MUX                                                                  |                                                 dbg_hub_ltlib_v1_0_1_generic_mux |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.U_ICON                                                                      |                                                        dbg_hub_xsdbm_v3_0_0_icon |         16 |         16 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|           (CORE_XSDB.U_ICON)                                                                  |                                                        dbg_hub_xsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           U_CMD                                                                               |                                                  dbg_hub_xsdbm_v3_0_0_cmd_decode |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|           U_STAT                                                                              |                                                        dbg_hub_xsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           U_SYNC                                                                              |                                                        dbg_hub_xsdbm_v3_0_0_sync |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                         |                                                       dbg_hub_ltlib_v1_0_1_bscan |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                       |                                                dbg_hub_xsdbm_v3_0_0_bscan_switch |        120 |        120 |       0 |    0 |    125 |      0 |      0 |    0 |          0 |
|   i_platform                                                                                  |                                                                        TIP_HELLO |     126805 |      91468 |   34500 |  837 | 124690 |     50 |      2 |   16 |         62 |
|     U_BNN_TOP                                                                                 |                                                                          bnn_top |      70543 |      53316 |   17172 |   55 |  72496 |      0 |      0 |   16 |         52 |
|       U_AXI_MASTER                                                                            |                                                                     axi_master_c |        310 |        162 |     148 |    0 |    186 |      0 |      0 |    0 |          0 |
|         (U_AXI_MASTER)                                                                        |                                                                     axi_master_c |         62 |         62 |       0 |    0 |    146 |      0 |      0 |    0 |          0 |
|         WAXI_FIFO                                                                             |                                                                        sync_fifo |        248 |        100 |     148 |    0 |     40 |      0 |      0 |    0 |          0 |
|       U_BNN_APB_IF                                                                            |                                                                       bnn_apb_if |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|       U_BNN_Ctrl                                                                              |                                                                         BNN_Ctrl |       6949 |       6949 |       0 |    0 |   4019 |      0 |      0 |    0 |          0 |
|       U_BNN_CtrlReg                                                                           |                                                                      BNN_CtrlReg |        104 |        104 |       0 |    0 |   1667 |      0 |      0 |    0 |          0 |
|       U_BNN_REG_BLOCK                                                                         |                                                                     Bnn_RegBlock |        893 |        893 |       0 |    0 |   2449 |      0 |      0 |    0 |          0 |
|       U_nnp_top                                                                               |                                                                          nnp_top |      62557 |      45478 |   17024 |   55 |  64143 |      0 |      0 |   16 |         52 |
|         GEN_PEA[0].U_PEA                                                                      |                                                                              PEA |       3421 |       3421 |       0 |    0 |   6026 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[0].U_PEA)                                                                  |                                                                              PEA |        427 |        427 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_740 |       1088 |       1088 |       0 |    0 |   2038 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_749 |        395 |        395 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_750 |        345 |        345 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_751 |        348 |        348 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_741 |        967 |        967 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_746 |        288 |        288 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_747 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_748 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_742 |        964 |        964 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_743 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_744 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_745 |        335 |        335 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[1].U_PEA                                                                      |                                                                          PEA_586 |       3421 |       3421 |       0 |    0 |   6026 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[1].U_PEA)                                                                  |                                                                          PEA_586 |        427 |        427 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_728 |       1087 |       1087 |       0 |    0 |   2038 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_737 |        395 |        395 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_738 |        345 |        345 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_739 |        348 |        348 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_729 |        966 |        966 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_734 |        288 |        288 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_735 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_736 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_730 |        966 |        966 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_731 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_732 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_733 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[2].U_PEA                                                                      |                                                                          PEA_587 |       3437 |       3437 |       0 |    0 |   6030 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[2].U_PEA)                                                                  |                                                                          PEA_587 |        427 |        427 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_716 |       1108 |       1108 |       0 |    0 |   2042 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_725 |        396 |        396 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_726 |        365 |        365 |       0 |    0 |    717 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_727 |        348 |        348 |       0 |    0 |    656 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_717 |        964 |        964 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_722 |        287 |        287 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_723 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_724 |        335 |        335 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_718 |        964 |        964 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_719 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_720 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_721 |        335 |        335 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[3].U_PEA                                                                      |                                                                          PEA_588 |       3420 |       3420 |       0 |    0 |   6026 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[3].U_PEA)                                                                  |                                                                          PEA_588 |        427 |        427 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_704 |       1087 |       1087 |       0 |    0 |   2038 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_713 |        395 |        395 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_714 |        345 |        345 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_715 |        348 |        348 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_705 |        965 |        965 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_710 |        287 |        287 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_711 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_712 |        335 |        335 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_706 |        966 |        966 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_707 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_708 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_709 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[4].U_PEA                                                                      |                                                                          PEA_589 |       3421 |       3421 |       0 |    0 |   6026 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[4].U_PEA)                                                                  |                                                                          PEA_589 |        428 |        428 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_692 |       1089 |       1089 |       0 |    0 |   2038 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_701 |        395 |        395 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_702 |        346 |        346 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_703 |        348 |        348 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_693 |        966 |        966 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_698 |        288 |        288 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_699 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_700 |        335 |        335 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_694 |        964 |        964 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_695 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_696 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_697 |        335 |        335 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[5].U_PEA                                                                      |                                                                          PEA_590 |       3426 |       3426 |       0 |    0 |   6026 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[5].U_PEA)                                                                  |                                                                          PEA_590 |        427 |        427 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_680 |       1091 |       1091 |       0 |    0 |   2038 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_689 |        396 |        396 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_690 |        344 |        344 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_691 |        351 |        351 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_681 |        966 |        966 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_686 |        287 |        287 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_687 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_688 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_682 |        966 |        966 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_683 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_684 |        343 |        343 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_685 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[6].U_PEA                                                                      |                                                                          PEA_591 |       3420 |       3420 |       0 |    0 |   6026 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[6].U_PEA)                                                                  |                                                                          PEA_591 |        427 |        427 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_668 |       1087 |       1087 |       0 |    0 |   2038 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_677 |        395 |        395 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_678 |        344 |        344 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_679 |        349 |        349 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_669 |        965 |        965 |       0 |    0 |   1985 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_674 |        287 |        287 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_675 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_676 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_670 |        966 |        966 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_671 |        288 |        288 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_672 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_673 |        336 |        336 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         GEN_PEA[7].U_PEA                                                                      |                                                                          PEA_592 |       4232 |       4232 |       0 |    0 |   6428 |      0 |      0 |    0 |          0 |
|           (GEN_PEA[7].U_PEA)                                                                  |                                                                          PEA_592 |        440 |        440 |       0 |    0 |    227 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                          PER_656 |       1344 |       1344 |       0 |    0 |   2102 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_665 |        395 |        395 |       0 |    0 |    669 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_666 |        345 |        345 |       0 |    0 |    715 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_667 |        604 |        604 |       0 |    0 |    718 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_657 |       1234 |       1234 |       0 |    0 |   2049 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_662 |        288 |        288 |       0 |    0 |    637 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_663 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_664 |        604 |        604 |       0 |    0 |    704 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_658 |       1236 |       1236 |       0 |    0 |   2050 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_659 |        287 |        287 |       0 |    0 |    638 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_660 |        342 |        342 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_661 |        607 |        607 |       0 |    0 |    704 |      0 |      0 |    0 |          0 |
|         U_LPEA                                                                                |                                                                          PEA_593 |       4121 |       4121 |       0 |    0 |   4354 |      0 |      0 |    0 |          0 |
|           (U_LPEA)                                                                            |                                                                          PEA_593 |        150 |        150 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           uut_PER0                                                                            |                                                                              PER |       1400 |       1400 |       0 |    0 |   1619 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_653 |        444 |        444 |       0 |    0 |    553 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_654 |        521 |        521 |       0 |    0 |    533 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_655 |        435 |        435 |       0 |    0 |    533 |      0 |      0 |    0 |          0 |
|           uut_PER1                                                                            |                                                                          PER_648 |       1563 |       1563 |       0 |    0 |   1602 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                           PE_650 |        521 |        521 |       0 |    0 |    536 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                           PE__parameterized0_651 |        521 |        521 |       0 |    0 |    533 |      0 |      0 |    0 |          0 |
|             uut_PE2                                                                           |                                                           PE__parameterized0_652 |        521 |        521 |       0 |    0 |    533 |      0 |      0 |    0 |          0 |
|           uut_PER2                                                                            |                                                                          PER_649 |       1041 |       1041 |       0 |    0 |   1069 |      0 |      0 |    0 |          0 |
|             uut_PE0                                                                           |                                                                               PE |        520 |        520 |       0 |    0 |    536 |      0 |      0 |    0 |          0 |
|             uut_PE1                                                                           |                                                               PE__parameterized0 |        521 |        521 |       0 |    0 |    533 |      0 |      0 |    0 |          0 |
|         U_const_mem_wrapper                                                                   |                                                                const_mem_wrapper |       1088 |         64 |    1024 |    0 |    256 |      0 |      0 |    0 |          0 |
|           u_alpha_memory                                                                      |                                               singleP_bram_model__parameterized1 |        528 |         16 |     512 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u_beta_memory                                                                       |                                           singleP_bram_model__parameterized1_647 |        560 |         48 |     512 |    0 |    128 |      0 |      0 |    0 |          0 |
|         U_fofmap_mem_state_ctrl                                                               |                                                            fofmap_mem_state_ctrl |       2453 |       2453 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|         U_ifmap_mem_state_ctrl                                                                |                                                             ifmap_mem_state_ctrl |       1000 |       1000 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|         U_ifmap_mem_wrapper                                                                   |                                                                ifmap_mem_wrapper |      13184 |        896 |   12288 |    0 |    768 |      0 |      0 |    0 |          0 |
|           u_ifmap_ping0_memory                                                                |                                                               singleP_bram_model |       2304 |        256 |    2048 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u_ifmap_ping1_memory                                                                |                                                           singleP_bram_model_642 |       2240 |        192 |    2048 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u_ifmap_ping2_memory                                                                |                                                           singleP_bram_model_643 |       2240 |        192 |    2048 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u_ifmap_pong0_memory                                                                |                                                           singleP_bram_model_644 |       2112 |         64 |    2048 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u_ifmap_pong1_memory                                                                |                                                           singleP_bram_model_645 |       2240 |        192 |    2048 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u_ifmap_pong2_memory                                                                |                                                           singleP_bram_model_646 |       2112 |         64 |    2048 |    0 |    128 |      0 |      0 |    0 |          0 |
|         U_ifmap_read_ctrl                                                                     |                                                                  ifmap_read_ctrl |       1629 |       1629 |       0 |    0 |    893 |      0 |      0 |    0 |          1 |
|           (U_ifmap_read_ctrl)                                                                 |                                                                  ifmap_read_ctrl |        634 |        634 |       0 |    0 |    222 |      0 |      0 |    0 |          1 |
|           U_pipeline_register_invalid_ctrl                                                    |                                                               pipeline_registerF |         22 |         22 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|           u0_pipeline_register                                                                |                                                                pipeline_register |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           u0_pipeline_register_hold                                                           |                                               pipeline_registerF__parameterized0 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u0_pipeline_register_pwIn                                                           |                                                            pipeline_register_637 |        459 |        459 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           u1_pipeline_register                                                                |                                                            pipeline_register_638 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           u1_pipeline_register_hold                                                           |                                           pipeline_registerF__parameterized0_639 |        128 |        128 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|           u2_pipeline_register                                                                |                                                            pipeline_register_640 |        261 |        261 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           u2_pipeline_register_hold                                                           |                                           pipeline_registerF__parameterized0_641 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|         U_ofmap_ctrl                                                                          |                                                                       ofmap_ctrl |       6892 |       6197 |     640 |   55 |   8443 |      0 |      0 |    0 |         51 |
|           (U_ofmap_ctrl)                                                                      |                                                                       ofmap_ctrl |         74 |         74 |       0 |    0 |    157 |      0 |      0 |    0 |          1 |
|           GEN_COMPUTE[0].U_test_ofmap_compute                                                 |                                                                    ofmap_compute |        184 |        184 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[1].U_test_ofmap_compute                                                 |                                                                ofmap_compute_613 |        185 |        185 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[2].U_test_ofmap_compute                                                 |                                                                ofmap_compute_614 |        184 |        184 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[3].U_test_ofmap_compute                                                 |                                                                ofmap_compute_615 |        185 |        185 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[4].U_test_ofmap_compute                                                 |                                                                ofmap_compute_616 |        184 |        184 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[5].U_test_ofmap_compute                                                 |                                                                ofmap_compute_617 |        184 |        184 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[6].U_test_ofmap_compute                                                 |                                                                ofmap_compute_618 |        184 |        184 |       0 |    0 |    272 |      0 |      0 |    0 |          3 |
|           GEN_COMPUTE[7].U_test_ofmap_compute                                                 |                                                                ofmap_compute_619 |        197 |        197 |       0 |    0 |    277 |      0 |      0 |    0 |          3 |
|           GEN_FIFO[0].U_sync_fifo_0                                                           |                                                        sync_fifo__parameterized0 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[1].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_620 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[2].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_621 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[3].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_622 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[4].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_623 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[5].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_624 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[6].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_625 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_FIFO[7].U_sync_fifo_0                                                           |                                                    sync_fifo__parameterized0_626 |        136 |         56 |      80 |    0 |     40 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[0].U_adder_shortcut                                                    |                                                                   adder_shortcut |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[1].U_adder_shortcut                                                    |                                                               adder_shortcut_627 |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[2].U_adder_shortcut                                                    |                                                               adder_shortcut_628 |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[3].U_adder_shortcut                                                    |                                                               adder_shortcut_629 |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[4].U_adder_shortcut                                                    |                                                               adder_shortcut_630 |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[5].U_adder_shortcut                                                    |                                                               adder_shortcut_631 |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[6].U_adder_shortcut                                                    |                                                               adder_shortcut_632 |         81 |         81 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|           GEN_SHORTCUT[7].U_adder_shortcut                                                    |                                                               adder_shortcut_633 |         85 |         85 |       0 |    0 |    245 |      0 |      0 |    0 |          0 |
|           U_BofmapAddr_delay                                                                  |                                               pipeline_register__parameterized18 |         17 |          6 |       0 |   11 |     22 |      0 |      0 |    0 |          0 |
|           U_BofmapMemID_delay                                                                 |                                               pipeline_register__parameterized19 |         39 |         37 |       0 |    2 |     20 |      0 |      0 |    0 |          0 |
|           U_BofmapWe_delay                                                                    |                                               pipeline_register__parameterized20 |         12 |          4 |       0 |    8 |     16 |      0 |      0 |    0 |          0 |
|           U_addIn_addr_delay                                                                  |                                               pipeline_register__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           U_addOut_addr                                                                       |                                               pipeline_register__parameterized15 |        279 |        266 |       0 |   13 |     33 |      0 |      0 |    0 |          0 |
|           U_alpha_byte_idx                                                                    |                                               pipeline_register__parameterized13 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           U_beta_byte_idx                                                                     |                                           pipeline_register__parameterized13_634 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           U_en_add_delay                                                                      |                                               pipeline_register__parameterized16 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           U_en_norm_delay                                                                     |                                               pipeline_register__parameterized10 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           U_ofmap_config_ctrl                                                                 |                                                                ofmap_config_ctrl |       2010 |       2010 |       0 |    0 |    379 |      0 |      0 |    0 |          2 |
|           U_out_add_delay                                                                     |                                               pipeline_register__parameterized17 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|           U_out_norm32_delay                                                                  |                                               pipeline_register__parameterized12 |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|           U_out_norm_n_delay                                                                  |                                           pipeline_register__parameterized12_635 |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|           U_pop_conv_col_delay                                                                |                                                pipeline_register__parameterized8 |         24 |          8 |       0 |   16 |     32 |      0 |      0 |    0 |          0 |
|           U_pop_conv_och_delay                                                                |                                                pipeline_register__parameterized7 |        197 |        194 |       0 |    3 |      6 |      0 |      0 |    0 |          0 |
|           U_pop_conv_row_delay                                                                |                                            pipeline_register__parameterized8_636 |          2 |          1 |       0 |    1 |      2 |      0 |      0 |    0 |          0 |
|           U_pop_feature_done_delay                                                            |                                                pipeline_register__parameterized9 |          3 |          2 |       0 |    1 |      2 |      0 |      0 |    0 |          0 |
|           U_test_ofmap_compute_LPEA                                                           |                                                               ofmap_compute_LPEA |       1030 |       1030 |       0 |    0 |   2181 |      0 |      0 |    0 |         24 |
|         U_ofmap_mem_wrapper                                                                   |                                                                ofmap_mem_wrapper |        513 |        513 |       0 |    0 |      0 |      0 |      0 |   16 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory                                           |                                                                 dualP_bram_model |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory                                           |                                                             dualP_bram_model_598 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory                                           |                                                             dualP_bram_model_599 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory                                           |                                                             dualP_bram_model_600 |         64 |         64 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory                                           |                                                             dualP_bram_model_601 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory                                           |                                                             dualP_bram_model_602 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory                                           |                                                             dualP_bram_model_603 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory                                           |                                                             dualP_bram_model_604 |        128 |        128 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory                                           |                                                             dualP_bram_model_605 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory                                           |                                                             dualP_bram_model_606 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory                                           |                                                             dualP_bram_model_607 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory                                           |                                                             dualP_bram_model_608 |         64 |         64 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory                                           |                                                             dualP_bram_model_609 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory                                           |                                                             dualP_bram_model_610 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory                                           |                                                             dualP_bram_model_611 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|           GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory                                           |                                                             dualP_bram_model_612 |        256 |        256 |       0 |    0 |      0 |      0 |      0 |    1 |          0 |
|         U_pe_iniW_ctrl                                                                        |                                                                     pe_iniW_ctrl |         63 |         63 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|         U_weight_mem_wrapper                                                                  |                                                               weight_mem_wrapper |       3136 |         64 |    3072 |    0 |    576 |      0 |      0 |    0 |          0 |
|           u_weight0_memory                                                                    |                                               singleP_bram_model__parameterized0 |       1024 |          0 |    1024 |    0 |    192 |      0 |      0 |    0 |          0 |
|           u_weight1_memory                                                                    |                                           singleP_bram_model__parameterized0_596 |       1024 |          0 |    1024 |    0 |    192 |      0 |      0 |    0 |          0 |
|           u_weight2_memory                                                                    |                                           singleP_bram_model__parameterized0_597 |       1088 |         64 |    1024 |    0 |    192 |      0 |      0 |    0 |          0 |
|         U_weight_read_ctrl                                                                    |                                                                 weight_read_ctrl |        291 |        291 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|           (U_weight_read_ctrl)                                                                |                                                                 weight_read_ctrl |        114 |        114 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|           u0_pipeline_kernel_idx                                                              |                                                pipeline_register__parameterized2 |        144 |        144 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           u0_pipeline_row_en                                                                  |                                                pipeline_register__parameterized1 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           u1_pipeline_row_en                                                                  |                                            pipeline_register__parameterized1_594 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           u2_pipeline_row_en                                                                  |                                            pipeline_register__parameterized1_595 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     i_rtl                                                                                     |                                                                    TIP_HELLO_RTL |      17342 |      17302 |      40 |    0 |  23477 |      0 |      0 |    0 |          4 |
|       (i_rtl)                                                                                 |                                                                    TIP_HELLO_RTL |         43 |          3 |      40 |    0 |      0 |      0 |      0 |    0 |          0 |
|       autoname_101                                                                            |                                                              ERVP_TICK_GENERATOR |         15 |         15 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_1                                                                      |                                                                     ERVP_COUNTER |         15 |         15 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|       autoname_103                                                                            |                                                                  ERVP_REAL_CLOCK |         85 |         85 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_0                                                                      |                                                     ERVP_COUNTER__parameterized1 |         85 |         85 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|       common_peri_group                                                                       |                                                           ERVP_COMMON_PERI_GROUP |        144 |        144 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|         (common_peri_group)                                                                   |                                                           ERVP_COMMON_PERI_GROUP |         32 |         32 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_3                                                                      |                                                                   RVX_MODULE_006 |          0 |          0 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_5                                                                      |                                                                    ERVP_IROM_APB |        112 |        112 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       default_slave                                                                           |                                                               MUNOC_DEFAULT_SNIM |        678 |        678 |       0 |    0 |   1153 |      0 |      0 |    0 |          0 |
|         (default_slave)                                                                       |                                                               MUNOC_DEFAULT_SNIM |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                                  MUNOC_MODULE_07 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                                  MUNOC_MODULE_06 |        535 |        535 |       0 |    0 |    921 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                              MUNOC_MODULE_28_542 |         25 |         25 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                              MUNOC_MODULE_28_542 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_582 |         22 |         22 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_582 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_583 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_584 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_585 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                              MUNOC_MODULE_27_543 |         66 |         66 |       0 |    0 |    142 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                                              MUNOC_MODULE_27_543 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_567 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_567 |         15 |         15 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_580 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_581 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_568 |         15 |         15 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_568 |         13 |         13 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_578 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_579 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_569 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[2].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_569 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_576 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_577 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_570 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[3].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_570 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_574 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_575 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_ASYNCH_FIFO__parameterized3_571 |         18 |         18 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_ASYNCH_FIFO__parameterized3_571 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_572 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_573 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                              MUNOC_MODULE_21_544 |        223 |        223 |       0 |    0 |    497 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_46_558 |        216 |        216 |       0 |    0 |    480 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                             ERVP_ASYNCH_FIFO_564 |        216 |        216 |       0 |    0 |    480 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                             ERVP_ASYNCH_FIFO_564 |        192 |        192 |       0 |    0 |    464 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                            ERVP_SYNCHRONIZER__parameterized3_565 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_SYNCHRONIZER__parameterized3_566 |         16 |         16 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_34_559 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                              MUNOC_MODULE_46__parameterized0_560 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                             ERVP_ASYNCH_FIFO__parameterized0_561 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                             ERVP_ASYNCH_FIFO__parameterized0_561 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                            ERVP_SYNCHRONIZER__parameterized4_562 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_SYNCHRONIZER__parameterized4_563 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                                  MUNOC_MODULE_00 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                              MUNOC_MODULE_16_545 |         86 |         86 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                              MUNOC_MODULE_16_545 |         28 |         28 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized2_554 |         60 |         60 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized2_554 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_555 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_556 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_557 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized1_546 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_5)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized1_546 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_552 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_553 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized3_547 |         22 |         22 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized3_547 |         20 |         20 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_550 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_551 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                                  MUNOC_MODULE_35 |         99 |         99 |       0 |    0 |    122 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                                  MUNOC_MODULE_35 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_29_548 |         25 |         25 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_40_549 |         74 |         74 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_2                                                                    |                                                     MUNOC_AXI2APB_CONVERTER__519 |        142 |        142 |       0 |    0 |    224 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                               RVX_MODULE_016_520 |         41 |         41 |       0 |    0 |     89 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                               RVX_MODULE_113_531 |         36 |         36 |       0 |    0 |     86 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized4_533 |         19 |         19 |       0 |    0 |     51 |      0 |      0 |    0 |          0 |
|                 (i_rvx_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized4_533 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_539 |         14 |         14 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_540 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                          ERVP_SHIFT_REGISTER__parameterized1_541 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                    ERVP_FIFO__parameterized0_534 |         17 |         17 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                 (i_rvx_instance_1)                                                            |                                                    ERVP_FIFO__parameterized0_534 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                 ERVP_COUNTER__parameterized6_535 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                          ERVP_UPDOWN_COUNTER__parameterized2_536 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                                     ERVP_MUX__parameterized5_537 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_4                                                              |                                                 ERVP_COUNTER__parameterized6_538 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                               RVX_MODULE_082_532 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                              MUNOC_AXI2LPIXS_521 |        102 |        102 |       0 |    0 |    135 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                               RVX_MODULE_024_522 |         27 |         27 |       0 |    0 |     71 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                 ERVP_GRANTER_526 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                              ERVP_SMALL_FIFO__parameterized3_527 |         23 |         23 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|                 (i_rvx_instance_1)                                                            |                                              ERVP_SMALL_FIFO__parameterized3_527 |          0 |          0 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_528 |         20 |         20 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_529 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                          ERVP_SHIFT_REGISTER__parameterized1_530 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                               RVX_MODULE_083_523 |         75 |         75 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_072_524 |         75 |         75 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                 (i_rvx_instance_0)                                                            |                                                               RVX_MODULE_072_524 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                               RVX_MODULE_114_525 |         75 |         75 |       0 |    0 |     56 |      0 |      0 |    0 |          0 |
|       external_peri_group                                                                     |                                                         ERVP_EXTERNAL_PERI_GROUP |        835 |        835 |       0 |    0 |   1055 |      0 |      0 |    0 |          0 |
|         i_gen_valid_uart[0].i_rvx_instance_04                                                 |                                                                   RVX_MODULE_124 |        664 |        664 |       0 |    0 |    628 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                                   RVX_MODULE_085 |        664 |        664 |       0 |    0 |    628 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_0)                                                                |                                                                   RVX_MODULE_085 |         59 |         59 |       0 |    0 |    123 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                                   RVX_MODULE_036 |         68 |         68 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|               (i_rvx_instance_0)                                                              |                                                                   RVX_MODULE_036 |         25 |         25 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                   RVX_MODULE_011 |         44 |         44 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                                   RVX_MODULE_026 |        538 |        538 |       0 |    0 |    461 |      0 |      0 |    0 |          0 |
|               (i_rvx_instance_1)                                                              |                                                                   RVX_MODULE_026 |         62 |         62 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                   RVX_MODULE_108 |        477 |        477 |       0 |    0 |    407 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_00                                                                     |                                                                   RVX_MODULE_084 |         78 |         78 |       0 |    0 |    272 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_03                                                                     |                                                                   RVX_MODULE_056 |         20 |         20 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                     ERVP_COUNTER__parameterized2 |         20 |         20 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_09                                                                     |                                                                   RVX_MODULE_032 |         73 |         73 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|           (i_rvx_instance_09)                                                                 |                                                                   RVX_MODULE_032 |         15 |         15 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                                        ERVP_GPIO |         13 |         13 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_0)                                                                |                                                                        ERVP_GPIO |          1 |          1 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                               RVX_MODULE_021_516 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                               ERVP_DEBOUNCER_517 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_generate[0].i_rvx_instance_0                                                  |                                                          ERVP_UPDOWN_COUNTER_518 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                                                                    ERVP_GPIO_507 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_1)                                                                |                                                                    ERVP_GPIO_507 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                               RVX_MODULE_021_513 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                               ERVP_DEBOUNCER_514 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_generate[0].i_rvx_instance_0                                                  |                                                          ERVP_UPDOWN_COUNTER_515 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_2                                                                    |                                                                    ERVP_GPIO_508 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_2)                                                                |                                                                    ERVP_GPIO_508 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                               RVX_MODULE_021_510 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                               ERVP_DEBOUNCER_511 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_generate[0].i_rvx_instance_0                                                  |                                                          ERVP_UPDOWN_COUNTER_512 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_3                                                                    |                                                                    ERVP_GPIO_509 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_3)                                                                |                                                                    ERVP_GPIO_509 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                                   RVX_MODULE_021 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                                   ERVP_DEBOUNCER |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_generate[0].i_rvx_instance_0                                                  |                                                              ERVP_UPDOWN_COUNTER |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       i_inter_router_fifo00                                                                   |                                                          MUNOC_INTER_ROUTER_FIFO |        146 |        146 |       0 |    0 |    300 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                  ERVP_SMALL_FIFO__parameterized6 |         70 |         70 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_0)                                                                |                                                  ERVP_SMALL_FIFO__parameterized6 |          0 |          0 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized15 |         69 |         69 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_504 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_2                                                                    |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_505 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_3                                                                    |                                          ERVP_SHIFT_REGISTER__parameterized0_506 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                  ERVP_SMALL_FIFO__parameterized5 |         76 |         76 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_1)                                                                |                                                  ERVP_SMALL_FIFO__parameterized5 |          0 |          0 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized14 |         75 |         75 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_501 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_2                                                                    |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_502 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_3                                                                    |                                          ERVP_SHIFT_REGISTER__parameterized0_503 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       i_main_core                                                                             |                                                                         RVC_ORCA |       2223 |       2223 |       0 |    0 |   2184 |      0 |      0 |    0 |          4 |
|         i_orca                                                                                |                                                                             orca |       2223 |       2223 |       0 |    0 |   2184 |      0 |      0 |    0 |          4 |
|           (i_orca)                                                                            |                                                                             orca |         11 |         11 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           core                                                                                |                                                                        orca_core |       2081 |       2081 |       0 |    0 |   2006 |      0 |      0 |    0 |          4 |
|             D__0                                                                              |                                                                           decode |       1135 |       1135 |       0 |    0 |   1316 |      0 |      0 |    0 |          0 |
|               (D__0)                                                                          |                                                                           decode |        507 |        507 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|               the_register_file                                                               |                                                                    register_file |        628 |        628 |       0 |    0 |   1122 |      0 |      0 |    0 |          0 |
|             I                                                                                 |                                                                instruction_fetch |         75 |         75 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             X                                                                                 |                                                                          execute |        877 |        877 |       0 |    0 |    590 |      0 |      0 |    0 |          4 |
|               (X)                                                                             |                                                                          execute |          4 |          4 |       0 |    0 |     74 |      0 |      0 |    0 |          0 |
|               alu                                                                             |                                                                  arithmetic_unit |        617 |        617 |       0 |    0 |    275 |      0 |      0 |    0 |          4 |
|                 (alu)                                                                         |                                                                  arithmetic_unit |        202 |        202 |       0 |    0 |    136 |      0 |      0 |    0 |          4 |
|                 divide_gen.div                                                                |                                                                          divider |        415 |        415 |       0 |    0 |    139 |      0 |      0 |    0 |          0 |
|               branch                                                                          |                                                                      branch_unit |         12 |         12 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|               ls_unit                                                                         |                                                                  load_store_unit |         34 |         34 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               syscall                                                                         |                                                                         sys_call |        212 |        212 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|           the_memory_interface                                                                |                                                                 memory_interface |        133 |        133 |       0 |    0 |    178 |      0 |      0 |    0 |          0 |
|             dcache_gen.data_cache                                                             |                                                 cache_controller__parameterized1 |         20 |         20 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (dcache_gen.data_cache)                                                         |                                                 cache_controller__parameterized1 |         11 |         11 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|               the_cache                                                                       |                                                                        cache_500 |          9 |          9 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             dcache_mux                                                                        |                                                        cache_mux__parameterized1 |         59 |         59 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|               (dcache_mux)                                                                    |                                                        cache_mux__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               internal_oimm_register                                                          |                                                    oimm_register__parameterized2 |         59 |         59 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|             instruction_cache_gen.instruction_cache                                           |                                                                 cache_controller |         16 |         16 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|               (instruction_cache_gen.instruction_cache)                                       |                                                                 cache_controller |         11 |         11 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|               the_cache                                                                       |                                                                            cache |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             instruction_cache_mux                                                             |                                                                        cache_mux |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             uc_masters_gen.duc_master                                                         |                                                       a4l_master__parameterized1 |         39 |         39 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|               ervp_master                                                                     |                                   ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2 |         39 |         39 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|                 i_write_buffer                                                                |                                                  ERVP_SMALL_FIFO__parameterized0 |         39 |         39 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|                   (i_write_buffer)                                                            |                                                  ERVP_SMALL_FIFO__parameterized0 |          0 |          0 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                              ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0 |         36 |         36 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_497 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_498 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized0_499 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       i_mnim_U_BNN_TOP_master_master                                                          |                                        MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE |        575 |        575 |       0 |    0 |    943 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_00                                                                   |                                                  MUNOC_MODULE_33__parameterized0 |         19 |         19 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_00)                                                               |                                                  MUNOC_MODULE_33__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                          ERVP_UPDOWN_COUNTER__parameterized4_493 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized7_494 |         14 |         14 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized7_494 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_495 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_496 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_01                                                                   |                                                  MUNOC_MODULE_01__parameterized0 |         72 |         72 |       0 |    0 |     94 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_SMALL_FIFO__parameterized20 |         72 |         72 |       0 |    0 |     94 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_SMALL_FIFO__parameterized20 |          0 |          0 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized28 |         20 |         20 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_490 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_491 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized0_492 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_02                                                                   |                                              MUNOC_MODULE_33__parameterized0_473 |         20 |         20 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_02)                                                               |                                              MUNOC_MODULE_33__parameterized0_473 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                          ERVP_UPDOWN_COUNTER__parameterized4_486 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized7_487 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized7_487 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_488 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_489 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_04                                                                   |                                                                  MUNOC_MODULE_01 |         93 |         93 |       0 |    0 |    176 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_SMALL_FIFO__parameterized24 |         93 |         93 |       0 |    0 |    176 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_SMALL_FIFO__parameterized24 |          0 |          0 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_483 |         86 |         86 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_484 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized2_485 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_09                                                                   |                                                  MUNOC_MODULE_02__parameterized1 |         64 |         64 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_10                                                                   |                                                                  MUNOC_MODULE_22 |        165 |        165 |       0 |    0 |    307 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_10)                                                               |                                                                  MUNOC_MODULE_22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_31__parameterized3 |        140 |        140 |       0 |    0 |    272 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_0                                                |                                                 ERVP_SMALL_FIFO__parameterized27 |        140 |        140 |       0 |    0 |    272 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_0)                                            |                                                 ERVP_SMALL_FIFO__parameterized27 |          0 |          0 |       0 |    0 |    260 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_480 |        133 |        133 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_481 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_482 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                  MUNOC_MODULE_12__parameterized0 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                  MUNOC_MODULE_31__parameterized2 |         20 |         20 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_0                                                |                                                 ERVP_SMALL_FIFO__parameterized26 |         20 |         20 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_0)                                            |                                                 ERVP_SMALL_FIFO__parameterized26 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_477 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_478 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                                          ERVP_SHIFT_REGISTER_479 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_11                                                                   |                                                  MUNOC_MODULE_01__parameterized1 |        137 |        137 |       0 |    0 |    276 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_SMALL_FIFO__parameterized25 |        137 |        137 |       0 |    0 |    276 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_SMALL_FIFO__parameterized25 |          0 |          0 |       0 |    0 |    264 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_474 |        132 |        132 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_475 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized2_476 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_12                                                                   |                                                  MUNOC_MODULE_43__parameterized1 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       i_mnim_i_main_core_data                                                                 |                 MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH__parameterized0 |        406 |        406 |       0 |    0 |    734 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_00                                                                   |                                                              MUNOC_MODULE_33_433 |         20 |         20 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_00)                                                               |                                                              MUNOC_MODULE_33_433 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                          ERVP_UPDOWN_COUNTER__parameterized4_469 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized7_470 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized7_470 |          9 |          9 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_471 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_472 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_02                                                                   |                                                  MUNOC_MODULE_20__parameterized0 |         77 |         77 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_02)                                                               |                                                  MUNOC_MODULE_20__parameterized0 |          1 |          1 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_SMALL_FIFO__parameterized16 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_SMALL_FIFO__parameterized16 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_466 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_467 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized2_468 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_SMALL_FIFO__parameterized16_457 |         35 |         35 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_SMALL_FIFO__parameterized16_457 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_463 |         25 |         25 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_464 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized2_465 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                             MUNOC_AXI2APB_BRIDGE |         24 |         24 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                 ERVP_SMALL_FIFO__parameterized17 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_462 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                         MUNOC_AXI2APB_CONVERTER___parameterized0 |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_munoc_instance_1                                                              |                                                  MUNOC_AXI2LPIXS__parameterized0 |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                   RVX_MODULE_024__parameterized0 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                                 ERVP_GRANTER_461 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                   RVX_MODULE_083__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                   RVX_MODULE_072__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     i_rvx_instance_0                                                          |                                                               RVX_MODULE_114_460 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_3                                                                |                                             ERVP_SMALL_FIFO__parameterized17_458 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_459 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_03                                                                   |                                                              MUNOC_MODULE_33_434 |         19 |         19 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_03)                                                               |                                                              MUNOC_MODULE_33_434 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                          ERVP_UPDOWN_COUNTER__parameterized4_453 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized7_454 |         14 |         14 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized7_454 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_455 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_456 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_05                                                                   |                                                              MUNOC_MODULE_11_435 |         48 |         48 |       0 |    0 |    148 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized4_450 |         48 |         48 |       0 |    0 |    148 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized4_450 |         44 |         44 |       0 |    0 |    136 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized5_451 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized5_452 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_07                                                                   |                                                              MUNOC_MODULE_30_436 |         87 |         87 |       0 |    0 |    199 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_07)                                                               |                                                              MUNOC_MODULE_30_436 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                              MUNOC_MODULE_46__parameterized1_441 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_1                                                |                                             ERVP_ASYNCH_FIFO__parameterized8_447 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_1)                                            |                                             ERVP_ASYNCH_FIFO__parameterized8_447 |         25 |         25 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized3_448 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized3_449 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                              MUNOC_MODULE_46__parameterized2_442 |         58 |         58 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_1                                                |                                             ERVP_ASYNCH_FIFO__parameterized9_444 |         58 |         58 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_1)                                            |                                             ERVP_ASYNCH_FIFO__parameterized9_444 |         56 |         56 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_445 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_446 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                              MUNOC_MODULE_12_443 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_08                                                                   |                                                  MUNOC_MODULE_11__parameterized0 |         52 |         52 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_ASYNCH_FIFO__parameterized5 |         52 |         52 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_ASYNCH_FIFO__parameterized5 |         52 |         52 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_439 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_440 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_09                                                                   |                                                  MUNOC_MODULE_43__parameterized0 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_10                                                                   |                                                  MUNOC_MODULE_02__parameterized0 |         52 |         52 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_12                                                                   |                                                  MUNOC_MODULE_11__parameterized1 |         48 |         48 |       0 |    0 |    172 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_ASYNCH_FIFO__parameterized6 |         48 |         48 |       0 |    0 |    172 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_ASYNCH_FIFO__parameterized6 |         44 |         44 |       0 |    0 |    160 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized5_437 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized5_438 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|       i_mnim_i_main_core_inst                                                                 |                                 MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH |        184 |        184 |       0 |    0 |    403 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_03                                                                   |                                                                  MUNOC_MODULE_33 |         19 |         19 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_03)                                                               |                                                                  MUNOC_MODULE_33 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                          ERVP_UPDOWN_COUNTER__parameterized4_429 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized7_430 |         14 |         14 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized7_430 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_431 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_432 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_05                                                                   |                                                                  MUNOC_MODULE_11 |         63 |         63 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                 ERVP_ASYNCH_FIFO__parameterized4 |         63 |         63 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                 ERVP_ASYNCH_FIFO__parameterized4 |         59 |         59 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized5_427 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized5_428 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_07                                                                   |                                                                  MUNOC_MODULE_30 |         73 |         73 |       0 |    0 |    198 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_07)                                                               |                                                                  MUNOC_MODULE_30 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_46__parameterized1 |         27 |         27 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_1                                                |                                                 ERVP_ASYNCH_FIFO__parameterized8 |         27 |         27 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_1)                                            |                                                 ERVP_ASYNCH_FIFO__parameterized8 |         23 |         23 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized3_425 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized3_426 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                              MUNOC_MODULE_46__parameterized2_420 |         46 |         46 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_1                                                |                                             ERVP_ASYNCH_FIFO__parameterized9_422 |         46 |         46 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_1)                                            |                                             ERVP_ASYNCH_FIFO__parameterized9_422 |         44 |         44 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_423 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_424 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                              MUNOC_MODULE_12_421 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_09                                                                   |                                                                  MUNOC_MODULE_43 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_10                                                                   |                                                                  MUNOC_MODULE_02 |         28 |         28 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|       i_mnim_platform_controller_master                                                       |                                 MUNOC_AHB_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH |        417 |        417 |       0 |    0 |    952 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_00                                                                   |                                                  MUNOC_MODULE_30__parameterized0 |         61 |         61 |       0 |    0 |    177 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_00)                                                               |                                                  MUNOC_MODULE_30__parameterized0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_46__parameterized3 |         11 |         11 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_1                                                |                                                ERVP_ASYNCH_FIFO__parameterized11 |         11 |         11 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_1)                                            |                                                ERVP_ASYNCH_FIFO__parameterized11 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_418 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_419 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                  MUNOC_MODULE_46__parameterized2 |         49 |         49 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                                  MUNOC_MODULE_46__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_gen_buffer[0].i_munoc_instance_1                                                |                                                 ERVP_ASYNCH_FIFO__parameterized9 |         48 |         48 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|               (i_gen_buffer[0].i_munoc_instance_1)                                            |                                                 ERVP_ASYNCH_FIFO__parameterized9 |         46 |         46 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_416 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_417 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                                  MUNOC_MODULE_12 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_01                                                                   |                                                                  MUNOC_MODULE_39 |        156 |        156 |       0 |    0 |    261 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_01)                                                               |                                                                  MUNOC_MODULE_39 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_01__parameterized2 |         62 |         62 |       0 |    0 |     74 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                 ERVP_SMALL_FIFO__parameterized28 |         62 |         62 |       0 |    0 |     74 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                 ERVP_SMALL_FIFO__parameterized28 |          0 |          0 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_413 |         55 |         55 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_414 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_415 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                  MUNOC_MODULE_01__parameterized4 |         36 |         36 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                 ERVP_SMALL_FIFO__parameterized30 |         36 |         36 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                 ERVP_SMALL_FIFO__parameterized30 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_410 |         32 |         32 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_411 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_412 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                     ERVP_COUNTER__parameterized7 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                  MUNOC_MODULE_01__parameterized3 |         51 |         51 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                 ERVP_SMALL_FIFO__parameterized29 |         51 |         51 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                 ERVP_SMALL_FIFO__parameterized29 |          0 |          0 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_407 |         40 |         40 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_408 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized1_409 |         11 |         11 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_03                                                                   |                                                  MUNOC_MODULE_43__parameterized2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_04                                                                   |                                                  MUNOC_MODULE_33__parameterized1 |         20 |         20 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_04)                                                               |                                                  MUNOC_MODULE_33__parameterized1 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                          ERVP_UPDOWN_COUNTER__parameterized4_403 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized7_404 |         14 |         14 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized7_404 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_405 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_406 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_07                                                                   |                                                ERVP_ASYNCH_FIFO__parameterized10 |        114 |        114 |       0 |    0 |    424 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_07)                                                               |                                                ERVP_ASYNCH_FIFO__parameterized10 |        110 |        110 |       0 |    0 |    408 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                            ERVP_SYNCHRONIZER__parameterized3_401 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                                            ERVP_SYNCHRONIZER__parameterized3_402 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_08                                                                   |                                              MUNOC_MODULE_33__parameterized1_398 |         20 |         20 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_08)                                                               |                                              MUNOC_MODULE_33__parameterized1_398 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                              ERVP_UPDOWN_COUNTER__parameterized4 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                 ERVP_ASYNCH_FIFO__parameterized7 |         14 |         14 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                                 ERVP_ASYNCH_FIFO__parameterized7 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_399 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized3_400 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_09                                                                   |                                                  MUNOC_MODULE_02__parameterized2 |         45 |         45 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|       i_snim_U_BNN_TOP_slave_slave                                                            |                                         MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE |       2414 |       2414 |       0 |    0 |   1235 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                                  MUNOC_MODULE_36 |        652 |        652 |       0 |    0 |    907 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_35__parameterized0 |        114 |        114 |       0 |    0 |    110 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                  MUNOC_MODULE_35__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_29_396 |         56 |         56 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_40_397 |         58 |         58 |       0 |    0 |     79 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                                  MUNOC_MODULE_25 |         74 |         74 |       0 |    0 |    166 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                                 ERVP_SMALL_FIFO__parameterized10 |         32 |         32 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                                 ERVP_SMALL_FIFO__parameterized10 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized19 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_393 |         31 |         31 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_395 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized10_380 |         32 |         32 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_SMALL_FIFO__parameterized10_380 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_390 |         32 |         32 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized10_381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized10_382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_388 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_SMALL_FIFO__parameterized11_383 |         10 |         10 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_SMALL_FIFO__parameterized11_383 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                         ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized20_384 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_385 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_387 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                                  MUNOC_MODULE_47 |        322 |        322 |       0 |    0 |    495 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_31_371 |        254 |        254 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_0                                              |                                              ERVP_SMALL_FIFO__parameterized7_376 |        254 |        254 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_0)                                          |                                              ERVP_SMALL_FIFO__parameterized7_376 |          0 |          0 |       0 |    0 |    336 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_377 |        238 |        238 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_378 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                                          ERVP_SHIFT_REGISTER_379 |         12 |         12 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_34_372 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                                  MUNOC_MODULE_31__parameterized0 |         67 |         67 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_0                                              |                                                  ERVP_SMALL_FIFO__parameterized8 |         67 |         67 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_0)                                          |                                                  ERVP_SMALL_FIFO__parameterized8 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized17 |         64 |         64 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_374 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                          ERVP_SHIFT_REGISTER__parameterized0_375 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                              MUNOC_MODULE_16_353 |         89 |         89 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_3)                                                              |                                                              MUNOC_MODULE_16_353 |         21 |         21 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized2_367 |         68 |         68 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized2_367 |          1 |          1 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_368 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_369 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_370 |         18 |         18 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                 ERVP_SMALL_FIFO__parameterized11 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                 ERVP_SMALL_FIFO__parameterized11 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized20 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_364 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized0_366 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                                  MUNOC_MODULE_00__parameterized0 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                              ERVP_SMALL_FIFO__parameterized9_354 |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                              ERVP_SMALL_FIFO__parameterized9_354 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                         ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized18_360 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_361 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized0_363 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                              MUNOC_MODULE_28_355 |         21 |         21 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                              MUNOC_MODULE_28_355 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_356 |         19 |         19 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_356 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_357 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_359 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                                  MUNOC_MODULE_08 |       1763 |       1763 |       0 |    0 |    328 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_1)                                                                |                                                                  MUNOC_MODULE_08 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                     MUNOC_AXI2APB_CONVERTER__330 |       1758 |       1758 |       0 |    0 |    328 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                               RVX_MODULE_016_331 |        455 |        455 |       0 |    0 |    149 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_113_342 |         58 |         58 |       0 |    0 |    146 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                              ERVP_SMALL_FIFO__parameterized4_344 |         38 |         38 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                              ERVP_SMALL_FIFO__parameterized4_344 |          0 |          0 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_350 |         34 |         34 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_351 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized1_352 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                    ERVP_FIFO__parameterized0_345 |         20 |         20 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                                    ERVP_FIFO__parameterized0_345 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                 ERVP_COUNTER__parameterized6_346 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                                          ERVP_UPDOWN_COUNTER__parameterized2_347 |          9 |          9 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                                     ERVP_MUX__parameterized5_348 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_4                                                            |                                                 ERVP_COUNTER__parameterized6_349 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                               RVX_MODULE_082_343 |        398 |        398 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_AXI2LPIXS_332 |       1306 |       1306 |       0 |    0 |    179 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_024_333 |         46 |         46 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                                 ERVP_GRANTER_337 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                              ERVP_SMALL_FIFO__parameterized3_338 |         44 |         44 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                              ERVP_SMALL_FIFO__parameterized3_338 |          0 |          0 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_339 |         40 |         40 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_340 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized1_341 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                               RVX_MODULE_083_334 |       1260 |       1260 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                               RVX_MODULE_072_335 |       1260 |       1260 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                                               RVX_MODULE_072_335 |          1 |          1 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                               RVX_MODULE_114_336 |       1260 |       1260 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|       i_snim_common_peri_group_no_name                                                        |                                  MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH |        762 |        762 |       0 |    0 |   1259 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                  MUNOC_MODULE_08__parameterized0 |        204 |        204 |       0 |    0 |    334 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                     MUNOC_AXI2APB_CONVERTER__307 |        204 |        204 |       0 |    0 |    334 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                               RVX_MODULE_016_308 |         59 |         59 |       0 |    0 |    152 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_113_319 |         57 |         57 |       0 |    0 |    149 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                              ERVP_SMALL_FIFO__parameterized4_321 |         40 |         40 |       0 |    0 |    114 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                              ERVP_SMALL_FIFO__parameterized4_321 |          0 |          0 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_327 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_328 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized1_329 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                    ERVP_FIFO__parameterized0_322 |         17 |         17 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                                    ERVP_FIFO__parameterized0_322 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                 ERVP_COUNTER__parameterized6_323 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                                          ERVP_UPDOWN_COUNTER__parameterized2_324 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                                     ERVP_MUX__parameterized5_325 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_4                                                            |                                                 ERVP_COUNTER__parameterized6_326 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                               RVX_MODULE_082_320 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_AXI2LPIXS_309 |        145 |        145 |       0 |    0 |    182 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_024_310 |         49 |         49 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                                 ERVP_GRANTER_314 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                              ERVP_SMALL_FIFO__parameterized3_315 |         45 |         45 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                              ERVP_SMALL_FIFO__parameterized3_315 |          0 |          0 |       0 |    0 |    123 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_316 |         41 |         41 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_317 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized1_318 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                               RVX_MODULE_083_311 |         97 |         97 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                               RVX_MODULE_072_312 |         97 |         97 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                                               RVX_MODULE_072_312 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                               RVX_MODULE_114_313 |         97 |         97 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                  MUNOC_MODULE_06__parameterized0 |        561 |        561 |       0 |    0 |    925 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                              MUNOC_MODULE_28_263 |         25 |         25 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                              MUNOC_MODULE_28_263 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_303 |         22 |         22 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_303 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_304 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_306 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                              MUNOC_MODULE_27_264 |        107 |        107 |       0 |    0 |    226 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                                              MUNOC_MODULE_27_264 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_288 |         36 |         36 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_288 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_301 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_302 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_289 |         36 |         36 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_289 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_299 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_300 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_290 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[2].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_290 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_297 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_298 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_291 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[3].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_291 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_295 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_296 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_ASYNCH_FIFO__parameterized3_292 |         18 |         18 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_ASYNCH_FIFO__parameterized3_292 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_293 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_294 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                              MUNOC_MODULE_21_265 |        222 |        222 |       0 |    0 |    429 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_46_279 |        191 |        191 |       0 |    0 |    368 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                             ERVP_ASYNCH_FIFO_285 |        191 |        191 |       0 |    0 |    368 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                             ERVP_ASYNCH_FIFO_285 |        167 |        167 |       0 |    0 |    352 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                            ERVP_SYNCHRONIZER__parameterized3_286 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_SYNCHRONIZER__parameterized3_287 |         16 |         16 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_34_280 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                              MUNOC_MODULE_46__parameterized0_281 |         31 |         31 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                             ERVP_ASYNCH_FIFO__parameterized0_282 |         31 |         31 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                             ERVP_ASYNCH_FIFO__parameterized0_282 |         29 |         29 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                            ERVP_SYNCHRONIZER__parameterized4_283 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_SYNCHRONIZER__parameterized4_284 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                  MUNOC_MODULE_00__parameterized2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                              MUNOC_MODULE_16_266 |         87 |         87 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                              MUNOC_MODULE_16_266 |         28 |         28 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized2_275 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized2_275 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_276 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_278 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized1_267 |         11 |         11 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_5)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized1_267 |          9 |          9 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_273 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_274 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized3_268 |         22 |         22 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized3_268 |         20 |         20 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_271 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_272 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                  MUNOC_MODULE_35__parameterized2 |         87 |         87 |       0 |    0 |    110 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                  MUNOC_MODULE_35__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_29_269 |         26 |         26 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_40_270 |         61 |         61 |       0 |    0 |     79 |      0 |      0 |    0 |          0 |
|       i_snim_external_peri_group_no_name                                                      |                  MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH__parameterized0 |        868 |        868 |       0 |    0 |   1281 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                  MUNOC_MODULE_08__parameterized1 |        288 |        288 |       0 |    0 |    330 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                     MUNOC_AXI2APB_CONVERTER__240 |        288 |        288 |       0 |    0 |    330 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                               RVX_MODULE_016_241 |         62 |         62 |       0 |    0 |    152 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_113_252 |         61 |         61 |       0 |    0 |    149 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                              ERVP_SMALL_FIFO__parameterized4_254 |         42 |         42 |       0 |    0 |    114 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                              ERVP_SMALL_FIFO__parameterized4_254 |          1 |          1 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_260 |         37 |         37 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_261 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized1_262 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                    ERVP_FIFO__parameterized0_255 |         20 |         20 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                                    ERVP_FIFO__parameterized0_255 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                 ERVP_COUNTER__parameterized6_256 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                                          ERVP_UPDOWN_COUNTER__parameterized2_257 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                                     ERVP_MUX__parameterized5_258 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_4                                                            |                                                 ERVP_COUNTER__parameterized6_259 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                               RVX_MODULE_082_253 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_AXI2LPIXS_242 |        226 |        226 |       0 |    0 |    178 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                               RVX_MODULE_024_243 |         48 |         48 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                                 ERVP_GRANTER_247 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                              ERVP_SMALL_FIFO__parameterized3_248 |         45 |         45 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                              ERVP_SMALL_FIFO__parameterized3_248 |          0 |          0 |       0 |    0 |    123 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_249 |         42 |         42 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_250 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                          ERVP_SHIFT_REGISTER__parameterized1_251 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                               RVX_MODULE_083_244 |        178 |        178 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                               RVX_MODULE_072_245 |        178 |        178 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                                               RVX_MODULE_072_245 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                               RVX_MODULE_114_246 |        178 |        178 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                  MUNOC_MODULE_06__parameterized1 |        582 |        582 |       0 |    0 |    951 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                              MUNOC_MODULE_28_196 |         25 |         25 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                              MUNOC_MODULE_28_196 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_236 |         22 |         22 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_236 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_237 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_239 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                              MUNOC_MODULE_27_197 |        106 |        106 |       0 |    0 |    226 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                                              MUNOC_MODULE_27_197 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_221 |         36 |         36 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_221 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_234 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_235 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_222 |         36 |         36 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_222 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_232 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_233 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_223 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[2].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_223 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_230 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_231 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized2_224 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[3].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized2_224 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_228 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_229 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_ASYNCH_FIFO__parameterized3_225 |         18 |         18 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_ASYNCH_FIFO__parameterized3_225 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_226 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized4_227 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                              MUNOC_MODULE_21_198 |        250 |        250 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_46_212 |        171 |        171 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                             ERVP_ASYNCH_FIFO_218 |        171 |        171 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                             ERVP_ASYNCH_FIFO_218 |        147 |        147 |       0 |    0 |    304 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                            ERVP_SYNCHRONIZER__parameterized3_219 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_SYNCHRONIZER__parameterized3_220 |         22 |         22 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_34_213 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                              MUNOC_MODULE_46__parameterized0_214 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                             ERVP_ASYNCH_FIFO__parameterized0_215 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                             ERVP_ASYNCH_FIFO__parameterized0_215 |         77 |         77 |       0 |    0 |    136 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                            ERVP_SYNCHRONIZER__parameterized4_216 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_SYNCHRONIZER__parameterized4_217 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                  MUNOC_MODULE_00__parameterized3 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                              MUNOC_MODULE_16_199 |         88 |         88 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                              MUNOC_MODULE_16_199 |         28 |         28 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized2_208 |         60 |         60 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized2_208 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_209 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_211 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized1_200 |         10 |         10 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_5)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized1_200 |          8 |          8 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_206 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_207 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                             ERVP_ASYNCH_FIFO__parameterized3_201 |         22 |         22 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                             ERVP_ASYNCH_FIFO__parameterized3_201 |         20 |         20 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_204 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                            ERVP_SYNCHRONIZER__parameterized4_205 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                  MUNOC_MODULE_35__parameterized3 |         78 |         78 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                  MUNOC_MODULE_35__parameterized3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_29_202 |         27 |         27 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_40_203 |         51 |         51 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       i_snim_i_system_ddr_no_name                                                             |                         MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE__parameterized0 |       1195 |       1195 |       0 |    0 |   1467 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                  MUNOC_MODULE_36__parameterized1 |       1190 |       1190 |       0 |    0 |   1467 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_35__parameterized6 |        114 |        114 |       0 |    0 |    142 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                  MUNOC_MODULE_35__parameterized6 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              MUNOC_MODULE_29__parameterized0_194 |         60 |         60 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                              MUNOC_MODULE_40__parameterized0_195 |         54 |         54 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                  MUNOC_MODULE_25__parameterized1 |        165 |        165 |       0 |    0 |    340 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_179 |         65 |         65 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                             ERVP_SMALL_FIFO__parameterized14_179 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_191 |         64 |         64 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_192 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_193 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_180 |         65 |         65 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_SMALL_FIFO__parameterized14_180 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_188 |         64 |         64 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_189 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_190 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_181 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_187 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_182 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_186 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                 ERVP_SMALL_FIFO__parameterized31 |         27 |         27 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                 ERVP_SMALL_FIFO__parameterized31 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_183 |         20 |         20 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_184 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_185 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                              MUNOC_MODULE_47__parameterized0_149 |        575 |        575 |       0 |    0 |    773 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                              MUNOC_MODULE_31_168 |        385 |        385 |       0 |    0 |    472 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_0                                              |                                              ERVP_SMALL_FIFO__parameterized7_175 |        385 |        385 |       0 |    0 |    472 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_0)                                          |                                              ERVP_SMALL_FIFO__parameterized7_175 |          0 |          0 |       0 |    0 |    448 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_176 |        369 |        369 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_177 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                                          ERVP_SHIFT_REGISTER_178 |         13 |         13 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_34_169 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                              MUNOC_MODULE_31__parameterized1_170 |        189 |        189 |       0 |    0 |    300 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_0                                              |                                             ERVP_SMALL_FIFO__parameterized12_171 |        189 |        189 |       0 |    0 |    300 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_0)                                          |                                             ERVP_SMALL_FIFO__parameterized12_171 |          0 |          0 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_172 |        184 |        184 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_173 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                          ERVP_SHIFT_REGISTER__parameterized2_174 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                              MUNOC_MODULE_16__parameterized1_150 |        208 |        208 |       0 |    0 |    127 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_3)                                                              |                                              MUNOC_MODULE_16__parameterized1_150 |        116 |        116 |       0 |    0 |     39 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_SMALL_FIFO__parameterized13_164 |         93 |         93 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_SMALL_FIFO__parameterized13_164 |          1 |          1 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_165 |         73 |         73 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_166 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_167 |         18 |         18 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                             ERVP_SMALL_FIFO__parameterized15_151 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                             ERVP_SMALL_FIFO__parameterized15_151 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_161 |         24 |         24 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_162 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized2_163 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                                  MUNOC_MODULE_00__parameterized6 |         69 |         69 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                              ERVP_SMALL_FIFO__parameterized9_152 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                              ERVP_SMALL_FIFO__parameterized9_152 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                             ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized18 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_158 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized0_160 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                              MUNOC_MODULE_28__parameterized1_153 |         24 |         24 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                              MUNOC_MODULE_28__parameterized1_153 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_154 |         21 |         21 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_154 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_155 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_157 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                              MUNOC_MODULE_14__parameterized2_148 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       i_snim_i_system_sram_no_name                                                            |                                         MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE |       1167 |       1167 |       0 |    0 |   1343 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                  MUNOC_MODULE_36__parameterized0 |       1162 |       1162 |       0 |    0 |   1343 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_35__parameterized1 |        126 |        126 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                  MUNOC_MODULE_35__parameterized1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              MUNOC_MODULE_29__parameterized0_146 |         58 |         58 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                              MUNOC_MODULE_40__parameterized0_147 |         68 |         68 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                  MUNOC_MODULE_25__parameterized0 |        164 |        164 |       0 |    0 |    332 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                                 ERVP_SMALL_FIFO__parameterized14 |         65 |         65 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                                 ERVP_SMALL_FIFO__parameterized14 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_143 |         64 |         64 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_144 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_145 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_131 |         67 |         67 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_SMALL_FIFO__parameterized14_131 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_140 |         64 |         64 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_141 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_142 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_132 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_139 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_SMALL_FIFO__parameterized14_133 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_138 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_SMALL_FIFO__parameterized15_134 |         24 |         24 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_SMALL_FIFO__parameterized15_134 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_135 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_136 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_137 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                  MUNOC_MODULE_47__parameterized0 |        540 |        540 |       0 |    0 |    677 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                                  MUNOC_MODULE_31 |        350 |        350 |       0 |    0 |    376 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_0                                              |                                                  ERVP_SMALL_FIFO__parameterized7 |        350 |        350 |       0 |    0 |    376 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_0)                                          |                                                  ERVP_SMALL_FIFO__parameterized7 |          0 |          0 |       0 |    0 |    352 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                ERVP_COUNTER_WITH_ONEHOT_ENCODING |        334 |        334 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                                            ERVP_COUNTER_WITH_ONEHOT_ENCODING_130 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                                              ERVP_SHIFT_REGISTER |         13 |         13 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                              MUNOC_MODULE_34_126 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                                  MUNOC_MODULE_31__parameterized1 |        189 |        189 |       0 |    0 |    300 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_0                                              |                                                 ERVP_SMALL_FIFO__parameterized12 |        189 |        189 |       0 |    0 |    300 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_0)                                          |                                                 ERVP_SMALL_FIFO__parameterized12 |          0 |          0 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_127 |        184 |        184 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_2                                                              |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_128 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_3                                                              |                                          ERVP_SHIFT_REGISTER__parameterized2_129 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                  MUNOC_MODULE_16__parameterized0 |        204 |        204 |       0 |    0 |    125 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_3)                                                              |                                                  MUNOC_MODULE_16__parameterized0 |        115 |        115 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                             ERVP_SMALL_FIFO__parameterized13_122 |         90 |         90 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                             ERVP_SMALL_FIFO__parameterized13_122 |          0 |          0 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_123 |         72 |         72 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_124 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized2_125 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                 ERVP_SMALL_FIFO__parameterized15 |         31 |         31 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                 ERVP_SMALL_FIFO__parameterized15 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_119 |         24 |         24 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_120 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized2_121 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                                  MUNOC_MODULE_00__parameterized1 |         68 |         68 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                                  ERVP_SMALL_FIFO__parameterized9 |          7 |          7 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                                  ERVP_SMALL_FIFO__parameterized9 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_116 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                          ERVP_SHIFT_REGISTER__parameterized0_118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                  MUNOC_MODULE_28__parameterized0 |         24 |         24 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                  MUNOC_MODULE_28__parameterized0 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_112 |         22 |         22 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_112 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_113 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_115 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                                  MUNOC_MODULE_14 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       i_snim_i_user_ddr4_no_name                                                              |                                  MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH |        994 |        994 |       0 |    0 |   1585 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                  MUNOC_MODULE_14__parameterized2 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_2                                                                    |                                                  MUNOC_MODULE_06__parameterized3 |        989 |        989 |       0 |    0 |   1585 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                  MUNOC_MODULE_28__parameterized1 |         23 |         23 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                  MUNOC_MODULE_28__parameterized1 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_SMALL_FIFO__parameterized1_108 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_SMALL_FIFO__parameterized1_108 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_109 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                            ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                          ERVP_SHIFT_REGISTER__parameterized0_111 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                  MUNOC_MODULE_27__parameterized0 |        123 |        123 |       0 |    0 |    416 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                                ERVP_ASYNCH_FIFO__parameterized13 |         50 |         50 |       0 |    0 |    152 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                                ERVP_ASYNCH_FIFO__parameterized13 |         48 |         48 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_106 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_107 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized13_95 |         43 |         43 |       0 |    0 |    152 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized13_95 |         41 |         41 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_104 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_105 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized13_96 |          8 |          8 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[2].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized13_96 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_102 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_103 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                             ERVP_ASYNCH_FIFO__parameterized13_97 |          5 |          5 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[3].i_munoc_instance_1)                                      |                                             ERVP_ASYNCH_FIFO__parameterized13_97 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_100 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                            ERVP_SYNCHRONIZER__parameterized5_101 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                ERVP_ASYNCH_FIFO__parameterized14 |         17 |         17 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                ERVP_ASYNCH_FIFO__parameterized14 |         16 |         16 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                             ERVP_SYNCHRONIZER__parameterized5_98 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                             ERVP_SYNCHRONIZER__parameterized5_99 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                  MUNOC_MODULE_21__parameterized0 |        418 |        418 |       0 |    0 |    793 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                               MUNOC_MODULE_46_88 |        291 |        291 |       0 |    0 |    480 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                              ERVP_ASYNCH_FIFO_92 |        291 |        291 |       0 |    0 |    480 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                              ERVP_ASYNCH_FIFO_92 |        284 |        284 |       0 |    0 |    464 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                             ERVP_SYNCHRONIZER__parameterized3_93 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                             ERVP_SYNCHRONIZER__parameterized3_94 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                               MUNOC_MODULE_34_89 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                                  MUNOC_MODULE_46__parameterized4 |        127 |        127 |       0 |    0 |    312 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                ERVP_ASYNCH_FIFO__parameterized12 |        127 |        127 |       0 |    0 |    312 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                ERVP_ASYNCH_FIFO__parameterized12 |        123 |        123 |       0 |    0 |    300 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                             ERVP_SYNCHRONIZER__parameterized5_90 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                             ERVP_SYNCHRONIZER__parameterized5_91 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                  MUNOC_MODULE_00__parameterized5 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                  MUNOC_MODULE_16__parameterized1 |        228 |        228 |       0 |    0 |    127 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                  MUNOC_MODULE_16__parameterized1 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                 ERVP_SMALL_FIFO__parameterized13 |        101 |        101 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                 ERVP_SMALL_FIFO__parameterized13 |         17 |         17 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5 |         74 |         74 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5_87 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                              ERVP_SHIFT_REGISTER__parameterized2 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                              ERVP_ASYNCH_FIFO__parameterized1_83 |         10 |         10 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_5)                                                              |                                              ERVP_ASYNCH_FIFO__parameterized1_83 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                             ERVP_SYNCHRONIZER__parameterized4_85 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                             ERVP_SYNCHRONIZER__parameterized4_86 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                                ERVP_ASYNCH_FIFO__parameterized15 |         31 |         31 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                                ERVP_ASYNCH_FIFO__parameterized15 |         24 |         24 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                ERVP_SYNCHRONIZER__parameterized5 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                             ERVP_SYNCHRONIZER__parameterized5_84 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                  MUNOC_MODULE_35__parameterized5 |        118 |        118 |       0 |    0 |    142 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                  MUNOC_MODULE_35__parameterized5 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                  MUNOC_MODULE_29__parameterized0 |         63 |         63 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                  MUNOC_MODULE_40__parameterized0 |         55 |         55 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|       i_snim_platform_controller_no_name                                                      |                  MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH__parameterized1 |        780 |        780 |       0 |    0 |   1423 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                  MUNOC_MODULE_08__parameterized2 |        159 |        159 |       0 |    0 |    342 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                         MUNOC_AXI2APB_CONVERTER_ |        159 |        159 |       0 |    0 |    342 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                                   RVX_MODULE_016 |         61 |         61 |       0 |    0 |    152 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                   RVX_MODULE_113 |         57 |         57 |       0 |    0 |    149 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                  ERVP_SMALL_FIFO__parameterized4 |         40 |         40 |       0 |    0 |    114 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                                  ERVP_SMALL_FIFO__parameterized4 |          0 |          0 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_80 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_81 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                           ERVP_SHIFT_REGISTER__parameterized1_82 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                     ERVP_FIFO__parameterized0_75 |         17 |         17 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                                     ERVP_FIFO__parameterized0_75 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                  ERVP_COUNTER__parameterized6_76 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                                           ERVP_UPDOWN_COUNTER__parameterized2_77 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                                      ERVP_MUX__parameterized5_78 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_4                                                            |                                                  ERVP_COUNTER__parameterized6_79 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                                   RVX_MODULE_082 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                  MUNOC_AXI2LPIXS |         99 |         99 |       0 |    0 |    190 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                   RVX_MODULE_024 |         49 |         49 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                                  ERVP_GRANTER_71 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                  ERVP_SMALL_FIFO__parameterized3 |         45 |         45 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                                  ERVP_SMALL_FIFO__parameterized3 |          0 |          0 |       0 |    0 |    123 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_72 |         41 |         41 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_73 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                           ERVP_SHIFT_REGISTER__parameterized1_74 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                                   RVX_MODULE_083 |         51 |         51 |       0 |    0 |     56 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                                RVX_MODULE_072_69 |         51 |         51 |       0 |    0 |     56 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                                                RVX_MODULE_072_69 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                                RVX_MODULE_114_70 |         51 |         51 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                                  MUNOC_MODULE_06__parameterized2 |        623 |        623 |       0 |    0 |   1081 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_0                                                                  |                                                                  MUNOC_MODULE_28 |         25 |         25 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_0)                                                              |                                                                  MUNOC_MODULE_28 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                  ERVP_SMALL_FIFO__parameterized1 |         22 |         22 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                  ERVP_SMALL_FIFO__parameterized1 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_66 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                           ERVP_SHIFT_REGISTER__parameterized0_68 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_1                                                                  |                                                                  MUNOC_MODULE_27 |        106 |        106 |       0 |    0 |    226 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_1)                                                              |                                                                  MUNOC_MODULE_27 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                                          |                                                 ERVP_ASYNCH_FIFO__parameterized2 |         36 |         36 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[0].i_munoc_instance_1)                                      |                                                 ERVP_ASYNCH_FIFO__parameterized2 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_64 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_65 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[1].i_munoc_instance_1                                          |                                              ERVP_ASYNCH_FIFO__parameterized2_52 |         36 |         36 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[1].i_munoc_instance_1)                                      |                                              ERVP_ASYNCH_FIFO__parameterized2_52 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_62 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_63 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[2].i_munoc_instance_1                                          |                                              ERVP_ASYNCH_FIFO__parameterized2_53 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[2].i_munoc_instance_1)                                      |                                              ERVP_ASYNCH_FIFO__parameterized2_53 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_60 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_61 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_gen_rdata_buffer[3].i_munoc_instance_1                                          |                                              ERVP_ASYNCH_FIFO__parameterized2_54 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               (i_gen_rdata_buffer[3].i_munoc_instance_1)                                      |                                              ERVP_ASYNCH_FIFO__parameterized2_54 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_58 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_59 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                              ERVP_ASYNCH_FIFO__parameterized3_55 |         18 |         18 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                              ERVP_ASYNCH_FIFO__parameterized3_55 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_56 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                             ERVP_SYNCHRONIZER__parameterized4_57 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_2                                                                  |                                                                  MUNOC_MODULE_21 |        274 |        274 |       0 |    0 |    577 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                                  MUNOC_MODULE_46 |        201 |        201 |       0 |    0 |    432 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                                 ERVP_ASYNCH_FIFO |        201 |        201 |       0 |    0 |    432 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                                 ERVP_ASYNCH_FIFO |        177 |        177 |       0 |    0 |    416 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                ERVP_SYNCHRONIZER__parameterized3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                             ERVP_SYNCHRONIZER__parameterized3_51 |         16 |         16 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                  MUNOC_MODULE_34 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_2                                                                |                                                  MUNOC_MODULE_46__parameterized0 |         72 |         72 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|               i_gen_buffer[0].i_munoc_instance_1                                              |                                                 ERVP_ASYNCH_FIFO__parameterized0 |         72 |         72 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                 (i_gen_buffer[0].i_munoc_instance_1)                                          |                                                 ERVP_ASYNCH_FIFO__parameterized0 |         70 |         70 |       0 |    0 |    136 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                             ERVP_SYNCHRONIZER__parameterized4_49 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                             ERVP_SYNCHRONIZER__parameterized4_50 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_3                                                                  |                                                  MUNOC_MODULE_00__parameterized4 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_4                                                                  |                                                                  MUNOC_MODULE_16 |         87 |         87 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_4)                                                              |                                                                  MUNOC_MODULE_16 |         28 |         28 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                  ERVP_SMALL_FIFO__parameterized2 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               (i_munoc_instance_0)                                                            |                                                  ERVP_SMALL_FIFO__parameterized2 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                             ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0_48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                              ERVP_SHIFT_REGISTER__parameterized0 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_5                                                                  |                                                 ERVP_ASYNCH_FIFO__parameterized1 |         11 |         11 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_5)                                                              |                                                 ERVP_ASYNCH_FIFO__parameterized1 |          9 |          9 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                             ERVP_SYNCHRONIZER__parameterized4_46 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                             ERVP_SYNCHRONIZER__parameterized4_47 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_6                                                                  |                                                 ERVP_ASYNCH_FIFO__parameterized3 |         22 |         22 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_6)                                                              |                                                 ERVP_ASYNCH_FIFO__parameterized3 |         20 |         20 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                ERVP_SYNCHRONIZER__parameterized4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                             ERVP_SYNCHRONIZER__parameterized4_45 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           i_munoc_instance_7                                                                  |                                                  MUNOC_MODULE_35__parameterized4 |         97 |         97 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|             (i_munoc_instance_7)                                                              |                                                  MUNOC_MODULE_35__parameterized4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_0                                                                |                                                                  MUNOC_MODULE_29 |         27 |         27 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                  MUNOC_MODULE_40 |         70 |         70 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|       i_system_router                                                                         |                                                        MUNOC_NETWORK_DUAL_ROUTER |        236 |        236 |       0 |    0 |    489 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                                             MUNOC_NETWORK_ROUTER |          9 |          9 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[0].i_munoc_instance_1                               |                                                                  MUNOC_MODULE_04 |          9 |          9 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[0].i_munoc_instance_1)                           |                                                                  MUNOC_MODULE_04 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                RVX_MODULE_022_44 |          7 |          7 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                             MUNOC_NETWORK_ROUTER__parameterized0 |        227 |        227 |       0 |    0 |    409 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_1)                                                                |                                             MUNOC_NETWORK_ROUTER__parameterized0 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[0].i_munoc_instance_2                                                 |                                                  MUNOC_MODULE_38__parameterized0 |        200 |        200 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[0].i_munoc_instance_1                               |                                                  MUNOC_MODULE_04__parameterized0 |          3 |          3 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[0].i_munoc_instance_1)                           |                                                  MUNOC_MODULE_04__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_43 |          3 |          3 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[1].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized0_33 |          3 |          3 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[1].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized0_33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_42 |          3 |          3 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[2].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized0_34 |          4 |          4 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[2].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized0_34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_41 |          4 |          4 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[3].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized0_35 |          4 |          4 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[3].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized0_35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_40 |          4 |          4 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[4].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized0_36 |          4 |          4 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[4].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized0_36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_39 |          4 |          4 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[5].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized0_37 |          5 |          5 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[5].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized0_37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_38 |          5 |          5 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|       i_user_router                                                                           |                                        MUNOC_NETWORK_DUAL_ROUTER__parameterized0 |        592 |        592 |       0 |    0 |    507 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_0                                                                    |                                             MUNOC_NETWORK_ROUTER__parameterized1 |        343 |        343 |       0 |    0 |    263 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[0].i_munoc_instance_2                                                 |                                                  MUNOC_MODULE_38__parameterized1 |        102 |        102 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[1].i_munoc_instance_2                                                 |                                               MUNOC_MODULE_38__parameterized1_25 |        101 |        101 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[2].i_munoc_instance_2                                                 |                                               MUNOC_MODULE_38__parameterized1_26 |        103 |        103 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[0].i_munoc_instance_1                               |                                                  MUNOC_MODULE_04__parameterized1 |         13 |         13 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[0].i_munoc_instance_1)                           |                                                  MUNOC_MODULE_04__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                RVX_MODULE_022_32 |         13 |         13 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[1].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized1_27 |          9 |          9 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[1].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized1_27 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                RVX_MODULE_022_31 |          9 |          9 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[2].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized1_28 |          9 |          9 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[2].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized1_28 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                RVX_MODULE_022_30 |          9 |          9 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[3].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized1_29 |          9 |          9 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[3].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized1_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                                   RVX_MODULE_022 |          9 |          9 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|         i_munoc_instance_1                                                                    |                                             MUNOC_NETWORK_ROUTER__parameterized2 |        249 |        249 |       0 |    0 |    244 |      0 |      0 |    0 |          0 |
|           (i_munoc_instance_1)                                                                |                                             MUNOC_NETWORK_ROUTER__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[0].i_munoc_instance_2                                                 |                                                  MUNOC_MODULE_38__parameterized2 |         47 |         47 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[1].i_munoc_instance_2                                                 |                                               MUNOC_MODULE_38__parameterized2_18 |         46 |         46 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[2].i_munoc_instance_2                                                 |                                               MUNOC_MODULE_38__parameterized2_19 |         78 |         78 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           i_arbiter_gen[3].i_munoc_instance_2                                                 |                                               MUNOC_MODULE_38__parameterized2_20 |         47 |         47 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[0].i_munoc_instance_1                               |                                                  MUNOC_MODULE_04__parameterized2 |          8 |          8 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[0].i_munoc_instance_1)                           |                                                  MUNOC_MODULE_04__parameterized2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_24 |          8 |          8 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[1].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized2_21 |         10 |         10 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[1].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized2_21 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                RVX_MODULE_022__parameterized0_23 |         10 |         10 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|           i_input_port_with_routinhg_info[2].i_munoc_instance_1                               |                                               MUNOC_MODULE_04__parameterized2_22 |         11 |         11 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|             (i_input_port_with_routinhg_info[2].i_munoc_instance_1)                           |                                               MUNOC_MODULE_04__parameterized2_22 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             i_munoc_instance_1                                                                |                                                   RVX_MODULE_022__parameterized0 |         11 |         11 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|       platform_controller                                                                     |                                                         ERVP_PLATFORM_CONTROLLER |       2585 |       2585 |       0 |    0 |   5003 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_0                                                                      |                                                                   RVX_MODULE_033 |       1465 |       1465 |       0 |    0 |   4605 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                                   RVX_MODULE_040 |        143 |        143 |       0 |    0 |    119 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_0)                                                                |                                                                   RVX_MODULE_040 |        115 |        115 |       0 |    0 |    103 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                     ERVP_COUNTER__parameterized4 |         29 |         29 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                                                                   RVX_MODULE_009 |          7 |          7 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_1)                                                                |                                                                   RVX_MODULE_009 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                ERVP_SYNCHRONIZER__parameterized1 |          5 |          5 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                             ERVP_SYNCHRONIZER__parameterized0_17 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_2                                                                    |                                                                   RVX_MODULE_025 |        100 |        100 |       0 |    0 |    127 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_2)                                                                |                                                                   RVX_MODULE_025 |          9 |          9 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                                   RVX_MODULE_089 |         90 |         90 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                   RVX_MODULE_089__parameterized0 |          1 |          1 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_3                                                                    |                                                                   RVX_MODULE_090 |       1215 |       1215 |       0 |    0 |   4233 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_3)                                                                |                                                                   RVX_MODULE_090 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                ERVP_SYNCHRONIZER__parameterized0 |          2 |          2 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                                        ERVP_FIFO |        611 |        611 |       0 |    0 |   2084 |      0 |      0 |    0 |          0 |
|               (i_rvx_instance_1)                                                              |                                                                        ERVP_FIFO |          0 |          0 |       0 |    0 |   2048 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                  ERVP_COUNTER__parameterized3_13 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                           ERVP_UPDOWN_COUNTER__parameterized0_14 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                                              ERVP_UPDOWN_COUNTER__parameterized1 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                                                      ERVP_MUX_15 |        544 |        544 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_4                                                                |                                                  ERVP_COUNTER__parameterized3_16 |         44 |         44 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_2                                                                  |                                                                     ERVP_FIFO_10 |        601 |        601 |       0 |    0 |   2076 |      0 |      0 |    0 |          0 |
|               (i_rvx_instance_2)                                                              |                                                                     ERVP_FIFO_10 |          0 |          0 |       0 |    0 |   2048 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                     ERVP_COUNTER__parameterized3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                              ERVP_UPDOWN_COUNTER__parameterized0 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                                                         ERVP_MUX |        544 |        544 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_4                                                                |                                                  ERVP_COUNTER__parameterized3_12 |         44 |         44 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_3                                                                  |                                                             ERVP_SYNCHRONIZER_11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_1                                                                      |                                                     ERVP_APB_BUS__parameterized1 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                 RVX_MODULE_088__parameterized1_9 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_2                                                                      |                                                                   RVX_MODULE_099 |        179 |        179 |       0 |    0 |    296 |      0 |      0 |    0 |          0 |
|           (i_rvx_instance_2)                                                                  |                                                                   RVX_MODULE_099 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                ERVP_SYNCHRONIZER__parameterized2 |          7 |          7 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                                              ERVP_SYNCHRONIZER__parameterized2_6 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_2                                                                    |                                                                ERVP_SYNCHRONIZER |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_3                                                                    |                                                                 RVX_MODULE_067_7 |        170 |        170 |       0 |    0 |    127 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_3)                                                                |                                                                 RVX_MODULE_067_7 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                                 RVX_MODULE_029_8 |        170 |        170 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_4                                                                    |                                                                   RVX_MODULE_038 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_3                                                                      |                                                   ERVP_APB_BUS__parameterized1_5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                   RVX_MODULE_088__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_4                                                                      |                                                                   RVX_MODULE_003 |        900 |        900 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|           (i_rvx_instance_4)                                                                  |                                                                   RVX_MODULE_003 |        889 |        889 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                     ERVP_COUNTER__parameterized5 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_5                                                                      |                                                                   RVX_MODULE_065 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_6                                                                    |                                                                   RVX_MODULE_067 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|             (i_rvx_instance_6)                                                                |                                                                   RVX_MODULE_067 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                                   RVX_MODULE_029 |         34 |         34 |       0 |    0 |     74 |      0 |      0 |    0 |          0 |
|     i_system_ddr                                                                              |                                                           TIP_HELLO_FAST_DRAM_01 |      10710 |       9867 |     452 |  391 |  13827 |     25 |      1 |    0 |          3 |
|       (i_system_ddr)                                                                          |                                                           TIP_HELLO_FAST_DRAM_01 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       i_ddr4_ctrl_axi128                                                                      |                                                          xilinx_ddr4_ctrl_axi128 |      10709 |       9866 |     452 |  391 |  13827 |     25 |      1 |    0 |          3 |
|         inst                                                                                  |                                                     xilinx_ddr4_ctrl_axi128_ddr4 |      10709 |       9866 |     452 |  391 |  13827 |     25 |      1 |    0 |          3 |
|           u_ddr4_infrastructure                                                               |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_infrastructure |         36 |         36 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|           u_ddr4_mem_intfc                                                                    |                                           xilinx_ddr4_ctrl_axi128_ddr4_mem_intfc |       8795 |       8292 |     452 |   51 |  11112 |     25 |      1 |    0 |          3 |
|             (u_ddr4_mem_intfc)                                                                |                                           xilinx_ddr4_ctrl_axi128_ddr4_mem_intfc |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_ddr_cal_riu                                                                     |                                             xilinx_ddr4_ctrl_axi128_ddr4_cal_riu |       1299 |       1188 |      64 |   47 |   1045 |     24 |      0 |    0 |          3 |
|               (u_ddr_cal_riu)                                                                 |                                             xilinx_ddr4_ctrl_axi128_ddr4_cal_riu |         37 |         36 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|               mcs0                                                                            |                                           xilinx_ddr4_ctrl_axi128_microblaze_mcs |       1262 |       1152 |      64 |   46 |    901 |     24 |      0 |    0 |          3 |
|                 inst                                                                          |                                                   xilinx_ddr4_ctrl_axi128bd_db73 |       1262 |       1152 |      64 |   46 |    901 |     24 |      0 |    0 |          3 |
|                   dlmb                                                                        |                                            xilinx_ddr4_ctrl_axi128bd_db73_dlmb_0 |         33 |         33 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                                   xilinx_ddr4_ctrl_axi128lmb_v10 |         33 |         33 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   dlmb_cntlr                                                                  |                                      xilinx_ddr4_ctrl_axi128bd_db73_dlmb_cntlr_0 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                         xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       (U0)                                                                    |                                         xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       lmb_mux_I                                                               |                                                   xilinx_ddr4_ctrl_axi128lmb_mux |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         one_lmb.pselect_mask_lmb                                              |                    xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr_v4_0_23_pselect_mask |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   ilmb                                                                        |                                            xilinx_ddr4_ctrl_axi128bd_db73_ilmb_0 |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                   xilinx_ddr4_ctrl_axi128lmb_v10__parameterized1 |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   ilmb_cntlr                                                                  |                                      xilinx_ddr4_ctrl_axi128bd_db73_ilmb_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                         xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   iomodule_0                                                                  |                                      xilinx_ddr4_ctrl_axi128bd_db73_iomodule_0_0 |          6 |          6 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                                  xilinx_ddr4_ctrl_axi128iomodule |          6 |          6 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|                   lmb_bram_I                                                                  |                                      xilinx_ddr4_ctrl_axi128bd_db73_lmb_bram_I_0 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                     U0                                                                        |                                        xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                       inst_blk_mem_gen                                                        |                                  xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7_synth |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                                           xilinx_ddr4_ctrl_axi128blk_mem_gen_top |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                           valid.cstr                                                          |                                  xilinx_ddr4_ctrl_axi128blk_mem_gen_generic_cstr |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                             ramloop[0].ram.r                                                  |                                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[10].ram.r                                                 |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[11].ram.r                                                 |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[12].ram.r                                                 |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[13].ram.r                                                 |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[14].ram.r                                                 |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[15].ram.r                                                 |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[1].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[2].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[3].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[4].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[5].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[6].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[7].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[8].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[9].ram.r                                                  |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized8 |          6 |          4 |       0 |    2 |     10 |      1 |      0 |    0 |          0 |
|                               (ramloop[9].ram.r)                                              |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized8 |          4 |          2 |       0 |    2 |     10 |      0 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized8 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                   microblaze_I                                                                |                                    xilinx_ddr4_ctrl_axi128bd_db73_microblaze_I_0 |       1156 |       1051 |      64 |   41 |    743 |      0 |      0 |    0 |          3 |
|                     U0                                                                        |                                                xilinx_ddr4_ctrl_axi128MicroBlaze |       1156 |       1051 |      64 |   41 |    743 |      0 |      0 |    0 |          3 |
|                       MicroBlaze_Core_I                                                       |                                           xilinx_ddr4_ctrl_axi128MicroBlaze_Core |       1156 |       1051 |      64 |   41 |    743 |      0 |      0 |    0 |          3 |
|                         (MicroBlaze_Core_I)                                                   |                                           xilinx_ddr4_ctrl_axi128MicroBlaze_Core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Performance.Core                                                      |                                            xilinx_ddr4_ctrl_axi128MicroBlaze_GTi |       1156 |       1051 |      64 |   41 |    736 |      0 |      0 |    0 |          3 |
|                           (Performance.Core)                                                  |                                            xilinx_ddr4_ctrl_axi128MicroBlaze_GTi |          7 |          7 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           Data_Flow_I                                                         |                                             xilinx_ddr4_ctrl_axi128Data_Flow_gti |        482 |        417 |      64 |    1 |    480 |      0 |      0 |    0 |          3 |
|                             ALU_I                                                             |                                                       xilinx_ddr4_ctrl_axi128ALU |         46 |         46 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_Carry_Decoding.CarryIn_MUXCY                                |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_518 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |                                   xilinx_ddr4_ctrl_axi128ALU_Bit__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.I_ALU_LUT_2                                          |                                                   xilinx_ddr4_ctrl_axi128MB_LUT4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.I_ALU_LUT_V5                                         |               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.MULT_AND_I                                           |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MULT_AND |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.MUXCY_XOR_I                                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_610 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.Pre_MUXCY_I                                          |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_611 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |                                                   xilinx_ddr4_ctrl_axi128ALU_Bit |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_608 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_609 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_519 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_606 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_607 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_520 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_604 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_605 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_521 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_602 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_603 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_522 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_600 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_601 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_523 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_598 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_599 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_524 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_596 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_597 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_525 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_594 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_595 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_526 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_592 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_593 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_527 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_590 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_591 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_528 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_588 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_589 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_529 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_586 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_587 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_530 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_584 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_585 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_531 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_582 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_583 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_532 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_580 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_581 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_533 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_578 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_579 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_534 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_576 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_577 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_535 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_574 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_575 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_536 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_572 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_573 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_537 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_570 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_571 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_538 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_568 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_569 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_539 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_566 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_567 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_540 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_564 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_565 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_541 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_562 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_563 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_542 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_560 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_561 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_543 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_558 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_559 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_544 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_556 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_557 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_545 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_554 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_555 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_546 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_552 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_553 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_547 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                             xilinx_ddr4_ctrl_axi128MB_LUT6_2_550 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_551 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |                                               xilinx_ddr4_ctrl_axi128ALU_Bit_548 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                                 xilinx_ddr4_ctrl_axi128MB_LUT6_2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_549 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Barrel_Shifter_I                                                  |                                        xilinx_ddr4_ctrl_axi128Barrel_Shifter_gti |         71 |         71 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                               (Barrel_Shifter_I)                                              |                                        xilinx_ddr4_ctrl_axi128Barrel_Shifter_gti |         24 |         24 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |              xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_487 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_488 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_489 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_490 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_491 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_492 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_493 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_494 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_495 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_496 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_497 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_498 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_499 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_500 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_501 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_502 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_503 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_504 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_505 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_506 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_507 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_508 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_509 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_510 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_511 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_512 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_513 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_514 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_515 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_516 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_517 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Byte_Doublet_Handle_gti_I                                         |                                   xilinx_ddr4_ctrl_axi128Byte_Doublet_Handle_gti |         22 |         22 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             Data_Flow_Logic_I                                                 |                                           xilinx_ddr4_ctrl_axi128Data_Flow_Logic |          1 |          1 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|                               (Data_Flow_Logic_I)                                             |                                           xilinx_ddr4_ctrl_axi128Data_Flow_Logic |          0 |          0 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[0].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_455 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[10].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_456 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[11].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_457 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[12].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_458 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[13].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_459 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[14].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_460 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[15].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_461 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[16].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_462 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[17].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_463 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[18].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_464 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[19].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_465 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[1].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_466 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[20].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_467 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[21].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_468 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[22].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_469 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[23].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_470 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[24].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_471 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[25].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_472 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[26].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_473 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[27].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_474 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[28].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_475 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[29].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_476 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[2].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_477 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[30].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_478 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[31].MEM_EX_Result_Inst                                 |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_479 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[3].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_480 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[4].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_481 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[5].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_482 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[6].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_483 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[7].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_484 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[8].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_485 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[9].MEM_EX_Result_Inst                                  |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_486 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             MUL_Unit_I                                                        |                                                  xilinx_ddr4_ctrl_axi128mul_unit |          0 |          0 |       0 |    0 |     17 |      0 |      0 |    0 |          3 |
|                               (MUL_Unit_I)                                                    |                                                  xilinx_ddr4_ctrl_axi128mul_unit |          0 |          0 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                               Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |                                xilinx_ddr4_ctrl_axi128dsp_module__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                                 Using_DSP48E1.DSP48E1_I1                                      |                                xilinx_ddr4_ctrl_axi128MB_DSP48E1__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                               Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |                                xilinx_ddr4_ctrl_axi128dsp_module__parameterized3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                                 Using_DSP48E1.DSP48E1_I1                                      |                                xilinx_ddr4_ctrl_axi128MB_DSP48E1__parameterized3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                               Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |                                                xilinx_ddr4_ctrl_axi128dsp_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                                 Using_DSP48E1.DSP48E1_I1                                      |                                                xilinx_ddr4_ctrl_axi128MB_DSP48E1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                             Operand_Select_I                                                  |                                        xilinx_ddr4_ctrl_axi128Operand_Select_gti |        159 |        159 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                               (Operand_Select_I)                                              |                                        xilinx_ddr4_ctrl_axi128Operand_Select_gti |        130 |        130 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[0].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_423 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[10].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_424 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[11].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_425 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[12].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_426 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[13].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_427 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[14].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_428 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[15].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_429 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[16].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_430 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[17].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_431 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[18].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_432 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[19].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_433 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[1].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_434 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[20].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_435 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[21].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_436 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[22].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_437 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[23].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_438 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[24].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_439 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[25].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_440 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[26].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_441 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[27].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_442 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[28].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_443 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[29].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_444 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[2].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_445 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[30].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_446 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[31].MUXF7_I1                                            |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_447 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[3].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_448 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[4].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_449 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[5].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_450 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[6].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_451 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[7].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_452 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[8].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_453 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[9].MUXF7_I1                                             |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_454 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Register_File_I                                                   |                                         xilinx_ddr4_ctrl_axi128Register_File_gti |         64 |          0 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[0].ram32m_i                               |                                                 xilinx_ddr4_ctrl_axi128MB_RAM32M |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[10].ram32m_i                              |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_408 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[11].ram32m_i                              |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_409 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[12].ram32m_i                              |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_410 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[13].ram32m_i                              |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_411 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[14].ram32m_i                              |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_412 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[15].ram32m_i                              |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_413 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[1].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_414 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[2].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_415 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[3].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_416 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[4].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_417 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[5].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_418 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[6].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_419 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[7].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_420 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[8].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_421 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[9].ram32m_i                               |                                             xilinx_ddr4_ctrl_axi128MB_RAM32M_422 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Shift_Logic_Module_I                                              |                                    xilinx_ddr4_ctrl_axi128Shift_Logic_Module_gti |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_PCMP_instr.count_leading_zeros_I                            |                                       xilinx_ddr4_ctrl_axi128count_leading_zeros |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_Div_Unit.Div_unit_I1                                        |                                              xilinx_ddr4_ctrl_axi128Div_unit_gti |         99 |         98 |       0 |    1 |    111 |      0 |      0 |    0 |          0 |
|                               (Using_Div_Unit.Div_unit_I1)                                    |                                              xilinx_ddr4_ctrl_axi128Div_unit_gti |         65 |         64 |       0 |    1 |    111 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_313 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_314 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_315 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_316 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_317 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_318 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_319 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_320 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_321 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_322 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_323 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_324 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_325 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_326 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_327 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_328 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_329 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_330 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_331 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_332 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_333 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_334 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_335 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_336 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_337 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_338 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_339 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_340 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_341 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_342 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_343 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_344 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_345 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |                                   xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_346 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_347 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_348 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_349 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_350 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_351 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_352 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_353 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_354 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_355 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_356 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_357 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_358 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_359 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_360 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_361 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_362 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_363 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_364 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_365 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_366 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_367 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_368 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_369 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_370 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_371 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_372 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_373 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_374 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_375 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_376 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_377 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_378 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_379 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_380 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_381 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_382 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_383 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_384 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_385 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_386 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_387 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_388 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_389 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_390 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_391 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_392 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_393 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_394 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_395 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_396 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_397 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_398 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_399 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_400 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_401 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_402 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_403 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_404 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_405 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_406 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |                               xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_407 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Zero_Detect_I                                                     |                                           xilinx_ddr4_ctrl_axi128Zero_Detect_gti |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               (Zero_Detect_I)                                                 |                                           xilinx_ddr4_ctrl_axi128Zero_Detect_gti |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Part_Of_Zero_Carry_Start                                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_306 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Zero_Detecting[1].I_Part_Of_Zero_Detect                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_307 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Zero_Detecting[3].I_Part_Of_Zero_Detect                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_309 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             msr_reg_i                                                         |                                               xilinx_ddr4_ctrl_axi128msr_reg_gti |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[25].Using_FDR.MSR_I                                |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_298 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[28].Using_FDR.MSR_I                                |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_299 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[29].Using_FDR.MSR_I                                |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_300 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[30].Using_FDR.MSR_I                                |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_301 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_302 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_303 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_304 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_305 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Decode_I                                                            |                                                xilinx_ddr4_ctrl_axi128Decode_gti |        670 |        630 |       0 |   40 |    223 |      0 |      0 |    0 |          0 |
|                             (Decode_I)                                                        |                                                xilinx_ddr4_ctrl_axi128Decode_gti |        145 |        145 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                             PC_Module_I                                                       |                                             xilinx_ddr4_ctrl_axi128PC_Module_gti |         85 |         69 |       0 |   16 |     64 |      0 |      0 |    0 |          0 |
|                               (PC_Module_I)                                                   |                                             xilinx_ddr4_ctrl_axi128PC_Module_gti |         16 |          0 |       0 |   16 |     32 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_205 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_206 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_207 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_208 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_209 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_210 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_211 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_212 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_213 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_214 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_215 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_216 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_217 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_218 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_219 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_220 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_221 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_222 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_223 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_224 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_225 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_226 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_227 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_228 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_229 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_230 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_231 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_232 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_233 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_234 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_235 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_236 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_237 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_238 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_239 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_240 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_241 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_242 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_243 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_244 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_245 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_246 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_247 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_248 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_249 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_250 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_251 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_252 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_253 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_254 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_255 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_256 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_257 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_258 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_259 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_260 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_261 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_262 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_263 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_264 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_265 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_266 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_267 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_268 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |                        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_269 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_270 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_271 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_272 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_273 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_274 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_275 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_276 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_277 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_278 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_279 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_280 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_281 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_282 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_283 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_284 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_285 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_286 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_287 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_288 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_289 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_290 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_291 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_292 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_293 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_294 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_295 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_296 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_297 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             PreFetch_Buffer_I1                                                |                                       xilinx_ddr4_ctrl_axi128PreFetch_Buffer_gti |        378 |        354 |       0 |   24 |     49 |      0 |      0 |    0 |          0 |
|                               (PreFetch_Buffer_I1)                                            |                                       xilinx_ddr4_ctrl_axi128PreFetch_Buffer_gti |         25 |          1 |       0 |   24 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_111 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |                               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_112 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_113 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_114 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_115 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_116 |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_117 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |                              xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_118 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_119 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_120 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_121 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_122 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_123 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_124 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_125 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_126 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_127 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_128 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_129 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_130 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_131 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_132 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_133 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_134 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_135 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_136 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_137 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_138 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_139 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_140 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_141 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_142 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_143 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_144 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_145 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_146 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_147 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_148 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_149 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_150 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_151 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_152 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_153 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_154 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_155 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_156 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_157 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_158 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_159 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_160 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_161 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_162 |         31 |         31 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_163 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_164 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_165 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_166 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_167 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_168 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_169 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_170 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_171 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_172 |         20 |         20 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_173 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_174 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_175 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_176 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_177 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_178 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_179 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_180 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_181 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_182 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_183 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_184 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_185 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_186 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_187 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_188 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_189 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_190 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_191 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_192 |         74 |         74 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_193 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_194 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_195 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_196 |         29 |         29 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_197 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_198 |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_199 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_200 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_201 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_202 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_203 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Last_Sel_DFF                                                    |                                                    xilinx_ddr4_ctrl_axi128MB_FDS |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Mux_Select_Empty_LUT6                                           |               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Mux_Select_OF_Valid_LUT6                                        |               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               OF_Valid_DFF                                                    |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_204 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[10].OF_Piperun_Stage                                    |                                                 xilinx_ddr4_ctrl_axi128carry_and |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_110 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[11].OF_Piperun_Stage                                    |                                              xilinx_ddr4_ctrl_axi128carry_and_62 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_109 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[1].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_63 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_108 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[2].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_64 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_107 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[3].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_65 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_106 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[4].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_66 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_105 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[5].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_67 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_104 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[6].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_68 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_103 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[7].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_69 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_102 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[8].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_70 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_101 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[9].OF_Piperun_Stage                                     |                                              xilinx_ddr4_ctrl_axi128carry_and_71 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                          xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_100 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_byte_access_i_Inst                                |                               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_doublet_access_i_Inst                             |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_72 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_is_load_instr_Inst                                |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_73 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_is_lwx_instr_Inst                                 |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_74 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_is_swx_instr_Inst                                 |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_75 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_load_store_instr_Inst                             |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_76 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |                            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_77 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |                                xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |               xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_78 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_79 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_80 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_81 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_82 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_83 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_84 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_85 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_86 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |            xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_87 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             if_pc_incr_carry_and_0                                            |                                              xilinx_ddr4_ctrl_axi128carry_and_88 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_99 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             if_pc_incr_carry_and_3                                            |                                              xilinx_ddr4_ctrl_axi128carry_and_89 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_98 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             jump_logic_I1                                                     |                                                xilinx_ddr4_ctrl_axi128jump_logic |         25 |         25 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                               (jump_logic_I1)                                                 |                                                xilinx_ddr4_ctrl_axi128jump_logic |          1 |          1 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY                                                |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_92 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY2                                               |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_93 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY3                                               |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_94 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY4                                               |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_95 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY5                                               |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_96 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY6                                               |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_97 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             mem_PipeRun_carry_and                                             |                                              xilinx_ddr4_ctrl_axi128carry_and_90 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_91 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             mem_wait_on_ready_N_carry_or                                      |                                                  xilinx_ddr4_ctrl_axi128carry_or |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                              xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |                                                xilinx_ddr4_ctrl_axi128MB_AND2B1L |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Reset_DFF                                                             |                           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_mb_sync_bit |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         Using_Async_Wakeup_0.Wakeup_DFF                                       |           xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_mb_sync_bit__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         Using_Async_Wakeup_1.Wakeup_DFF                                       |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_mb_sync_bit__parameterized0_61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   rst_0                                                                       |                                           xilinx_ddr4_ctrl_axi128bd_db73_rst_0_0 |         15 |         14 |       0 |    1 |     30 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                            xilinx_ddr4_ctrl_axi128proc_sys_reset |         15 |         14 |       0 |    1 |     30 |      0 |      0 |    0 |          0 |
|                       (U0)                                                                    |                                            xilinx_ddr4_ctrl_axi128proc_sys_reset |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                       EXT_LPF                                                                 |                                                       xilinx_ddr4_ctrl_axi128lpf |          3 |          2 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|                         (EXT_LPF)                                                             |                                                       xilinx_ddr4_ctrl_axi128lpf |          2 |          1 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|                         ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |                                                  xilinx_ddr4_ctrl_axi128cdc_sync |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       SEQ                                                                     |                                              xilinx_ddr4_ctrl_axi128sequence_psr |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                         (SEQ)                                                                 |                                              xilinx_ddr4_ctrl_axi128sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         SEQ_COUNTER                                                           |                                                   xilinx_ddr4_ctrl_axi128upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   second_dlmb_cntlr                                                           |                               xilinx_ddr4_ctrl_axi128bd_db73_second_dlmb_cntlr_0 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                         xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr__parameterized3 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   second_ilmb_cntlr                                                           |                               xilinx_ddr4_ctrl_axi128bd_db73_second_ilmb_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                         xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr__parameterized5 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   second_lmb_bram_I                                                           |                               xilinx_ddr4_ctrl_axi128bd_db73_second_lmb_bram_I_0 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                     U0                                                                        |                        xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7__parameterized1 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                       inst_blk_mem_gen                                                        |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7_synth__parameterized0 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                           xilinx_ddr4_ctrl_axi128blk_mem_gen_top__parameterized0 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                           valid.cstr                                                          |                  xilinx_ddr4_ctrl_axi128blk_mem_gen_generic_cstr__parameterized0 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                             ramloop[0].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[1].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[2].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[3].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[4].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized19 |          6 |          4 |       0 |    2 |     10 |      1 |      0 |    0 |          0 |
|                               (ramloop[4].ram.r)                                              |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized19 |          4 |          2 |       0 |    2 |     10 |      0 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized19 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[5].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[6].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[7].ram.r                                                  |                   xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             u_ddr_cal_top                                                                     |                                      xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_top |       3275 |       3272 |       0 |    3 |   5751 |      1 |      1 |    0 |          0 |
|               (u_ddr_cal_top)                                                                 |                                      xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_top |          6 |          4 |       0 |    2 |    486 |      0 |      0 |    0 |          0 |
|               u_ddr_cal                                                                       |                                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal |       2322 |       2321 |       0 |    1 |   3565 |      1 |      1 |    0 |          0 |
|                 (u_ddr_cal)                                                                   |                                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal |        436 |        436 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|                 DDR_XSDB_BRAM                                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_xsdb_bram |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                   mem_inst                                                                    |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cfg_mem_mod |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                     gen_mem[0].inst                                                           |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_bram_tdp |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 U_XSDB_SLAVE                                                                  |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_chipscope_xsdb_slave |         74 |         74 |       0 |    0 |    213 |      0 |      0 |    0 |          0 |
|                 u_ddr_cal_addr_decode                                                         |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_addr_decode |       1805 |       1804 |       0 |    1 |   2999 |      0 |      1 |    0 |          0 |
|                   (u_ddr_cal_addr_decode)                                                     |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_addr_decode |       1109 |       1108 |       0 |    1 |   2404 |      0 |      0 |    0 |          0 |
|                   u_ddr_cal_cplx                                                              |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_cplx |        691 |        691 |       0 |    0 |    593 |      0 |      1 |    0 |          0 |
|                     (u_ddr_cal_cplx)                                                          |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_cplx |        480 |        480 |       0 |    0 |    545 |      0 |      0 |    0 |          0 |
|                     u_ddr_cal_cplx_data                                                       |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_cplx_data |        212 |        212 |       0 |    0 |     48 |      0 |      1 |    0 |          0 |
|                   u_ddr_cal_odt                                                               |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_mc_odt__parameterized0 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 u_ddr_config_rom                                                              |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_config_rom |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 u_xsdb_arbiter                                                                |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_xsdb_arbiter |          7 |          7 |       0 |    0 |    149 |      0 |      0 |    0 |          0 |
|                   (u_xsdb_arbiter)                                                            |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_xsdb_arbiter |          6 |          6 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|                   u_slave_addr_sync                                                           |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized0 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   u_slave_di_sync                                                             |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized1 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                   u_slave_do_sync                                                             |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized3 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                   u_slave_en_sync                                                             |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   u_slave_rdy_cptd_sync                                                       |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync_59 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   u_slave_rdy_sync                                                            |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   u_slave_we_sync                                                             |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync_60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_pi                                                                     |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_pi |        947 |        947 |       0 |    0 |   1700 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_pi)                                                                 |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_pi |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 rdEn[0].u_ddr_mc_rd_en_low                                                    |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en |         59 |         59 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[0].u_ddr_mc_rd_en_upp                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_14 |         46 |         46 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[1].u_ddr_mc_rd_en_low                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_15 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[1].u_ddr_mc_rd_en_upp                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_16 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[2].u_ddr_mc_rd_en_low                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_17 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[2].u_ddr_mc_rd_en_upp                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_18 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[3].u_ddr_mc_rd_en_low                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_19 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[3].u_ddr_mc_rd_en_upp                                                    |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_20 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_read                                                                 |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_read |        408 |        408 |       0 |    0 |    284 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_write                                                                |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_write |        150 |        150 |       0 |    0 |    527 |      0 |      0 |    0 |          0 |
|                   (u_ddr_mc_write)                                                            |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_write |          6 |          6 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                   genByte[0].u_ddr_mc_wr_byte                                                 |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte |          0 |          0 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_50 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_51 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_52 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_53 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_54 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_55 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_56 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_57 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_58 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   genByte[1].u_ddr_mc_wr_byte                                                 |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_21 |          0 |          0 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_41 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_42 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_43 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_44 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_45 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_46 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_47 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_48 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_49 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   genByte[2].u_ddr_mc_wr_byte                                                 |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_22 |          0 |          0 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_32 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_33 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_34 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_35 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_36 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_37 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_38 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_39 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_40 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   genByte[3].u_ddr_mc_wr_byte                                                 |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_23 |        144 |        144 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit |        144 |        144 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_24 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_25 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_26 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_27 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_28 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_29 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_30 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_31 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             u_ddr_mc                                                                          |                                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc |       2367 |       2366 |       0 |    1 |   2393 |      0 |      0 |    0 |          0 |
|               (u_ddr_mc)                                                                      |                                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               bgr[0].u_ddr_mc_group                                                           |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group |        550 |        549 |       0 |    1 |    545 |      0 |      0 |    0 |          0 |
|               bgr[1].u_ddr_mc_group                                                           |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_11 |        419 |        419 |       0 |    0 |    500 |      0 |      0 |    0 |          0 |
|               bgr[2].u_ddr_mc_group                                                           |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_12 |        412 |        412 |       0 |    0 |    499 |      0 |      0 |    0 |          0 |
|               bgr[3].u_ddr_mc_group                                                           |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_13 |        439 |        439 |       0 |    0 |    489 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_act_timer                                                              |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_act_timer |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 rr[0].u__ddr_mc_act_rank                                                      |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_act_rank |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_arb_a                                                                  |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_a |         42 |         42 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_arb_c                                                                  |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_c |        102 |        102 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_arb_mux_p                                                              |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_mux_p |         90 |         90 |       0 |    0 |     79 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_arb_mux_p)                                                          |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_mux_p |         64 |         64 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_arb_p                                                                |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_p |         26 |         26 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_cmd_mux_a                                                              |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_cmd_mux_ap |         19 |         19 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_cmd_mux_c                                                              |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_cmd_mux_c |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_ctl                                                                    |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_ctl |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_ctl)                                                                |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_ctl |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_odt                                                                  |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_mc_odt |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_periodic                                                               |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_periodic |         38 |         38 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_rd_wr                                                                  |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_rd_wr |         95 |         95 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_rd_wr)                                                              |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_rd_wr |         85 |         85 |       0 |    0 |     94 |      0 |      0 |    0 |          0 |
|                 wtrs[0].u_ddr_mc_wtr                                                          |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_wtr |         10 |         10 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_ref                                                                    |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_ref |        133 |        133 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|             u_ddr_ui                                                                          |                                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui |        932 |        544 |     388 |    0 |   1326 |      0 |      0 |    0 |          0 |
|               (u_ddr_ui)                                                                      |                                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               u_ddr_ui_cmd                                                                    |                                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_cmd |         21 |         21 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|               u_ddr_ui_rd_data                                                                |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_rd_data |        514 |        326 |     188 |    0 |    644 |      0 |      0 |    0 |          0 |
|               u_ddr_ui_wr_data                                                                |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_wr_data |        397 |        197 |     200 |    0 |    626 |      0 |      0 |    0 |          0 |
|             u_en_vtc_sync                                                                     |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_fab_rst_sync                                                                    |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_io_addr_strobe_lvl_sync                                                         |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_io_addr_sync                                                                    |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized8 |        606 |        606 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             u_io_read_data_sync                                                               |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized5 |         30 |         30 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             u_io_ready_lvl_sync                                                               |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_io_write_data_sync                                                              |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized8_3 |         62 |         62 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             u_io_write_strobe_sync                                                            |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized9_4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_mig_ddr4_phy                                                                    |                                                      xilinx_ddr4_ctrl_axi128_phy |        244 |        244 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|               (u_mig_ddr4_phy)                                                                |                                                      xilinx_ddr4_ctrl_axi128_phy |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               inst                                                                            |                                                 xilinx_ddr4_ctrl_axi128_phy_ddr4 |        242 |        242 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                        |                                                 xilinx_ddr4_ctrl_axi128_phy_ddr4 |        233 |        233 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|                 generate_block1.u_ddr_xiphy                                                   |                                                            ddr4_phy_v2_2_1_xiphy |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                               ddr4_phy_v2_2_1_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                               ddr4_phy_v2_2_1_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_75 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_76 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_77 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_78 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_79 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_80 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_81 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_82 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_83 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_84 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_85 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                         ddr4_phy_v2_2_1_xiphy_control_wrapper_86 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0_87 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_88 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_89 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_90 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_60 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_61 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_62 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_63 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_65 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_66 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_67 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_68 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_69 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1_70 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1_71 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_72 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_73 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_74 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_43 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_44 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_45 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_46 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_47 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_48 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_49 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_50 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_51 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_52 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_53 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_54 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_55 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                            ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1_56 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_57 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_58 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_59 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                             ddr4_phy_v2_2_1_xiphy_byte_wrapper_2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                             ddr4_phy_v2_2_1_xiphy_byte_wrapper_2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_28 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                           ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_30 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_33 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_34 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_35 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_36 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_37 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                         ddr4_phy_v2_2_1_xiphy_control_wrapper_38 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0_39 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_40 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_41 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_42 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_17 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_20 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_21 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_22 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                         ddr4_phy_v2_2_1_xiphy_control_wrapper_23 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0_24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_26 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_27 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                             ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized2_3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                             ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized2_3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                           ddr4_phy_v2_2_1_xiphy_bitslice_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                           ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                            ddr4_phy_v2_2_1_xiphy_control_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                            ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                           ddr4_phy_v2_2_1_xiphy_tristate_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                              ddr4_phy_v2_2_1_xiphy_riuor_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 u_ddr4_phy_pll                                                                |                                                              ddr4_phy_v2_2_1_pll |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 u_ddr_iob                                                                     |                                                              ddr4_phy_v2_2_1_iob |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[0].u_ddr_iob_byte                                                   |                                                         ddr4_phy_v2_2_1_iob_byte |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[1].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[2].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[3].u_ddr_iob_byte                                                   |                                                       ddr4_phy_v2_2_1_iob_byte_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[4].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[5].u_ddr_iob_byte                                                   |                                       ddr4_phy_v2_2_1_iob_byte__parameterized2_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             u_phy2clb_bisc_complete_sync                                                      |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_phy2clb_fixdly_rdy_low                                                          |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_fixdly_rdy_upp                                                          |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_6 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_phy_rdy_low                                                             |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_7 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_phy_rdy_upp                                                             |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_8 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_phy_ready_sync                                                          |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_riu2clb_valid_sync                                                              |                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_10 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           u_ddr_axi                                                                           |                                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi |       1878 |       1538 |       0 |  340 |   2650 |      0 |      0 |    0 |          0 |
|             (u_ddr_axi)                                                                       |                                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             USE_UPSIZER.upsizer_d2                                                            |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_upsizer |       1108 |       1039 |       0 |   69 |   1824 |      0 |      0 |    0 |          0 |
|               (USE_UPSIZER.upsizer_d2)                                                        |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_upsizer |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                         |                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer__parameterized0 |        124 |         90 |       0 |   34 |     83 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                     |                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer__parameterized0 |         57 |         57 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                 USE_BURSTS.cmd_queue                                                          |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_command_fifo_1 |         67 |         33 |       0 |   34 |     42 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                         |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_r_upsizer |        161 |        161 |       0 |    0 |    421 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                       |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer |        431 |        396 |       0 |   35 |     84 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                   |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer |         49 |         49 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                 USE_BURSTS.cmd_queue                                                          |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_command_fifo |        382 |        347 |       0 |   35 |     43 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                       |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_w_upsizer |        133 |        133 |       0 |    0 |    598 |      0 |      0 |    0 |          0 |
|               mi_register_slice_inst                                                          |           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice__parameterized0 |        142 |        142 |       0 |    0 |    538 |      0 |      0 |    0 |          0 |
|                 (mi_register_slice_inst)                                                      |           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 r_pipe                                                                        |          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axic_register_slice__parameterized5 |        141 |        141 |       0 |    0 |    537 |      0 |      0 |    0 |          0 |
|               si_register_slice_inst                                                          |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice |        122 |        122 |       0 |    0 |     99 |      0 |      0 |    0 |          0 |
|                 (si_register_slice_inst)                                                      |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 ar_pipe                                                                       |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axic_register_slice |         56 |         56 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                 aw_pipe                                                                       |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axic_register_slice_0 |         66 |         66 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             axi_ar_channel_0                                                                  |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_ar_channel |         66 |         66 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (axi_ar_channel_0)                                                              |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_ar_channel |          0 |          0 |       0 |    0 |     45 |      0 |      0 |    0 |          0 |
|               ar_cmd_fsm_0                                                                    |                                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_fsm |         64 |         64 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axi_mc_cmd_translator_0                                                         |           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_translator__parameterized0 |          2 |          2 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                 axi_mc_incr_cmd_0                                                             |                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_incr_cmd__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                 axi_mc_wrap_cmd_0                                                             |                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_wrap_cmd__parameterized0 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             axi_aw_channel_0                                                                  |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_aw_channel |         74 |         74 |       0 |    0 |     86 |      0 |      0 |    0 |          0 |
|               (axi_aw_channel_0)                                                              |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_aw_channel |          0 |          0 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|               aw_cmd_fsm_0                                                                    |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_wr_cmd_fsm |         68 |         68 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axi_mc_cmd_translator_0                                                         |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_translator |          6 |          6 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                 axi_mc_incr_cmd_0                                                             |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_incr_cmd |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                 axi_mc_wrap_cmd_0                                                             |                                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_wrap_cmd |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             axi_b_channel_0                                                                   |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_b_channel |         13 |          6 |       0 |    7 |      4 |      0 |      0 |    0 |          0 |
|               bid_fifo_0                                                                      |                                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_fifo |         13 |          6 |       0 |    7 |      4 |      0 |      0 |    0 |          0 |
|             axi_cmd_arbiter_0                                                                 |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_arbiter |         28 |         28 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|             axi_r_channel_0                                                                   |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_r_channel |        301 |         37 |       0 |  264 |     37 |      0 |      0 |    0 |          0 |
|               (axi_r_channel_0)                                                               |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_r_channel |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               rd_data_fifo_0                                                                  |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_fifo__parameterized0 |        275 |         19 |       0 |  256 |     13 |      0 |      0 |    0 |          0 |
|               transaction_fifo_0                                                              |                     xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_fifo__parameterized1 |         26 |         18 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|             axi_w_channel_0                                                                   |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_w_channel |        290 |        290 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|     i_system_sram                                                                             |                                                            TIP_HELLO_SRAM_AXI_03 |      17571 |       1187 |   16384 |    0 |   1062 |      0 |      0 |    0 |          0 |
|       generate_cell[0].i_cell                                                                 |                                                            ERVP_MEMORY_CELL_1R1W |      16896 |        512 |   16384 |    0 |    128 |      0 |      0 |    0 |          0 |
|       i_controller                                                                            |                                                       ERVP_SPSRAM_CONTROLLER_AXI |        675 |        675 |       0 |    0 |    934 |      0 |      0 |    0 |          0 |
|         (i_controller)                                                                        |                                                       ERVP_SPSRAM_CONTROLLER_AXI |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         i_rvx_instance_0                                                                      |                                                                   RVX_MODULE_105 |        674 |        674 |       0 |    0 |    934 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_0                                                                    |                                                   RVX_MODULE_024__parameterized2 |        141 |        141 |       0 |    0 |    419 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                                     ERVP_GRANTER |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                 ERVP_SMALL_FIFO__parameterized32 |        139 |        139 |       0 |    0 |    417 |      0 |      0 |    0 |          0 |
|               (i_rvx_instance_1)                                                              |                                                 ERVP_SMALL_FIFO__parameterized32 |          0 |          0 |       0 |    0 |    408 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                              ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_2 |        136 |        136 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_2                                                                |                              ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_3                                                                |                                            ERVP_SHIFT_REGISTER__parameterized1_4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           i_rvx_instance_1                                                                    |                                                                MUNOC_LPIXM2SCELL |        534 |        534 |       0 |    0 |    515 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_0                                                                  |                                                   RVX_MODULE_083__parameterized2 |        317 |        317 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                   RVX_MODULE_072 |        317 |        317 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|                 (i_rvx_instance_0)                                                            |                                                                   RVX_MODULE_072 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                                   RVX_MODULE_114 |        317 |        317 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             i_rvx_instance_1                                                                  |                                                                   RVX_MODULE_101 |        217 |        217 |       0 |    0 |    437 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_0                                                                |                                                                   RVX_MODULE_107 |         65 |         65 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               i_rvx_instance_1                                                                |                                                   RVX_MODULE_113__parameterized2 |        153 |        153 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_0                                                              |                                                 ERVP_SMALL_FIFO__parameterized33 |        134 |        134 |       0 |    0 |    399 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_0)                                                          |                                                 ERVP_SMALL_FIFO__parameterized33 |          0 |          0 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                                ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3 |        130 |        130 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_2                                                            |                              ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3_1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                              ERVP_SHIFT_REGISTER__parameterized1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 i_rvx_instance_1                                                              |                                                        ERVP_FIFO__parameterized0 |         19 |         19 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                   (i_rvx_instance_1)                                                          |                                                        ERVP_FIFO__parameterized0 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_0                                                            |                                                     ERVP_COUNTER__parameterized6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_1                                                            |                                              ERVP_UPDOWN_COUNTER__parameterized2 |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_3                                                            |                                                         ERVP_MUX__parameterized5 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   i_rvx_instance_4                                                            |                                                   ERVP_COUNTER__parameterized6_0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     i_user_ddr4                                                                               |                                                           TIP_HELLO_USER_DDR4_00 |      10667 |       9824 |     452 |  391 |  13828 |     25 |      1 |    0 |          3 |
|       (i_user_ddr4)                                                                           |                                                           TIP_HELLO_USER_DDR4_00 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       i_ddr4_ctrl_axi128                                                                      |                                                   xilinx_ddr4_ctrl_axi128_HD1347 |      10666 |       9823 |     452 |  391 |  13828 |     25 |      1 |    0 |          3 |
|         inst                                                                                  |                                              xilinx_ddr4_ctrl_axi128_ddr4_HD1348 |      10666 |       9823 |     452 |  391 |  13828 |     25 |      1 |    0 |          3 |
|           u_ddr4_infrastructure                                                               |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_infrastructure_HD1349 |         40 |         40 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|           u_ddr4_mem_intfc                                                                    |                                    xilinx_ddr4_ctrl_axi128_ddr4_mem_intfc_HD1350 |       8748 |       8245 |     452 |   51 |  11113 |     25 |      1 |    0 |          3 |
|             (u_ddr4_mem_intfc)                                                                |                                    xilinx_ddr4_ctrl_axi128_ddr4_mem_intfc_HD1350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_ddr_cal_riu                                                                     |                                      xilinx_ddr4_ctrl_axi128_ddr4_cal_riu_HD1351 |       1297 |       1186 |      64 |   47 |   1045 |     24 |      0 |    0 |          3 |
|               (u_ddr_cal_riu)                                                                 |                                      xilinx_ddr4_ctrl_axi128_ddr4_cal_riu_HD1351 |         37 |         36 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|               mcs0                                                                            |                                    xilinx_ddr4_ctrl_axi128_microblaze_mcs_HD1352 |       1260 |       1150 |      64 |   46 |    901 |     24 |      0 |    0 |          3 |
|                 inst                                                                          |                                            xilinx_ddr4_ctrl_axi128bd_db73_HD1353 |       1260 |       1150 |      64 |   46 |    901 |     24 |      0 |    0 |          3 |
|                   dlmb                                                                        |                                     xilinx_ddr4_ctrl_axi128bd_db73_dlmb_0_HD1354 |         33 |         33 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                            xilinx_ddr4_ctrl_axi128lmb_v10_HD1355 |         33 |         33 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   dlmb_cntlr                                                                  |                               xilinx_ddr4_ctrl_axi128bd_db73_dlmb_cntlr_0_HD1356 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                  xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr_HD1357 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       (U0)                                                                    |                                  xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr_HD1357 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       lmb_mux_I                                                               |                                            xilinx_ddr4_ctrl_axi128lmb_mux_HD1358 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         one_lmb.pselect_mask_lmb                                              |             xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr_v4_0_23_pselect_mask_HD1359 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   ilmb                                                                        |                                     xilinx_ddr4_ctrl_axi128bd_db73_ilmb_0_HD1360 |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                            xilinx_ddr4_ctrl_axi128lmb_v10__parameterized1_HD1361 |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   ilmb_cntlr                                                                  |                               xilinx_ddr4_ctrl_axi128bd_db73_ilmb_cntlr_0_HD1362 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                  xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr__parameterized1_HD1363 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   iomodule_0                                                                  |                               xilinx_ddr4_ctrl_axi128bd_db73_iomodule_0_0_HD1364 |          7 |          7 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                           xilinx_ddr4_ctrl_axi128iomodule_HD1365 |          7 |          7 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|                   lmb_bram_I                                                                  |                               xilinx_ddr4_ctrl_axi128bd_db73_lmb_bram_I_0_HD1366 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                     U0                                                                        |                                 xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7_HD1367 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                       inst_blk_mem_gen                                                        |                           xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7_synth_HD1368 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                                    xilinx_ddr4_ctrl_axi128blk_mem_gen_top_HD1369 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                           valid.cstr                                                          |                           xilinx_ddr4_ctrl_axi128blk_mem_gen_generic_cstr_HD1370 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |    0 |          0 |
|                             ramloop[0].ram.r                                                  |                             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width_HD1371 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |                           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper_HD1372 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[10].ram.r                                                 |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized9_HD1373 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized9_HD1374 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[11].ram.r                                                 |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized10_HD1375 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized10_HD1376 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[12].ram.r                                                 |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized11_HD1377 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized11_HD1378 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[13].ram.r                                                 |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized12_HD1379 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized12_HD1380 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[14].ram.r                                                 |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized13_HD1381 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized13_HD1382 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[15].ram.r                                                 |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized14_HD1383 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized14_HD1384 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[1].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized0_HD1385 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized0_HD1386 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[2].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized1_HD1387 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized1_HD1388 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[3].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized2_HD1389 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized2_HD1390 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[4].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized3_HD1391 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized3_HD1392 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[5].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized4_HD1393 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized4_HD1394 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[6].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized5_HD1395 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized5_HD1396 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[7].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized6_HD1397 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized6_HD1398 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[8].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized7_HD1399 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized7_HD1400 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[9].ram.r                                                  |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized8_HD1401 |          6 |          4 |       0 |    2 |     10 |      1 |      0 |    0 |          0 |
|                               (ramloop[9].ram.r)                                              |             xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized8_HD1401 |          4 |          2 |       0 |    2 |     10 |      0 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |           xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized8_HD1402 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                   microblaze_I                                                                |                             xilinx_ddr4_ctrl_axi128bd_db73_microblaze_I_0_HD1403 |       1153 |       1048 |      64 |   41 |    743 |      0 |      0 |    0 |          3 |
|                     U0                                                                        |                                         xilinx_ddr4_ctrl_axi128MicroBlaze_HD1404 |       1153 |       1048 |      64 |   41 |    743 |      0 |      0 |    0 |          3 |
|                       MicroBlaze_Core_I                                                       |                                    xilinx_ddr4_ctrl_axi128MicroBlaze_Core_HD1405 |       1153 |       1048 |      64 |   41 |    743 |      0 |      0 |    0 |          3 |
|                         (MicroBlaze_Core_I)                                                   |                                    xilinx_ddr4_ctrl_axi128MicroBlaze_Core_HD1405 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Performance.Core                                                      |                                     xilinx_ddr4_ctrl_axi128MicroBlaze_GTi_HD1406 |       1153 |       1048 |      64 |   41 |    736 |      0 |      0 |    0 |          3 |
|                           (Performance.Core)                                                  |                                     xilinx_ddr4_ctrl_axi128MicroBlaze_GTi_HD1406 |          7 |          7 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           Data_Flow_I                                                         |                                      xilinx_ddr4_ctrl_axi128Data_Flow_gti_HD1407 |        482 |        417 |      64 |    1 |    480 |      0 |      0 |    0 |          3 |
|                             ALU_I                                                             |                                                xilinx_ddr4_ctrl_axi128ALU_HD1408 |         46 |         46 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_Carry_Decoding.CarryIn_MUXCY                                |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_518_HD1409 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |                            xilinx_ddr4_ctrl_axi128ALU_Bit__parameterized2_HD1410 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.I_ALU_LUT_2                                          |                                            xilinx_ddr4_ctrl_axi128MB_LUT4_HD1411 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.I_ALU_LUT_V5                                         |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized5_HD1412 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.MULT_AND_I                                           |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MULT_AND_HD1413 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.MUXCY_XOR_I                                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_610_HD1414 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Last_Bit.Pre_MUXCY_I                                          |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_611_HD1415 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |                                            xilinx_ddr4_ctrl_axi128ALU_Bit_HD1416 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_608_HD1417 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_609_HD1418 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_519_HD1419 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_606_HD1420 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_607_HD1421 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_520_HD1422 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_604_HD1423 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_605_HD1424 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_521_HD1425 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_602_HD1426 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_603_HD1427 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_522_HD1428 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_600_HD1429 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_601_HD1430 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_523_HD1431 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_598_HD1432 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_599_HD1433 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_524_HD1434 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_596_HD1435 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_597_HD1436 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_525_HD1437 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_594_HD1438 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_595_HD1439 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_526_HD1440 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_592_HD1441 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_593_HD1442 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_527_HD1443 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_590_HD1444 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_591_HD1445 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_528_HD1446 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_588_HD1447 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_589_HD1448 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_529_HD1449 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_586_HD1450 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_587_HD1451 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_530_HD1452 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_584_HD1453 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_585_HD1454 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_531_HD1455 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_582_HD1456 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_583_HD1457 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_532_HD1458 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_580_HD1459 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_581_HD1460 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_533_HD1461 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_578_HD1462 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_579_HD1463 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_534_HD1464 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_576_HD1465 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_577_HD1466 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_535_HD1467 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_574_HD1468 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_575_HD1469 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_536_HD1470 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_572_HD1471 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_573_HD1472 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_537_HD1473 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_570_HD1474 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_571_HD1475 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_538_HD1476 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_568_HD1477 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_569_HD1478 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_539_HD1479 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_566_HD1480 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_567_HD1481 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_540_HD1482 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_564_HD1483 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_565_HD1484 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_541_HD1485 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_562_HD1486 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_563_HD1487 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_542_HD1488 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_560_HD1489 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_561_HD1490 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_543_HD1491 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_558_HD1492 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_559_HD1493 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_544_HD1494 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_556_HD1495 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_557_HD1496 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_545_HD1497 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_554_HD1498 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_555_HD1499 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_546_HD1500 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_552_HD1501 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_553_HD1502 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_547_HD1503 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                      xilinx_ddr4_ctrl_axi128MB_LUT6_2_550_HD1504 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_551_HD1505 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |                                        xilinx_ddr4_ctrl_axi128ALU_Bit_548_HD1506 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                     |                                          xilinx_ddr4_ctrl_axi128MB_LUT6_2_HD1507 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                      |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_549_HD1508 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Barrel_Shifter_I                                                  |                                 xilinx_ddr4_ctrl_axi128Barrel_Shifter_gti_HD1509 |         71 |         71 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                               (Barrel_Shifter_I)                                              |                                 xilinx_ddr4_ctrl_axi128Barrel_Shifter_gti_HD1509 |         24 |         24 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |       xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_HD1510 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_487_HD1511 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_488_HD1512 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_489_HD1513 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_490_HD1514 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_491_HD1515 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_492_HD1516 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_493_HD1517 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_494_HD1518 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_495_HD1519 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_496_HD1520 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_497_HD1521 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_498_HD1522 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_499_HD1523 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_500_HD1524 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_501_HD1525 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_502_HD1526 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_503_HD1527 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_504_HD1528 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_505_HD1529 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_506_HD1530 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_507_HD1531 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_508_HD1532 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_509_HD1533 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_510_HD1534 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_511_HD1535 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_512_HD1536 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_513_HD1537 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_514_HD1538 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_515_HD1539 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_516_HD1540 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized12_517_HD1541 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Byte_Doublet_Handle_gti_I                                         |                            xilinx_ddr4_ctrl_axi128Byte_Doublet_Handle_gti_HD1542 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             Data_Flow_Logic_I                                                 |                                    xilinx_ddr4_ctrl_axi128Data_Flow_Logic_HD1543 |          1 |          1 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|                               (Data_Flow_Logic_I)                                             |                                    xilinx_ddr4_ctrl_axi128Data_Flow_Logic_HD1543 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[0].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_455_HD1544 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[10].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_456_HD1545 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[11].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_457_HD1546 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[12].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_458_HD1547 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[13].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_459_HD1548 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[14].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_460_HD1549 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[15].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_461_HD1550 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[16].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_462_HD1551 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[17].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_463_HD1552 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[18].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_464_HD1553 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[19].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_465_HD1554 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[1].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_466_HD1555 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[20].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_467_HD1556 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[21].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_468_HD1557 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[22].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_469_HD1558 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[23].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_470_HD1559 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[24].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_471_HD1560 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[25].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_472_HD1561 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[26].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_473_HD1562 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[27].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_474_HD1563 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[28].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_475_HD1564 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[29].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_476_HD1565 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[2].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_477_HD1566 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[30].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_478_HD1567 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[31].MEM_EX_Result_Inst                                 |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_479_HD1568 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[3].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_480_HD1569 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[4].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_481_HD1570 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[5].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_482_HD1571 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[6].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_483_HD1572 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[7].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_484_HD1573 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[8].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_485_HD1574 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Bits[9].MEM_EX_Result_Inst                                  |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_486_HD1575 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             MUL_Unit_I                                                        |                                           xilinx_ddr4_ctrl_axi128mul_unit_HD1576 |          0 |          0 |       0 |    0 |     17 |      0 |      0 |    0 |          3 |
|                               (MUL_Unit_I)                                                    |                                           xilinx_ddr4_ctrl_axi128mul_unit_HD1576 |          0 |          0 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                               Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |                         xilinx_ddr4_ctrl_axi128dsp_module__parameterized1_HD1577 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                                 Using_DSP48E1.DSP48E1_I1                                      |                         xilinx_ddr4_ctrl_axi128MB_DSP48E1__parameterized1_HD1578 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                               Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |                         xilinx_ddr4_ctrl_axi128dsp_module__parameterized3_HD1579 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                                 Using_DSP48E1.DSP48E1_I1                                      |                         xilinx_ddr4_ctrl_axi128MB_DSP48E1__parameterized3_HD1580 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                               Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |                                         xilinx_ddr4_ctrl_axi128dsp_module_HD1581 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                                 Using_DSP48E1.DSP48E1_I1                                      |                                         xilinx_ddr4_ctrl_axi128MB_DSP48E1_HD1582 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                             Operand_Select_I                                                  |                                 xilinx_ddr4_ctrl_axi128Operand_Select_gti_HD1583 |        159 |        159 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                               (Operand_Select_I)                                              |                                 xilinx_ddr4_ctrl_axi128Operand_Select_gti_HD1583 |        130 |        130 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[0].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_423_HD1584 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[10].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_424_HD1585 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[11].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_425_HD1586 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[12].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_426_HD1587 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[13].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_427_HD1588 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[14].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_428_HD1589 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[15].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_429_HD1590 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[16].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_430_HD1591 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[17].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_431_HD1592 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[18].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_432_HD1593 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[19].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_433_HD1594 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[1].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_434_HD1595 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[20].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_435_HD1596 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[21].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_436_HD1597 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[22].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_437_HD1598 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[23].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_438_HD1599 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[24].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_439_HD1600 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[25].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_440_HD1601 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[26].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_441_HD1602 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[27].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_442_HD1603 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[28].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_443_HD1604 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[29].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_444_HD1605 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[2].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_445_HD1606 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[30].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_446_HD1607 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[31].MUXF7_I1                                            |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_447_HD1608 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[3].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_448_HD1609 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[4].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_449_HD1610 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[5].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_450_HD1611 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[6].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_451_HD1612 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[7].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_452_HD1613 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[8].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_453_HD1614 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Bit[9].MUXF7_I1                                             |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_454_HD1615 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Register_File_I                                                   |                                  xilinx_ddr4_ctrl_axi128Register_File_gti_HD1616 |         64 |          0 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[0].ram32m_i                               |                                          xilinx_ddr4_ctrl_axi128MB_RAM32M_HD1617 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[10].ram32m_i                              |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_408_HD1618 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[11].ram32m_i                              |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_409_HD1619 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[12].ram32m_i                              |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_410_HD1620 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[13].ram32m_i                              |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_411_HD1621 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[14].ram32m_i                              |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_412_HD1622 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[15].ram32m_i                              |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_413_HD1623 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[1].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_414_HD1624 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[2].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_415_HD1625 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[3].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_416_HD1626 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[4].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_417_HD1627 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[5].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_418_HD1628 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[6].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_419_HD1629 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[7].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_420_HD1630 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[8].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_421_HD1631 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_LUT6.All_RAM32M[9].ram32m_i                               |                                      xilinx_ddr4_ctrl_axi128MB_RAM32M_422_HD1632 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Shift_Logic_Module_I                                              |                             xilinx_ddr4_ctrl_axi128Shift_Logic_Module_gti_HD1633 |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Use_PCMP_instr.count_leading_zeros_I                            |                                xilinx_ddr4_ctrl_axi128count_leading_zeros_HD1634 |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_Div_Unit.Div_unit_I1                                        |                                       xilinx_ddr4_ctrl_axi128Div_unit_gti_HD1635 |         99 |         98 |       0 |    1 |    111 |      0 |      0 |    0 |          0 |
|                               (Using_Div_Unit.Div_unit_I1)                                    |                                       xilinx_ddr4_ctrl_axi128Div_unit_gti_HD1635 |         65 |         64 |       0 |    1 |    111 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_313_HD1636 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_314_HD1637 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_315_HD1638 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_316_HD1639 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_317_HD1640 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_318_HD1641 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_319_HD1642 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_320_HD1643 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_321_HD1644 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_322_HD1645 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_323_HD1646 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_324_HD1647 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_325_HD1648 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_326_HD1649 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_327_HD1650 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_328_HD1651 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_329_HD1652 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_330_HD1653 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_331_HD1654 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_332_HD1655 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_333_HD1656 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_334_HD1657 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_335_HD1658 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_336_HD1659 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_337_HD1660 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_338_HD1661 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_339_HD1662 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_340_HD1663 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_341_HD1664 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_342_HD1665 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_343_HD1666 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_344_HD1667 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_345_HD1668 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |                            xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_HD1669 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_346_HD1670 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_347_HD1671 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_348_HD1672 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_349_HD1673 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_350_HD1674 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_351_HD1675 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_352_HD1676 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_353_HD1677 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_354_HD1678 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_355_HD1679 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_356_HD1680 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_357_HD1681 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_358_HD1682 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_359_HD1683 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_360_HD1684 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_361_HD1685 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_362_HD1686 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_363_HD1687 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_364_HD1688 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_365_HD1689 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_366_HD1690 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_367_HD1691 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_368_HD1692 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_369_HD1693 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_370_HD1694 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_371_HD1695 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_372_HD1696 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_373_HD1697 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_374_HD1698 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_375_HD1699 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_376_HD1700 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_377_HD1701 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_378_HD1702 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_379_HD1703 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_380_HD1704 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_381_HD1705 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_382_HD1706 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_383_HD1707 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_384_HD1708 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_385_HD1709 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_386_HD1710 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_387_HD1711 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_388_HD1712 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_389_HD1713 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_390_HD1714 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_391_HD1715 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_392_HD1716 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_393_HD1717 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_394_HD1718 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_395_HD1719 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_396_HD1720 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_397_HD1721 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_398_HD1722 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_399_HD1723 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_400_HD1724 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_401_HD1725 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_402_HD1726 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_403_HD1727 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_404_HD1728 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_405_HD1729 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_406_HD1730 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |                        xilinx_ddr4_ctrl_axi128MB_LUT4__parameterized1_407_HD1731 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Zero_Detect_I                                                     |                                    xilinx_ddr4_ctrl_axi128Zero_Detect_gti_HD1732 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               (Zero_Detect_I)                                                 |                                    xilinx_ddr4_ctrl_axi128Zero_Detect_gti_HD1732 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Part_Of_Zero_Carry_Start                                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_306_HD1733 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Zero_Detecting[1].I_Part_Of_Zero_Detect                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_307_HD1734 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Zero_Detecting[3].I_Part_Of_Zero_Detect                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_309_HD1736 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             msr_reg_i                                                         |                                        xilinx_ddr4_ctrl_axi128msr_reg_gti_HD1740 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[25].Using_FDR.MSR_I                                |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_298_HD1741 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[28].Using_FDR.MSR_I                                |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_299_HD1742 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[29].Using_FDR.MSR_I                                |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_300_HD1743 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               MEM_MSR_Bits[30].Using_FDR.MSR_I                                |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_301_HD1744 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_302_HD1745 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_303_HD1746 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_304_HD1747 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_305_HD1748 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Decode_I                                                            |                                         xilinx_ddr4_ctrl_axi128Decode_gti_HD1749 |        667 |        627 |       0 |   40 |    223 |      0 |      0 |    0 |          0 |
|                             (Decode_I)                                                        |                                         xilinx_ddr4_ctrl_axi128Decode_gti_HD1749 |        145 |        145 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                             PC_Module_I                                                       |                                      xilinx_ddr4_ctrl_axi128PC_Module_gti_HD1750 |         85 |         69 |       0 |   16 |     64 |      0 |      0 |    0 |          0 |
|                               (PC_Module_I)                                                   |                                      xilinx_ddr4_ctrl_axi128PC_Module_gti_HD1750 |         16 |          0 |       0 |   16 |     32 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_205_HD1751 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_206_HD1752 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_207_HD1753 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_208_HD1754 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_209_HD1755 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_210_HD1756 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_211_HD1757 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_212_HD1758 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_213_HD1759 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_214_HD1760 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_215_HD1761 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_216_HD1762 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_217_HD1763 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_218_HD1764 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_219_HD1765 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_220_HD1766 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_221_HD1767 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_222_HD1768 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_223_HD1769 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_224_HD1770 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_225_HD1771 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_226_HD1772 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_227_HD1773 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_228_HD1774 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_229_HD1775 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_230_HD1776 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_231_HD1777 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_232_HD1778 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_233_HD1779 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_234_HD1780 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_235_HD1781 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_236_HD1782 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_237_HD1783 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_238_HD1784 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_239_HD1785 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_240_HD1786 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_241_HD1787 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_242_HD1788 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_243_HD1789 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_244_HD1790 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_245_HD1791 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_246_HD1792 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_247_HD1793 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_248_HD1794 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_249_HD1795 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_250_HD1796 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_251_HD1797 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_252_HD1798 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_253_HD1799 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_254_HD1800 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_255_HD1801 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_256_HD1802 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_257_HD1803 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_258_HD1804 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_259_HD1805 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_260_HD1806 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_261_HD1807 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_262_HD1808 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_263_HD1809 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_264_HD1810 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_265_HD1811 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_266_HD1812 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_267_HD1813 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_268_HD1814 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |                 xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_HD1815 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_269_HD1816 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_270_HD1817 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_271_HD1818 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_272_HD1819 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_273_HD1820 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_274_HD1821 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_275_HD1822 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_276_HD1823 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_277_HD1824 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_278_HD1825 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_279_HD1826 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_280_HD1827 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_281_HD1828 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_282_HD1829 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_283_HD1830 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_284_HD1831 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_285_HD1832 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_286_HD1833 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_287_HD1834 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_288_HD1835 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_289_HD1836 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_290_HD1837 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_291_HD1838 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_292_HD1839 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_293_HD1840 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_294_HD1841 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_295_HD1842 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_296_HD1843 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |             xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_XORCY_297_HD1844 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             PreFetch_Buffer_I1                                                |                                xilinx_ddr4_ctrl_axi128PreFetch_Buffer_gti_HD1845 |        377 |        353 |       0 |   24 |     49 |      0 |      0 |    0 |          0 |
|                               (PreFetch_Buffer_I1)                                            |                                xilinx_ddr4_ctrl_axi128PreFetch_Buffer_gti_HD1845 |         25 |          1 |       0 |   24 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_111_HD1846 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |                        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_HD1847 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_112_HD1848 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_113_HD1849 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_114_HD1850 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_115_HD1851 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_116_HD1852 |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6_117_HD1853 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized0_HD1854 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |                       xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_HD1855 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_118_HD1856 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_119_HD1857 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_120_HD1858 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_121_HD1859 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_122_HD1860 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_123_HD1861 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_124_HD1862 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_125_HD1863 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_126_HD1864 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_127_HD1865 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_128_HD1866 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_129_HD1867 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_130_HD1868 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_131_HD1869 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_132_HD1870 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_133_HD1871 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_134_HD1872 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_135_HD1873 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_136_HD1874 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_137_HD1875 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_138_HD1876 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_139_HD1877 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_140_HD1878 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_141_HD1879 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_142_HD1880 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_143_HD1881 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_144_HD1882 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_145_HD1883 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_146_HD1884 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_147_HD1885 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_148_HD1886 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_149_HD1887 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_150_HD1888 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_151_HD1889 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_152_HD1890 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_153_HD1891 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_154_HD1892 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_155_HD1893 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_156_HD1894 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_157_HD1895 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_158_HD1896 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_159_HD1897 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_160_HD1898 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_161_HD1899 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_162_HD1900 |         31 |         31 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_163_HD1901 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_164_HD1902 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_165_HD1903 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_166_HD1904 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_167_HD1905 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_168_HD1906 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_169_HD1907 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_170_HD1908 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_171_HD1909 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_172_HD1910 |         20 |         20 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_173_HD1911 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_174_HD1912 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_175_HD1913 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_176_HD1914 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_177_HD1915 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_178_HD1916 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_179_HD1917 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_180_HD1918 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_181_HD1919 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_182_HD1920 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_183_HD1921 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_184_HD1922 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_185_HD1923 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_186_HD1924 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_187_HD1925 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_188_HD1926 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_189_HD1927 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_190_HD1928 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_191_HD1929 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_192_HD1930 |         74 |         74 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_193_HD1931 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_194_HD1932 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_195_HD1933 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_196_HD1934 |         29 |         29 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_197_HD1935 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_198_HD1936 |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_199_HD1937 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_200_HD1938 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_201_HD1939 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_202_HD1940 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXF7_203_HD1941 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Last_Sel_DFF                                                    |                                             xilinx_ddr4_ctrl_axi128MB_FDS_HD1942 |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               Mux_Select_Empty_LUT6                                           |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized1_HD1943 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               Mux_Select_OF_Valid_LUT6                                        |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized2_HD1944 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               OF_Valid_DFF                                                    |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_204_HD1945 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[10].OF_Piperun_Stage                                    |                                          xilinx_ddr4_ctrl_axi128carry_and_HD1946 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_110_HD1947 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[11].OF_Piperun_Stage                                    |                                       xilinx_ddr4_ctrl_axi128carry_and_62_HD1948 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_109_HD1949 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[1].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_63_HD1950 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_108_HD1951 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[2].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_64_HD1952 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_107_HD1953 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[3].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_65_HD1954 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_106_HD1955 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[4].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_66_HD1956 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_105_HD1957 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[5].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_67_HD1958 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_104_HD1959 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[6].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_68_HD1960 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_103_HD1961 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[7].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_69_HD1962 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_102_HD1963 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[8].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_70_HD1964 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_101_HD1965 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Use_MuxCy[9].OF_Piperun_Stage                                     |                                       xilinx_ddr4_ctrl_axi128carry_and_71_HD1966 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                   xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_100_HD1967 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_byte_access_i_Inst                                |                        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_HD1968 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_doublet_access_i_Inst                             |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_72_HD1969 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_is_load_instr_Inst                                |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_73_HD1970 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_is_lwx_instr_Inst                                 |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_74_HD1971 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_is_swx_instr_Inst                                 |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_75_HD1972 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_2.ex_load_store_instr_Inst                             |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_76_HD1973 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |                     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDRE_77_HD1974 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |                         xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_FDR_HD1975 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_HD1976 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |        xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_HD1977 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_78_HD1978 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_79_HD1979 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_80_HD1980 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_81_HD1981 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_82_HD1982 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_83_HD1983 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_84_HD1984 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_85_HD1985 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized3_86_HD1986 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |     xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_LUT6__parameterized4_87_HD1987 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             if_pc_incr_carry_and_0                                            |                                       xilinx_ddr4_ctrl_axi128carry_and_88_HD1988 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_99_HD1989 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             if_pc_incr_carry_and_3                                            |                                       xilinx_ddr4_ctrl_axi128carry_and_89_HD1990 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_98_HD1991 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             jump_logic_I1                                                     |                                         xilinx_ddr4_ctrl_axi128jump_logic_HD1992 |         25 |         25 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                               (jump_logic_I1)                                                 |                                         xilinx_ddr4_ctrl_axi128jump_logic_HD1992 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY                                                |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_92_HD1993 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY2                                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_93_HD1994 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY3                                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_94_HD1995 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY4                                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_95_HD1996 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY5                                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_96_HD1997 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_JUMP_CARRY6                                               |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_97_HD1998 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             mem_PipeRun_carry_and                                             |                                       xilinx_ddr4_ctrl_axi128carry_and_90_HD1999 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_91_HD2000 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             mem_wait_on_ready_N_carry_or                                      |                                           xilinx_ddr4_ctrl_axi128carry_or_HD2001 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                               MUXCY_I                                                         |                       xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_MB_MUXCY_HD2002 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |                                         xilinx_ddr4_ctrl_axi128MB_AND2B1L_HD2003 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Reset_DFF                                                             |                    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_mb_sync_bit_HD2004 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         Using_Async_Wakeup_0.Wakeup_DFF                                       |    xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_mb_sync_bit__parameterized0_HD2005 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         Using_Async_Wakeup_1.Wakeup_DFF                                       | xilinx_ddr4_ctrl_axi128microblaze_v11_0_12_mb_sync_bit__parameterized0_61_HD2006 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   rst_0                                                                       |                                    xilinx_ddr4_ctrl_axi128bd_db73_rst_0_0_HD2007 |         14 |         13 |       0 |    1 |     30 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                                     xilinx_ddr4_ctrl_axi128proc_sys_reset_HD2008 |         14 |         13 |       0 |    1 |     30 |      0 |      0 |    0 |          0 |
|                       (U0)                                                                    |                                     xilinx_ddr4_ctrl_axi128proc_sys_reset_HD2008 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                       EXT_LPF                                                                 |                                                xilinx_ddr4_ctrl_axi128lpf_HD2009 |          3 |          2 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|                         (EXT_LPF)                                                             |                                                xilinx_ddr4_ctrl_axi128lpf_HD2009 |          2 |          1 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|                         ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |                                           xilinx_ddr4_ctrl_axi128cdc_sync_HD2010 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       SEQ                                                                     |                                       xilinx_ddr4_ctrl_axi128sequence_psr_HD2011 |         11 |         11 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                         (SEQ)                                                                 |                                       xilinx_ddr4_ctrl_axi128sequence_psr_HD2011 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         SEQ_COUNTER                                                           |                                            xilinx_ddr4_ctrl_axi128upcnt_n_HD2012 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   second_dlmb_cntlr                                                           |                        xilinx_ddr4_ctrl_axi128bd_db73_second_dlmb_cntlr_0_HD2013 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                  xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr__parameterized3_HD2014 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   second_ilmb_cntlr                                                           |                        xilinx_ddr4_ctrl_axi128bd_db73_second_ilmb_cntlr_0_HD2015 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     U0                                                                        |                  xilinx_ddr4_ctrl_axi128lmb_bram_if_cntlr__parameterized5_HD2016 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   second_lmb_bram_I                                                           |                        xilinx_ddr4_ctrl_axi128bd_db73_second_lmb_bram_I_0_HD2017 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                     U0                                                                        |                 xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7__parameterized1_HD2018 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                       inst_blk_mem_gen                                                        |           xilinx_ddr4_ctrl_axi128blk_mem_gen_v8_4_7_synth__parameterized0_HD2019 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                    xilinx_ddr4_ctrl_axi128blk_mem_gen_top__parameterized0_HD2020 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                           valid.cstr                                                          |           xilinx_ddr4_ctrl_axi128blk_mem_gen_generic_cstr__parameterized0_HD2021 |          6 |          4 |       0 |    2 |     10 |      8 |      0 |    0 |          0 |
|                             ramloop[0].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized15_HD2022 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized15_HD2023 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[1].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized16_HD2024 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized16_HD2025 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[2].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized17_HD2026 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized17_HD2027 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[3].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized18_HD2028 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized18_HD2029 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[4].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized19_HD2030 |          6 |          4 |       0 |    2 |     10 |      1 |      0 |    0 |          0 |
|                               (ramloop[4].ram.r)                                              |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized19_HD2030 |          4 |          2 |       0 |    2 |     10 |      0 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized19_HD2031 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[5].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized20_HD2032 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized20_HD2033 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[6].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized21_HD2034 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized21_HD2035 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             ramloop[7].ram.r                                                  |            xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_width__parameterized22_HD2036 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               prim_noinit.ram                                                 |          xilinx_ddr4_ctrl_axi128blk_mem_gen_prim_wrapper__parameterized22_HD2037 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             u_ddr_cal_top                                                                     |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_top_HD2038 |       3276 |       3273 |       0 |    3 |   5752 |      1 |      1 |    0 |          0 |
|               (u_ddr_cal_top)                                                                 |                               xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_top_HD2038 |          6 |          4 |       0 |    2 |    487 |      0 |      0 |    0 |          0 |
|               u_ddr_cal                                                                       |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_HD2039 |       2322 |       2321 |       0 |    1 |   3565 |      1 |      1 |    0 |          0 |
|                 (u_ddr_cal)                                                                   |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_HD2039 |        435 |        435 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|                 DDR_XSDB_BRAM                                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_xsdb_bram_HD2040 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                   mem_inst                                                                    |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cfg_mem_mod_HD2041 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                     gen_mem[0].inst                                                           |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_bram_tdp_HD2042 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 U_XSDB_SLAVE                                                                  |                  xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_chipscope_xsdb_slave_HD2043 |         74 |         74 |       0 |    0 |    213 |      0 |      0 |    0 |          0 |
|                 u_ddr_cal_addr_decode                                                         |                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_addr_decode_HD2044 |       1806 |       1805 |       0 |    1 |   2999 |      0 |      1 |    0 |          0 |
|                   (u_ddr_cal_addr_decode)                                                     |                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_addr_decode_HD2044 |       1110 |       1109 |       0 |    1 |   2404 |      0 |      0 |    0 |          0 |
|                   u_ddr_cal_cplx                                                              |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_cplx_HD2045 |        691 |        691 |       0 |    0 |    593 |      0 |      1 |    0 |          0 |
|                     (u_ddr_cal_cplx)                                                          |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_cplx_HD2045 |        479 |        479 |       0 |    0 |    545 |      0 |      0 |    0 |          0 |
|                     u_ddr_cal_cplx_data                                                       |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_cplx_data_HD2046 |        212 |        212 |       0 |    0 |     48 |      0 |      1 |    0 |          0 |
|                   u_ddr_cal_odt                                                               |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_mc_odt__parameterized0_HD2047 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 u_ddr_config_rom                                                              |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_config_rom_HD2048 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 u_xsdb_arbiter                                                                |                      xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_xsdb_arbiter_HD2049 |          7 |          7 |       0 |    0 |    149 |      0 |      0 |    0 |          0 |
|                   (u_xsdb_arbiter)                                                            |                      xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_xsdb_arbiter_HD2049 |          6 |          6 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|                   u_slave_addr_sync                                                           |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized0_HD2050 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   u_slave_di_sync                                                             |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized1_HD2051 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                   u_slave_do_sync                                                             |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized3_HD2052 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                   u_slave_en_sync                                                             |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync_HD2053 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   u_slave_rdy_cptd_sync                                                       |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync_59_HD2054 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   u_slave_rdy_sync                                                            |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized2_HD2055 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   u_slave_we_sync                                                             |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync_60_HD2056 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_pi                                                                     |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_pi_HD2057 |        948 |        948 |       0 |    0 |   1700 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_pi)                                                                 |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_pi_HD2057 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 rdEn[0].u_ddr_mc_rd_en_low                                                    |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_HD2058 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[0].u_ddr_mc_rd_en_upp                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_14_HD2059 |         46 |         46 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[1].u_ddr_mc_rd_en_low                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_15_HD2060 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[1].u_ddr_mc_rd_en_upp                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_16_HD2061 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[2].u_ddr_mc_rd_en_low                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_17_HD2062 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[2].u_ddr_mc_rd_en_upp                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_18_HD2063 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[3].u_ddr_mc_rd_en_low                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_19_HD2064 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 rdEn[3].u_ddr_mc_rd_en_upp                                                    |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_rd_en_20_HD2065 |         45 |         45 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_read                                                                 |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_read_HD2066 |        409 |        409 |       0 |    0 |    284 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_write                                                                |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_write_HD2067 |        150 |        150 |       0 |    0 |    527 |      0 |      0 |    0 |          0 |
|                   (u_ddr_mc_write)                                                            |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_write_HD2067 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                   genByte[0].u_ddr_mc_wr_byte                                                 |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_HD2068 |          0 |          0 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_50_HD2069 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_51_HD2070 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_52_HD2071 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_53_HD2072 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_54_HD2073 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_55_HD2074 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_56_HD2075 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_57_HD2076 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_58_HD2077 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   genByte[1].u_ddr_mc_wr_byte                                                 |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_21_HD2078 |          0 |          0 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_41_HD2079 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_42_HD2080 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_43_HD2081 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_44_HD2082 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_45_HD2083 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_46_HD2084 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_47_HD2085 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_48_HD2086 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_49_HD2087 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   genByte[2].u_ddr_mc_wr_byte                                                 |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_22_HD2088 |          0 |          0 |       0 |    0 |    126 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_32_HD2089 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_33_HD2090 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_34_HD2091 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_35_HD2092 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_36_HD2093 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_37_HD2094 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_38_HD2095 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_39_HD2096 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_40_HD2097 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   genByte[3].u_ddr_mc_wr_byte                                                 |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_byte_23_HD2098 |        144 |        144 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|                     genBit[0].u_ddr_mc_wr_bit                                                 |                            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_HD2099 |        144 |        144 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     genBit[1].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_24_HD2100 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[2].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_25_HD2101 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[3].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_26_HD2102 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[4].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_27_HD2103 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[5].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_28_HD2104 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[6].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_29_HD2105 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     genBit[7].u_ddr_mc_wr_bit                                                 |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_30_HD2106 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     u_ddr_mc_wr_dm                                                            |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_wr_bit_31_HD2107 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             u_ddr_mc                                                                          |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_HD2108 |       2366 |       2365 |       0 |    1 |   2393 |      0 |      0 |    0 |          0 |
|               (u_ddr_mc)                                                                      |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_HD2108 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               bgr[0].u_ddr_mc_group                                                           |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_HD2109 |        550 |        549 |       0 |    1 |    545 |      0 |      0 |    0 |          0 |
|               bgr[1].u_ddr_mc_group                                                           |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_11_HD2110 |        418 |        418 |       0 |    0 |    500 |      0 |      0 |    0 |          0 |
|               bgr[2].u_ddr_mc_group                                                           |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_12_HD2111 |        414 |        414 |       0 |    0 |    499 |      0 |      0 |    0 |          0 |
|               bgr[3].u_ddr_mc_group                                                           |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_group_13_HD2112 |        437 |        437 |       0 |    0 |    489 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_act_timer                                                              |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_act_timer_HD2113 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 rr[0].u__ddr_mc_act_rank                                                      |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_act_rank_HD2114 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_arb_a                                                                  |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_a_HD2115 |         42 |         42 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_arb_c                                                                  |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_c_HD2116 |        102 |        102 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_arb_mux_p                                                              |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_mux_p_HD2117 |         89 |         89 |       0 |    0 |     79 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_arb_mux_p)                                                          |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_mux_p_HD2117 |         63 |         63 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_arb_p                                                                |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_arb_p_HD2118 |         26 |         26 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_cmd_mux_a                                                              |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_cmd_mux_ap_HD2119 |         19 |         19 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_cmd_mux_c                                                              |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_cmd_mux_c_HD2120 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_ctl                                                                    |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_ctl_HD2121 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_ctl)                                                                |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_ctl_HD2121 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_odt                                                                  |                            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_mc_odt_HD2122 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_periodic                                                               |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_periodic_HD2123 |         38 |         38 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_rd_wr                                                                  |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_rd_wr_HD2124 |         95 |         95 |       0 |    0 |    105 |      0 |      0 |    0 |          0 |
|                 (u_ddr_mc_rd_wr)                                                              |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_rd_wr_HD2124 |         85 |         85 |       0 |    0 |     94 |      0 |      0 |    0 |          0 |
|                 wtrs[0].u_ddr_mc_wtr                                                          |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_wtr_HD2125 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|               u_ddr_mc_ref                                                                    |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_mc_ref_HD2126 |        133 |        133 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|             u_ddr_ui                                                                          |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_HD2127 |        932 |        544 |     388 |    0 |   1326 |      0 |      0 |    0 |          0 |
|               (u_ddr_ui)                                                                      |                                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_HD2127 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               u_ddr_ui_cmd                                                                    |                                xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_cmd_HD2128 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|               u_ddr_ui_rd_data                                                                |                            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_rd_data_HD2129 |        515 |        327 |     188 |    0 |    644 |      0 |      0 |    0 |          0 |
|               u_ddr_ui_wr_data                                                                |                            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_ui_wr_data_HD2130 |        396 |        196 |     200 |    0 |    626 |      0 |      0 |    0 |          0 |
|             u_en_vtc_sync                                                                     |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_HD2131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_fab_rst_sync                                                                    |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_2_HD2132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_io_addr_strobe_lvl_sync                                                         |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized9_HD2133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_io_addr_sync                                                                    |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized8_HD2134 |        609 |        609 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             u_io_read_data_sync                                                               |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized5_HD2135 |         30 |         30 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             u_io_ready_lvl_sync                                                               |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized6_HD2136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_io_write_data_sync                                                              |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized8_3_HD2137 |         62 |         62 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             u_io_write_strobe_sync                                                            |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized9_4_HD2138 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_mig_ddr4_phy                                                                    |                                                      xilinx_ddr4_ctrl_axi128_phy |        197 |        197 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|               (u_mig_ddr4_phy)                                                                |                                                      xilinx_ddr4_ctrl_axi128_phy |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               inst                                                                            |                                                 xilinx_ddr4_ctrl_axi128_phy_ddr4 |        195 |        195 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                        |                                                 xilinx_ddr4_ctrl_axi128_phy_ddr4 |        186 |        186 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|                 generate_block1.u_ddr_xiphy                                                   |                                                            ddr4_phy_v2_2_1_xiphy |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                               ddr4_phy_v2_2_1_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                               ddr4_phy_v2_2_1_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_74 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_75 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_76 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_77 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_78 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_79 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_80 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_81 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_82 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_83 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                         ddr4_phy_v2_2_1_xiphy_control_wrapper_84 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0_85 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_86 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_87 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_88 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                             ddr4_phy_v2_2_1_xiphy_byte_wrapper_1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                             ddr4_phy_v2_2_1_xiphy_byte_wrapper_1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_59 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_60 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_61 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_62 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_63 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_65 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_66 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_67 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_68 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                         ddr4_phy_v2_2_1_xiphy_control_wrapper_69 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0_70 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_71 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_72 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_73 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_43 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_44 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_45 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_46 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_47 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_48 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_49 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_50 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_51 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_52 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_53 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1_54 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1_55 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_56 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_57 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_58 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_28 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_30 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_33 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_34 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_35 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_36 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_37 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_38 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                            ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized1_39 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_40 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_41 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_42 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0_17 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_20 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_21 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                        ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1_22 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                         ddr4_phy_v2_2_1_xiphy_control_wrapper_23 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                         ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0_24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_26 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                           ddr4_phy_v2_2_1_xiphy_riuor_wrapper_27 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     (byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                               ddr4_phy_v2_2_1_xiphy_byte_wrapper__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                           ddr4_phy_v2_2_1_xiphy_bitslice_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                           ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                           ddr4_phy_v2_2_1_xiphy_bitslice_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_1_xiphy_bitslice_wrapper_9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                            ddr4_phy_v2_2_1_xiphy_control_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                            ddr4_phy_v2_2_1_xiphy_control_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                           ddr4_phy_v2_2_1_xiphy_tristate_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                        ddr4_phy_v2_2_1_xiphy_tristate_wrapper_10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_xiphy_riuor                                                             |                                              ddr4_phy_v2_2_1_xiphy_riuor_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 u_ddr4_phy_pll                                                                |                                                              ddr4_phy_v2_2_1_pll |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 u_ddr_iob                                                                     |                                                              ddr4_phy_v2_2_1_iob |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[0].u_ddr_iob_byte                                                   |                                                         ddr4_phy_v2_2_1_iob_byte |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[1].u_ddr_iob_byte                                                   |                                                       ddr4_phy_v2_2_1_iob_byte_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[2].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[3].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[4].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   genByte[5].u_ddr_iob_byte                                                   |                                         ddr4_phy_v2_2_1_iob_byte__parameterized3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             u_phy2clb_bisc_complete_sync                                                      |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_5_HD2251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_phy2clb_fixdly_rdy_low                                                          |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_HD2252 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_fixdly_rdy_upp                                                          |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_6_HD2253 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_phy_rdy_low                                                             |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_7_HD2254 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_phy_rdy_upp                                                             |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_8_HD2255 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             u_phy2clb_phy_ready_sync                                                          |            xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized4_9_HD2256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             u_riu2clb_valid_sync                                                              |           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_cal_sync__parameterized7_10_HD2257 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|           u_ddr_axi                                                                           |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_HD2258 |       1878 |       1538 |       0 |  340 |   2650 |      0 |      0 |    0 |          0 |
|             (u_ddr_axi)                                                                       |                                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_HD2258 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             USE_UPSIZER.upsizer_d2                                                            |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_upsizer_HD2259 |       1108 |       1039 |       0 |   69 |   1824 |      0 |      0 |    0 |          0 |
|               (USE_UPSIZER.upsizer_d2)                                                        |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_upsizer_HD2259 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                         |             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer__parameterized0_HD2260 |        124 |         90 |       0 |   34 |     83 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                     |             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer__parameterized0_HD2260 |         57 |         57 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                 USE_BURSTS.cmd_queue                                                          |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_command_fifo_1_HD2261 |         67 |         33 |       0 |   34 |     42 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                         |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_r_upsizer_HD2262 |        161 |        161 |       0 |    0 |    421 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                       |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer_HD2263 |        431 |        396 |       0 |   35 |     84 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                   |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_a_upsizer_HD2263 |         49 |         49 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                 USE_BURSTS.cmd_queue                                                          |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_command_fifo_HD2264 |        382 |        347 |       0 |   35 |     43 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                       |                             xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_w_upsizer_HD2265 |        133 |        133 |       0 |    0 |    598 |      0 |      0 |    0 |          0 |
|               mi_register_slice_inst                                                          |    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice__parameterized0_HD2266 |        143 |        143 |       0 |    0 |    538 |      0 |      0 |    0 |          0 |
|                 (mi_register_slice_inst)                                                      |    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice__parameterized0_HD2266 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 r_pipe                                                                        |   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axic_register_slice__parameterized5_HD2267 |        142 |        142 |       0 |    0 |    537 |      0 |      0 |    0 |          0 |
|               si_register_slice_inst                                                          |                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice_HD2268 |        122 |        122 |       0 |    0 |     99 |      0 |      0 |    0 |          0 |
|                 (si_register_slice_inst)                                                      |                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_register_slice_HD2268 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 ar_pipe                                                                       |                   xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axic_register_slice_HD2269 |         56 |         56 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                 aw_pipe                                                                       |                 xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axic_register_slice_0_HD2270 |         66 |         66 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             axi_ar_channel_0                                                                  |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_ar_channel_HD2271 |         66 |         66 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (axi_ar_channel_0)                                                              |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_ar_channel_HD2271 |          0 |          0 |       0 |    0 |     45 |      0 |      0 |    0 |          0 |
|               ar_cmd_fsm_0                                                                    |                           xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_fsm_HD2272 |         64 |         64 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axi_mc_cmd_translator_0                                                         |    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_translator__parameterized0_HD2273 |          2 |          2 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                 axi_mc_incr_cmd_0                                                             |          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_incr_cmd__parameterized0_HD2274 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                 axi_mc_wrap_cmd_0                                                             |          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_wrap_cmd__parameterized0_HD2275 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             axi_aw_channel_0                                                                  |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_aw_channel_HD2276 |         74 |         74 |       0 |    0 |     86 |      0 |      0 |    0 |          0 |
|               (axi_aw_channel_0)                                                              |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_aw_channel_HD2276 |          0 |          0 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|               aw_cmd_fsm_0                                                                    |                        xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_wr_cmd_fsm_HD2277 |         68 |         68 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axi_mc_cmd_translator_0                                                         |                    xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_translator_HD2278 |          6 |          6 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                 axi_mc_incr_cmd_0                                                             |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_incr_cmd_HD2279 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                 axi_mc_wrap_cmd_0                                                             |                          xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_wrap_cmd_HD2280 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             axi_b_channel_0                                                                   |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_b_channel_HD2281 |         13 |          6 |       0 |    7 |      4 |      0 |      0 |    0 |          0 |
|               bid_fifo_0                                                                      |                              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_fifo_HD2282 |         13 |          6 |       0 |    7 |      4 |      0 |      0 |    0 |          0 |
|             axi_cmd_arbiter_0                                                                 |                       xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_cmd_arbiter_HD2283 |         28 |         28 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|             axi_r_channel_0                                                                   |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_r_channel_HD2284 |        301 |         37 |       0 |  264 |     37 |      0 |      0 |    0 |          0 |
|               (axi_r_channel_0)                                                               |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_r_channel_HD2284 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               rd_data_fifo_0                                                                  |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_fifo__parameterized0_HD2285 |        276 |         20 |       0 |  256 |     13 |      0 |      0 |    0 |          0 |
|               transaction_fifo_0                                                              |              xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_fifo__parameterized1_HD2286 |         25 |         17 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|             axi_w_channel_0                                                                   |                         xilinx_ddr4_ctrl_axi128ddr4_v2_2_20_axi_w_channel_HD2287 |        290 |        290 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


