Classic Timing Analyzer report for cona
Wed Dec 30 08:51:31 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+-------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From  ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.569 ns                         ; rst   ; l~reg0     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.272 ns                         ; tl[2] ; timl[2]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -7.026 ns                        ; rst   ; tl[1]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 207.00 MHz ( period = 4.831 ns ) ; th[0] ; state.left ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;       ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 207.00 MHz ( period = 4.831 ns )               ; th[0]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 4.570 ns                ;
; N/A   ; 207.00 MHz ( period = 4.831 ns )               ; th[0]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 4.570 ns                ;
; N/A   ; 211.46 MHz ( period = 4.729 ns )               ; th[3]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 4.415 ns                ;
; N/A   ; 211.46 MHz ( period = 4.729 ns )               ; th[3]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 4.415 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns )               ; th[0]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 4.376 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns )               ; th[1]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 4.356 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns )               ; th[1]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 4.356 ns                ;
; N/A   ; 217.91 MHz ( period = 4.589 ns )               ; th[0]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 4.328 ns                ;
; N/A   ; 217.96 MHz ( period = 4.588 ns )               ; th[0]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 4.327 ns                ;
; N/A   ; 220.51 MHz ( period = 4.535 ns )               ; th[3]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 4.221 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; th[3]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 4.173 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; th[3]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; 226.09 MHz ( period = 4.423 ns )               ; th[1]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 4.162 ns                ;
; N/A   ; 228.57 MHz ( period = 4.375 ns )               ; th[1]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 4.114 ns                ;
; N/A   ; 228.62 MHz ( period = 4.374 ns )               ; th[1]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 4.113 ns                ;
; N/A   ; 230.31 MHz ( period = 4.342 ns )               ; tl[0]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 4.081 ns                ;
; N/A   ; 230.31 MHz ( period = 4.342 ns )               ; tl[0]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 4.081 ns                ;
; N/A   ; 231.64 MHz ( period = 4.317 ns )               ; state.green  ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 4.056 ns                ;
; N/A   ; 231.70 MHz ( period = 4.316 ns )               ; state.green  ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 4.055 ns                ;
; N/A   ; 231.70 MHz ( period = 4.316 ns )               ; tl[0]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 4.055 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns )               ; tl[2]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns )               ; tl[2]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 234.03 MHz ( period = 4.273 ns )               ; tl[2]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 4.012 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; tl[0]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns )               ; tl[0]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.955 ns                ;
; N/A   ; 239.52 MHz ( period = 4.175 ns )               ; tl[2]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.914 ns                ;
; N/A   ; 239.64 MHz ( period = 4.173 ns )               ; tl[2]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.912 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; tl[3]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 3.892 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; tl[3]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 3.892 ns                ;
; N/A   ; 242.31 MHz ( period = 4.127 ns )               ; tl[3]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 243.55 MHz ( period = 4.106 ns )               ; tl[0]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.845 ns                ;
; N/A   ; 243.72 MHz ( period = 4.103 ns )               ; tl[1]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 243.72 MHz ( period = 4.103 ns )               ; tl[1]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 245.28 MHz ( period = 4.077 ns )               ; tl[1]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 245.64 MHz ( period = 4.071 ns )               ; state.red    ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.810 ns                ;
; N/A   ; 245.70 MHz ( period = 4.070 ns )               ; state.red    ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.809 ns                ;
; N/A   ; 246.12 MHz ( period = 4.063 ns )               ; tl[2]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.802 ns                ;
; N/A   ; 246.24 MHz ( period = 4.061 ns )               ; state.green  ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; tl[3]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.768 ns                ;
; N/A   ; 248.32 MHz ( period = 4.027 ns )               ; tl[3]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.766 ns                ;
; N/A   ; 251.32 MHz ( period = 3.979 ns )               ; tl[1]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.718 ns                ;
; N/A   ; 251.45 MHz ( period = 3.977 ns )               ; tl[1]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 255.30 MHz ( period = 3.917 ns )               ; tl[3]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.656 ns                ;
; N/A   ; 258.60 MHz ( period = 3.867 ns )               ; tl[1]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; th[2]        ; state.green  ; clk        ; clk      ; None                        ; None                      ; 3.602 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; th[2]        ; state.left   ; clk        ; clk      ; None                        ; None                      ; 3.602 ns                ;
; N/A   ; 261.57 MHz ( period = 3.823 ns )               ; tl[0]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 262.12 MHz ( period = 3.815 ns )               ; state.red    ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.554 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; tl[2]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 3.565 ns                ;
; N/A   ; 265.82 MHz ( period = 3.762 ns )               ; th[0]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.501 ns                ;
; N/A   ; 269.61 MHz ( period = 3.709 ns )               ; a            ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.448 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; a            ; r~reg0       ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; a            ; g~reg0       ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; a            ; y~reg0       ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; a            ; l~reg0       ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; th[2]        ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 273.22 MHz ( period = 3.660 ns )               ; th[3]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.346 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; state.left   ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; 273.60 MHz ( period = 3.655 ns )               ; state.left   ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 274.12 MHz ( period = 3.648 ns )               ; th[0]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; 274.27 MHz ( period = 3.646 ns )               ; th[0]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 275.03 MHz ( period = 3.636 ns )               ; tl[3]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.360 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; state.green  ; clk        ; clk      ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; state.left   ; clk        ; clk      ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 3.367 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[1]        ; a            ; clk        ; clk      ; None                        ; None                      ; 3.287 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[3]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[3]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.left   ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 3.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; tl[2]        ; clk        ; clk      ; None                        ; None                      ; 3.212 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[1]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 3.173 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[1]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 3.171 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; tl[3]        ; clk        ; clk      ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; tl[0]        ; clk        ; clk      ; None                        ; None                      ; 3.145 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; a            ; clk        ; clk      ; None                        ; None                      ; 3.035 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[3]        ; tl[1]        ; clk        ; clk      ; None                        ; None                      ; 2.985 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[0]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[0]        ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[0]        ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[2]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[0]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[2]        ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 2.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[0]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 2.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[2]        ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[2]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 2.855 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[2]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 2.853 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[0]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[3]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[3]        ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[3]        ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[3]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[3]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 2.684 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 2.606 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[1]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 2.602 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; a            ; clk        ; clk      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[0]        ; tl[1]        ; clk        ; clk      ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; state.red    ; clk        ; clk      ; None                        ; None                      ; 2.417 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; tl[1]        ; clk        ; clk      ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[2]        ; tl[1]        ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; state.red    ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.left   ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.red    ; state.red    ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tl[1]        ; tl[1]        ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[0]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.green  ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; a            ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; a            ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[0]        ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[1]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 1.663 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.red    ; state.left   ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.red    ; r~reg0       ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; y~reg0       ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.green  ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.red    ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[0]        ; th[0]        ; clk        ; clk      ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; tl[1]        ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; state.red    ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[3]        ; th[3]        ; clk        ; clk      ; None                        ; None                      ; 1.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.yellow ; state.yellow ; clk        ; clk      ; None                        ; None                      ; 0.888 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.left   ; state.green  ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.left   ; l~reg0       ; clk        ; clk      ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[1]        ; th[1]        ; clk        ; clk      ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; th[2]        ; th[2]        ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.green  ; g~reg0       ; clk        ; clk      ; None                        ; None                      ; 0.653 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 8.569 ns   ; rst  ; r~reg0 ; clk      ;
; N/A   ; None         ; 8.569 ns   ; rst  ; g~reg0 ; clk      ;
; N/A   ; None         ; 8.569 ns   ; rst  ; y~reg0 ; clk      ;
; N/A   ; None         ; 8.569 ns   ; rst  ; l~reg0 ; clk      ;
; N/A   ; None         ; 7.927 ns   ; rst  ; th[3]  ; clk      ;
; N/A   ; None         ; 7.091 ns   ; rst  ; tl[0]  ; clk      ;
; N/A   ; None         ; 7.091 ns   ; rst  ; tl[3]  ; clk      ;
; N/A   ; None         ; 7.087 ns   ; rst  ; th[0]  ; clk      ;
; N/A   ; None         ; 7.087 ns   ; rst  ; th[1]  ; clk      ;
; N/A   ; None         ; 7.087 ns   ; rst  ; th[2]  ; clk      ;
; N/A   ; None         ; 7.078 ns   ; rst  ; tl[2]  ; clk      ;
; N/A   ; None         ; 7.078 ns   ; rst  ; tl[1]  ; clk      ;
+-------+--------------+------------+------+--------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+--------+---------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To      ; From Clock ;
+-------+--------------+------------+--------+---------+------------+
; N/A   ; None         ; 9.272 ns   ; tl[2]  ; timl[2] ; clk        ;
; N/A   ; None         ; 8.668 ns   ; th[3]  ; timh[3] ; clk        ;
; N/A   ; None         ; 8.582 ns   ; th[2]  ; timh[2] ; clk        ;
; N/A   ; None         ; 8.515 ns   ; r~reg0 ; r       ; clk        ;
; N/A   ; None         ; 8.171 ns   ; th[0]  ; timh[0] ; clk        ;
; N/A   ; None         ; 8.143 ns   ; tl[0]  ; timl[0] ; clk        ;
; N/A   ; None         ; 8.126 ns   ; y~reg0 ; y       ; clk        ;
; N/A   ; None         ; 8.119 ns   ; tl[3]  ; timl[3] ; clk        ;
; N/A   ; None         ; 8.108 ns   ; th[1]  ; timh[1] ; clk        ;
; N/A   ; None         ; 8.105 ns   ; l~reg0 ; l       ; clk        ;
; N/A   ; None         ; 7.574 ns   ; tl[1]  ; timl[1] ; clk        ;
; N/A   ; None         ; 7.557 ns   ; g~reg0 ; g       ; clk        ;
+-------+--------------+------------+--------+---------+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -7.026 ns ; rst  ; tl[2]  ; clk      ;
; N/A           ; None        ; -7.026 ns ; rst  ; tl[1]  ; clk      ;
; N/A           ; None        ; -7.035 ns ; rst  ; th[0]  ; clk      ;
; N/A           ; None        ; -7.035 ns ; rst  ; th[1]  ; clk      ;
; N/A           ; None        ; -7.035 ns ; rst  ; th[2]  ; clk      ;
; N/A           ; None        ; -7.039 ns ; rst  ; tl[0]  ; clk      ;
; N/A           ; None        ; -7.039 ns ; rst  ; tl[3]  ; clk      ;
; N/A           ; None        ; -7.875 ns ; rst  ; th[3]  ; clk      ;
; N/A           ; None        ; -8.517 ns ; rst  ; r~reg0 ; clk      ;
; N/A           ; None        ; -8.517 ns ; rst  ; g~reg0 ; clk      ;
; N/A           ; None        ; -8.517 ns ; rst  ; y~reg0 ; clk      ;
; N/A           ; None        ; -8.517 ns ; rst  ; l~reg0 ; clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Dec 30 08:51:31 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaotongdeng -c cona --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 207.0 MHz between source register "th[0]" and destination register "state.green" (period= 4.831 ns)
    Info: + Longest register to register delay is 4.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y8_N2; Fanout = 4; REG Node = 'th[0]'
        Info: 2: + IC(0.573 ns) + CELL(0.292 ns) = 0.865 ns; Loc. = LC_X19_Y8_N8; Fanout = 3; COMB Node = 'process_0~1'
        Info: 3: + IC(0.715 ns) + CELL(0.590 ns) = 2.170 ns; Loc. = LC_X20_Y8_N3; Fanout = 5; COMB Node = 'process_0~0'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.466 ns; Loc. = LC_X20_Y8_N4; Fanout = 4; COMB Node = 'Selector13~0'
        Info: 5: + IC(1.237 ns) + CELL(0.867 ns) = 4.570 ns; Loc. = LC_X20_Y7_N4; Fanout = 4; REG Node = 'state.green'
        Info: Total cell delay = 1.863 ns ( 40.77 % )
        Info: Total interconnect delay = 2.707 ns ( 59.23 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.909 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 17; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y7_N4; Fanout = 4; REG Node = 'state.green'
            Info: Total cell delay = 2.180 ns ( 74.94 % )
            Info: Total interconnect delay = 0.729 ns ( 25.06 % )
        Info: - Longest clock path from clock "clk" to source register is 2.909 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 17; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X19_Y8_N2; Fanout = 4; REG Node = 'th[0]'
            Info: Total cell delay = 2.180 ns ( 74.94 % )
            Info: Total interconnect delay = 0.729 ns ( 25.06 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "r~reg0" (data pin = "rst", clock pin = "clk") is 8.569 ns
    Info: + Longest pin to register delay is 11.441 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 14; PIN Node = 'rst'
        Info: 2: + IC(7.555 ns) + CELL(0.292 ns) = 9.322 ns; Loc. = LC_X21_Y8_N0; Fanout = 4; COMB Node = 'l~2'
        Info: 3: + IC(1.252 ns) + CELL(0.867 ns) = 11.441 ns; Loc. = LC_X20_Y7_N9; Fanout = 1; REG Node = 'r~reg0'
        Info: Total cell delay = 2.634 ns ( 23.02 % )
        Info: Total interconnect delay = 8.807 ns ( 76.98 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 17; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y7_N9; Fanout = 1; REG Node = 'r~reg0'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
Info: tco from clock "clk" to destination pin "timl[2]" through register "tl[2]" is 9.272 ns
    Info: + Longest clock path from clock "clk" to source register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 17; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X21_Y8_N2; Fanout = 6; REG Node = 'tl[2]'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y8_N2; Fanout = 6; REG Node = 'tl[2]'
        Info: 2: + IC(4.015 ns) + CELL(2.124 ns) = 6.139 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'timl[2]'
        Info: Total cell delay = 2.124 ns ( 34.60 % )
        Info: Total interconnect delay = 4.015 ns ( 65.40 % )
Info: th for register "tl[2]" (data pin = "rst", clock pin = "clk") is -7.026 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 17; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X21_Y8_N2; Fanout = 6; REG Node = 'tl[2]'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 9.950 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 14; PIN Node = 'rst'
        Info: 2: + IC(7.608 ns) + CELL(0.867 ns) = 9.950 ns; Loc. = LC_X21_Y8_N2; Fanout = 6; REG Node = 'tl[2]'
        Info: Total cell delay = 2.342 ns ( 23.54 % )
        Info: Total interconnect delay = 7.608 ns ( 76.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Wed Dec 30 08:51:31 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


