
vlog -work work -O0 {H:/UROP research/verilog/src_newton/multiplier/*.v}
vlog -work work -O0 {H:/UROP research/verilog/src_newton/testbench_test_handshake.v}

vlog -work work -O0 {H:/UROP research/verilog/src_newton/divider/*.v}

vlog -work work -O0 {H:/UROP research/verilog/src_newton/adder/On_line_adder.v}
vlog -work work -O0 {H:/UROP research/verilog/src_newton/adder/D_flipflop.v}

vlog -work work -O0 {H:/UROP research/verilog/src_newton/adder/full_adder.v}
vlog -work work -O0 {H:/UROP research/verilog/src_newton/adder/subtraction.v}
vlog -work work -O0 {H:/UROP research/verilog/src_newton/adder/subtraction_two.v}
vlog -work work -O0 {H:/UROP research/verilog/Newton_method/Newton_method.v}
view wave
vsim work.testbench_test_handshake
add wave -position end  sim:/testbench_test_handshake/x_value

add wave -position end  sim:/testbench_test_handshake/operand_two

add wave -position end  sim:/testbench_test_handshake/subtraend_one
add wave -position end  sim:/testbench_test_handshake/minuend_one

add wave -position end  sim:/testbench_test_handshake/diff_one
add wave -position end  sim:/testbench_test_handshake/product_one
add wave -position end  sim:/testbench_test_handshake/product_two


add wave -position end  sim:/testbench_test_handshake/numerator_one
add wave -position end  sim:/testbench_test_handshake/divisor_one
add wave -position end  sim:/testbench_test_handshake/quotient_one

add wave -position end  sim:/testbench_test_handshake/subtraend_two
add wave -position end  sim:/testbench_test_handshake/minuend_two
add wave -position end  sim:/testbench_test_handshake/diff_two


add wave -position end  sim:/testbench_test_handshake/In_vd_mul_one
add wave -position end  sim:/testbench_test_handshake/Out_rd_mul_one
add wave -position end  sim:/testbench_test_handshake/In_rd_mul_one
add wave -position end  sim:/testbench_test_handshake/Out_vd_mul_one

add wave -position end  sim:/testbench_test_handshake/In_vd_sub_one
add wave -position end  sim:/testbench_test_handshake/Out_rd_sub_one
add wave -position end  sim:/testbench_test_handshake/In_rd_sub_one
add wave -position end  sim:/testbench_test_handshake/Out_vd_sub_one


add wave -position end  sim:/testbench_test_handshake/In_vd_mul_two
add wave -position end  sim:/testbench_test_handshake/Out_rd_mul_two
add wave -position end  sim:/testbench_test_handshake/In_rd_mul_two
add wave -position end  sim:/testbench_test_handshake/Out_vd_mul_two


add wave -position end  sim:/testbench_test_handshake/In_vd_div_one
add wave -position end  sim:/testbench_test_handshake/Out_rd_div_one
add wave -position end  sim:/testbench_test_handshake/In_rd_div_one
add wave -position end  sim:/testbench_test_handshake/Out_vd_div_one
add wave -position end  sim:/testbench_test_handshake/clk


add wave -position end  sim:/testbench_test_handshake/In_vd_sub_two
add wave -position end  sim:/testbench_test_handshake/Out_rd_sub_two
add wave -position end  sim:/testbench_test_handshake/In_rd_sub_two
add wave -position end  sim:/testbench_test_handshake/Out_vd_sub_two



add wave -position end  sim:/testbench_test_handshake/trail/divider/x_value
add wave -position end  sim:/testbench_test_handshake/trail/divider/q_value
add wave -position end  sim:/testbench_test_handshake/trail/divider/d_value
add wave -position end  sim:/testbench_test_handshake/trail/divider/STATE
add wave -position end  sim:/testbench_test_handshake/trail/divider/div_output_ready
add wave -position end  sim:/testbench_test_handshake/trail/divider/write_enable
add wave -position end  sim:/testbench_test_handshake/trail/divider/cnt_master
add wave -position end  sim:/testbench_test_handshake/trail/divider/d_upper_plus
add wave -position end  sim:/testbench_test_handshake/trail/divider/d_upper_minus
add wave -position 4  sim:/testbench_test_handshake/trail/divider/x_reg_two
add wave -position 5  sim:/testbench_test_handshake/trail/divider/x_reg_one
add wave -position 8  sim:/testbench_test_handshake/trail/divider/d_reg_two
add wave -position 9  sim:/testbench_test_handshake/trail/divider/d_reg_one
run 10000ns


