\doxysection{src/core/cortex-\/m4/startup/startup.c File Reference}
\hypertarget{src_2core_2cortex-m4_2startup_2startup_8c}{}\label{src_2core_2cortex-m4_2startup_2startup_8c}\index{src/core/cortex-\/m4/startup/startup.c@{src/core/cortex-\/m4/startup/startup.c}}


Cortex-\/\+M4 startup code for STM32\+F4 series.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for startup.\+c\+:
% FIG 0
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a0c9a16e7e880e73ecd32e1bacc6d668b}{WEAK\+\_\+\+ALIAS}}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((weak, alias("{}Default\+\_\+\+Handler"{})))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a840291bc02cba5474a4cb46a9b9566fe}{main}} (void)
\begin{DoxyCompactList}\small\item\em Main application entry point. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a4e0c522c1bb26af24accaf20e6b87d12}{Default\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Default interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_ae7ee340978f5c25f52f0cad1457c6616}{Reset\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Reset handler for Cortex-\/\+M4. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}{NMI\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Vector table for Cortex-\/\+M4. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a1ecae4ad04c5b02e60d2db51706c2d75}{\+\_\+sidata}}
\begin{DoxyCompactList}\small\item\em Start of init values in flash (.data) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a61687bc10bffbfec9c6fd33bddff3094}{\+\_\+sdata}}
\begin{DoxyCompactList}\small\item\em Start of .data in RAM. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a1fc4a71c31f5b048d3b1b7b2d10684d1}{\+\_\+edata}}
\begin{DoxyCompactList}\small\item\em End of .data in RAM. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_adcc3ae1cacdf95ad88f01dd26f589175}{\+\_\+sbss}}
\begin{DoxyCompactList}\small\item\em Start of .bss. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a580f44faf8ff886796f2114d0de12c77}{\+\_\+ebss}}
\begin{DoxyCompactList}\small\item\em End of .bss. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{src_2core_2cortex-m4_2startup_2startup_8c_a69247aef56f755ef3b08265060dea50f}{\+\_\+estack}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Cortex-\/\+M4 startup code for STM32\+F4 series. 

This file provides the vector table and reset handler implementation for initializing memory sections before calling the main application. 

\label{doc-define-members}
\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a0c9a16e7e880e73ecd32e1bacc6d668b}\index{startup.c@{startup.c}!WEAK\_ALIAS@{WEAK\_ALIAS}}
\index{WEAK\_ALIAS@{WEAK\_ALIAS}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{WEAK\_ALIAS}{WEAK\_ALIAS}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a0c9a16e7e880e73ecd32e1bacc6d668b} 
\#define WEAK\+\_\+\+ALIAS~\+\_\+\+\_\+attribute\+\_\+\+\_\+((weak, alias("{}Default\+\_\+\+Handler"{})))}



\label{doc-func-members}
\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a4e0c522c1bb26af24accaf20e6b87d12}\index{startup.c@{startup.c}!Default\_Handler@{Default\_Handler}}
\index{Default\_Handler@{Default\_Handler}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{Default\_Handler()}{Default\_Handler()}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a4e0c522c1bb26af24accaf20e6b87d12} 
void Default\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Default interrupt handler. 

Called if no specific interrupt handler is defined. Loops forever to indicate an unhandled interrupt. \Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a840291bc02cba5474a4cb46a9b9566fe}\index{startup.c@{startup.c}!main@{main}}
\index{main@{main}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{main()}{main()}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a840291bc02cba5474a4cb46a9b9566fe} 
int main (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [extern]}}



Main application entry point. 

Main application entry point.

Initializes GPIOA pin 5 as output and toggles it in an infinite loop. Typically connected to an LED (e.\+g., onboard LED on Nucleo boards). \Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}\index{startup.c@{startup.c}!NMI\_Handler@{NMI\_Handler}}
\index{NMI\_Handler@{NMI\_Handler}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{NMI\_Handler()}{NMI\_Handler()}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc} 
void NMI\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Vector table for Cortex-\/\+M4. 

This table contains the initial stack pointer and pointers to all exception and interrupt handlers. \texorpdfstring{$<$}{<} Initial Stack Pointer

\texorpdfstring{$<$}{<} Reset Handler

\texorpdfstring{$<$}{<} NMI Handler

\texorpdfstring{$<$}{<} Hard Fault Handler

\texorpdfstring{$<$}{<} MPU Fault Handler

\texorpdfstring{$<$}{<} Bus Fault Handler

\texorpdfstring{$<$}{<} Usage Fault Handler

\texorpdfstring{$<$}{<} Reserved

\texorpdfstring{$<$}{<} SVCall Handler

\texorpdfstring{$<$}{<} Debug Monitor Handler

\texorpdfstring{$<$}{<} Reserved

\texorpdfstring{$<$}{<} Pend\+SV Handler

\texorpdfstring{$<$}{<} Sys\+Tick Handler\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_ae7ee340978f5c25f52f0cad1457c6616}\index{startup.c@{startup.c}!Reset\_Handler@{Reset\_Handler}}
\index{Reset\_Handler@{Reset\_Handler}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{Reset\_Handler()}{Reset\_Handler()}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_ae7ee340978f5c25f52f0cad1457c6616} 
void Reset\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Reset handler for Cortex-\/\+M4. 

Initializes the .data and .bss sections, enables interrupts, and calls the main application. 

\label{doc-var-members}
\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_doc-var-members}
\doxysubsection{Variable Documentation}
\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a580f44faf8ff886796f2114d0de12c77}\index{startup.c@{startup.c}!\_ebss@{\_ebss}}
\index{\_ebss@{\_ebss}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_ebss}{\_ebss}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a580f44faf8ff886796f2114d0de12c77} 
uint32\+\_\+t \+\_\+ebss\hspace{0.3cm}{\ttfamily [extern]}}



End of .bss. 

\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a1fc4a71c31f5b048d3b1b7b2d10684d1}\index{startup.c@{startup.c}!\_edata@{\_edata}}
\index{\_edata@{\_edata}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_edata}{\_edata}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a1fc4a71c31f5b048d3b1b7b2d10684d1} 
uint32\+\_\+t \+\_\+edata\hspace{0.3cm}{\ttfamily [extern]}}



End of .data in RAM. 

\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a69247aef56f755ef3b08265060dea50f}\index{startup.c@{startup.c}!\_estack@{\_estack}}
\index{\_estack@{\_estack}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_estack}{\_estack}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a69247aef56f755ef3b08265060dea50f} 
uint32\+\_\+t \+\_\+estack\hspace{0.3cm}{\ttfamily [extern]}}

\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_adcc3ae1cacdf95ad88f01dd26f589175}\index{startup.c@{startup.c}!\_sbss@{\_sbss}}
\index{\_sbss@{\_sbss}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_sbss}{\_sbss}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_adcc3ae1cacdf95ad88f01dd26f589175} 
uint32\+\_\+t \+\_\+sbss\hspace{0.3cm}{\ttfamily [extern]}}



Start of .bss. 

\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a61687bc10bffbfec9c6fd33bddff3094}\index{startup.c@{startup.c}!\_sdata@{\_sdata}}
\index{\_sdata@{\_sdata}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_sdata}{\_sdata}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a61687bc10bffbfec9c6fd33bddff3094} 
uint32\+\_\+t \+\_\+sdata\hspace{0.3cm}{\ttfamily [extern]}}



Start of .data in RAM. 

\Hypertarget{src_2core_2cortex-m4_2startup_2startup_8c_a1ecae4ad04c5b02e60d2db51706c2d75}\index{startup.c@{startup.c}!\_sidata@{\_sidata}}
\index{\_sidata@{\_sidata}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_sidata}{\_sidata}}
{\footnotesize\ttfamily \label{src_2core_2cortex-m4_2startup_2startup_8c_a1ecae4ad04c5b02e60d2db51706c2d75} 
uint32\+\_\+t \+\_\+sidata\hspace{0.3cm}{\ttfamily [extern]}}



Start of init values in flash (.data) 

