Analysis & Elaboration report for PLCPU
Thu Feb 27 11:08:48 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated
  6. Parameter Settings for User Entity Instance: PL_CPU:cpu
  7. Parameter Settings for User Entity Instance: PL_CPU:cpu|IF_stage:if_stage|PC_src_mux:pc_src_mux
  8. Parameter Settings for User Entity Instance: PL_CPU:cpu|IF_stage:if_stage|PC_register:pc_reg
  9. Parameter Settings for User Entity Instance: PL_CPU:cpu|IF_ID_buffer:if_id_buffer
 10. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage
 11. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen
 12. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR
 13. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU
 14. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|control_unit:cu
 15. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|StallDetectionUnit:SDU
 16. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_EX_buffer1:id_ex_buffer1
 17. Parameter Settings for User Entity Instance: PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1
 18. Parameter Settings for User Entity Instance: PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper2
 19. Parameter Settings for User Entity Instance: PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:store_rs2_mux
 20. Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_EX_buffer2:id_ex_buffer2
 21. Parameter Settings for User Entity Instance: PL_CPU:cpu|EX_stage:ex_stage
 22. Parameter Settings for User Entity Instance: PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper
 23. Parameter Settings for User Entity Instance: PL_CPU:cpu|EX_stage:ex_stage|ALU:alu
 24. Parameter Settings for User Entity Instance: PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: PL_CPU:cpu|MEM_WB_buffer:mem_wb_buffer
 26. altsyncram Parameter Settings by Entity Instance
 27. Analysis & Elaboration Settings
 28. Port Connectivity Checks: "PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"
 29. Port Connectivity Checks: "PL_CPU:cpu|ID_EX_buffer2:id_ex_buffer2"
 30. Port Connectivity Checks: "PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU"
 31. Port Connectivity Checks: "PL_CPU:cpu|ID_stage:id_stage"
 32. Port Connectivity Checks: "PL_CPU:cpu|IF_stage:if_stage|PC_src_mux:pc_src_mux"
 33. Port Connectivity Checks: "PL_CPU:cpu"
 34. Analysis & Elaboration Messages
 35. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Feb 27 11:08:48 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; PLCPU                                          ;
; Top-level Entity Name              ; PipeLine_sim                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |PipeLine_sim|PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory ; DataMemory_IP.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu ;
+----------------+--------------+-------------------------+
; Parameter Name ; Value        ; Type                    ;
+----------------+--------------+-------------------------+
; add            ; 000000100000 ; Unsigned Binary         ;
; addu           ; 000000100001 ; Unsigned Binary         ;
; sub            ; 000000100010 ; Unsigned Binary         ;
; subu           ; 000000100011 ; Unsigned Binary         ;
; and_           ; 000000100100 ; Unsigned Binary         ;
; or_            ; 000000100101 ; Unsigned Binary         ;
; xor_           ; 000000100110 ; Unsigned Binary         ;
; nor_           ; 000000100111 ; Unsigned Binary         ;
; sll            ; 000000000000 ; Unsigned Binary         ;
; srl            ; 000000000010 ; Unsigned Binary         ;
; slt            ; 000000101010 ; Unsigned Binary         ;
; sgt            ; 000000101011 ; Unsigned Binary         ;
; jr             ; 000000001000 ; Unsigned Binary         ;
; addi           ; 001000000000 ; Unsigned Binary         ;
; andi           ; 001100000000 ; Unsigned Binary         ;
; ori            ; 001101000000 ; Unsigned Binary         ;
; xori           ; 001110000000 ; Unsigned Binary         ;
; lw             ; 100011000000 ; Unsigned Binary         ;
; sw             ; 101011000000 ; Unsigned Binary         ;
; slti           ; 001010000000 ; Unsigned Binary         ;
; beq            ; 000100000000 ; Unsigned Binary         ;
; bne            ; 000101000000 ; Unsigned Binary         ;
; j              ; 000010000000 ; Unsigned Binary         ;
; jal            ; 000011000000 ; Unsigned Binary         ;
; hlt_inst       ; 111111000000 ; Unsigned Binary         ;
+----------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|IF_stage:if_stage|PC_src_mux:pc_src_mux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; bit_with       ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|IF_stage:if_stage|PC_register:pc_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; initialaddr    ; -1    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|IF_ID_buffer:if_id_buffer ;
+----------------+--------------+---------------------------------------------------+
; Parameter Name ; Value        ; Type                                              ;
+----------------+--------------+---------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                   ;
; addu           ; 000000100001 ; Unsigned Binary                                   ;
; sub            ; 000000100010 ; Unsigned Binary                                   ;
; subu           ; 000000100011 ; Unsigned Binary                                   ;
; and_           ; 000000100100 ; Unsigned Binary                                   ;
; or_            ; 000000100101 ; Unsigned Binary                                   ;
; xor_           ; 000000100110 ; Unsigned Binary                                   ;
; nor_           ; 000000100111 ; Unsigned Binary                                   ;
; sll            ; 000000000000 ; Unsigned Binary                                   ;
; srl            ; 000000000010 ; Unsigned Binary                                   ;
; slt            ; 000000101010 ; Unsigned Binary                                   ;
; sgt            ; 000000101011 ; Unsigned Binary                                   ;
; jr             ; 000000001000 ; Unsigned Binary                                   ;
; addi           ; 001000000000 ; Unsigned Binary                                   ;
; andi           ; 001100000000 ; Unsigned Binary                                   ;
; ori            ; 001101000000 ; Unsigned Binary                                   ;
; xori           ; 001110000000 ; Unsigned Binary                                   ;
; lw             ; 100011000000 ; Unsigned Binary                                   ;
; sw             ; 101011000000 ; Unsigned Binary                                   ;
; slti           ; 001010000000 ; Unsigned Binary                                   ;
; beq            ; 000100000000 ; Unsigned Binary                                   ;
; bne            ; 000101000000 ; Unsigned Binary                                   ;
; j              ; 000010000000 ; Unsigned Binary                                   ;
; jal            ; 000011000000 ; Unsigned Binary                                   ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                   ;
+----------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage ;
+----------------+--------------+-------------------------------------------+
; Parameter Name ; Value        ; Type                                      ;
+----------------+--------------+-------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                           ;
; addu           ; 000000100001 ; Unsigned Binary                           ;
; sub            ; 000000100010 ; Unsigned Binary                           ;
; subu           ; 000000100011 ; Unsigned Binary                           ;
; and_           ; 000000100100 ; Unsigned Binary                           ;
; or_            ; 000000100101 ; Unsigned Binary                           ;
; xor_           ; 000000100110 ; Unsigned Binary                           ;
; nor_           ; 000000100111 ; Unsigned Binary                           ;
; sll            ; 000000000000 ; Unsigned Binary                           ;
; srl            ; 000000000010 ; Unsigned Binary                           ;
; slt            ; 000000101010 ; Unsigned Binary                           ;
; sgt            ; 000000101011 ; Unsigned Binary                           ;
; jr             ; 000000001000 ; Unsigned Binary                           ;
; addi           ; 001000000000 ; Unsigned Binary                           ;
; andi           ; 001100000000 ; Unsigned Binary                           ;
; ori            ; 001101000000 ; Unsigned Binary                           ;
; xori           ; 001110000000 ; Unsigned Binary                           ;
; lw             ; 100011000000 ; Unsigned Binary                           ;
; sw             ; 101011000000 ; Unsigned Binary                           ;
; slti           ; 001010000000 ; Unsigned Binary                           ;
; beq            ; 000100000000 ; Unsigned Binary                           ;
; bne            ; 000101000000 ; Unsigned Binary                           ;
; j              ; 000010000000 ; Unsigned Binary                           ;
; jal            ; 000011000000 ; Unsigned Binary                           ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                           ;
+----------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                                    ;
; addu           ; 000000100001 ; Unsigned Binary                                                    ;
; sub            ; 000000100010 ; Unsigned Binary                                                    ;
; subu           ; 000000100011 ; Unsigned Binary                                                    ;
; and_           ; 000000100100 ; Unsigned Binary                                                    ;
; or_            ; 000000100101 ; Unsigned Binary                                                    ;
; xor_           ; 000000100110 ; Unsigned Binary                                                    ;
; nor_           ; 000000100111 ; Unsigned Binary                                                    ;
; sll            ; 000000000000 ; Unsigned Binary                                                    ;
; srl            ; 000000000010 ; Unsigned Binary                                                    ;
; slt            ; 000000101010 ; Unsigned Binary                                                    ;
; sgt            ; 000000101011 ; Unsigned Binary                                                    ;
; jr             ; 000000001000 ; Unsigned Binary                                                    ;
; addi           ; 001000000000 ; Unsigned Binary                                                    ;
; andi           ; 001100000000 ; Unsigned Binary                                                    ;
; ori            ; 001101000000 ; Unsigned Binary                                                    ;
; xori           ; 001110000000 ; Unsigned Binary                                                    ;
; lw             ; 100011000000 ; Unsigned Binary                                                    ;
; sw             ; 101011000000 ; Unsigned Binary                                                    ;
; slti           ; 001010000000 ; Unsigned Binary                                                    ;
; beq            ; 000100000000 ; Unsigned Binary                                                    ;
; bne            ; 000101000000 ; Unsigned Binary                                                    ;
; j              ; 000010000000 ; Unsigned Binary                                                    ;
; jal            ; 000011000000 ; Unsigned Binary                                                    ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                                    ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR ;
+----------------+--------------+-------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                        ;
+----------------+--------------+-------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                             ;
; addu           ; 000000100001 ; Unsigned Binary                                             ;
; sub            ; 000000100010 ; Unsigned Binary                                             ;
; subu           ; 000000100011 ; Unsigned Binary                                             ;
; and_           ; 000000100100 ; Unsigned Binary                                             ;
; or_            ; 000000100101 ; Unsigned Binary                                             ;
; xor_           ; 000000100110 ; Unsigned Binary                                             ;
; nor_           ; 000000100111 ; Unsigned Binary                                             ;
; sll            ; 000000000000 ; Unsigned Binary                                             ;
; srl            ; 000000000010 ; Unsigned Binary                                             ;
; slt            ; 000000101010 ; Unsigned Binary                                             ;
; sgt            ; 000000101011 ; Unsigned Binary                                             ;
; jr             ; 000000001000 ; Unsigned Binary                                             ;
; addi           ; 001000000000 ; Unsigned Binary                                             ;
; andi           ; 001100000000 ; Unsigned Binary                                             ;
; ori            ; 001101000000 ; Unsigned Binary                                             ;
; xori           ; 001110000000 ; Unsigned Binary                                             ;
; lw             ; 100011000000 ; Unsigned Binary                                             ;
; sw             ; 101011000000 ; Unsigned Binary                                             ;
; slti           ; 001010000000 ; Unsigned Binary                                             ;
; beq            ; 000100000000 ; Unsigned Binary                                             ;
; bne            ; 000101000000 ; Unsigned Binary                                             ;
; j              ; 000010000000 ; Unsigned Binary                                             ;
; jal            ; 000011000000 ; Unsigned Binary                                             ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                             ;
+----------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU ;
+----------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                            ;
+----------------+--------------+---------------------------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                                                 ;
; addu           ; 000000100001 ; Unsigned Binary                                                                 ;
; sub            ; 000000100010 ; Unsigned Binary                                                                 ;
; subu           ; 000000100011 ; Unsigned Binary                                                                 ;
; and_           ; 000000100100 ; Unsigned Binary                                                                 ;
; or_            ; 000000100101 ; Unsigned Binary                                                                 ;
; xor_           ; 000000100110 ; Unsigned Binary                                                                 ;
; nor_           ; 000000100111 ; Unsigned Binary                                                                 ;
; sll            ; 000000000000 ; Unsigned Binary                                                                 ;
; srl            ; 000000000010 ; Unsigned Binary                                                                 ;
; slt            ; 000000101010 ; Unsigned Binary                                                                 ;
; sgt            ; 000000101011 ; Unsigned Binary                                                                 ;
; jr             ; 000000001000 ; Unsigned Binary                                                                 ;
; addi           ; 001000000000 ; Unsigned Binary                                                                 ;
; andi           ; 001100000000 ; Unsigned Binary                                                                 ;
; ori            ; 001101000000 ; Unsigned Binary                                                                 ;
; xori           ; 001110000000 ; Unsigned Binary                                                                 ;
; lw             ; 100011000000 ; Unsigned Binary                                                                 ;
; sw             ; 101011000000 ; Unsigned Binary                                                                 ;
; slti           ; 001010000000 ; Unsigned Binary                                                                 ;
; beq            ; 000100000000 ; Unsigned Binary                                                                 ;
; bne            ; 000101000000 ; Unsigned Binary                                                                 ;
; j              ; 000010000000 ; Unsigned Binary                                                                 ;
; jal            ; 000011000000 ; Unsigned Binary                                                                 ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                                                 ;
+----------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|control_unit:cu ;
+----------------+--------------+-----------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                      ;
+----------------+--------------+-----------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                           ;
; addu           ; 000000100001 ; Unsigned Binary                                           ;
; sub            ; 000000100010 ; Unsigned Binary                                           ;
; subu           ; 000000100011 ; Unsigned Binary                                           ;
; and_           ; 000000100100 ; Unsigned Binary                                           ;
; or_            ; 000000100101 ; Unsigned Binary                                           ;
; xor_           ; 000000100110 ; Unsigned Binary                                           ;
; nor_           ; 000000100111 ; Unsigned Binary                                           ;
; sll            ; 000000000000 ; Unsigned Binary                                           ;
; srl            ; 000000000010 ; Unsigned Binary                                           ;
; slt            ; 000000101010 ; Unsigned Binary                                           ;
; sgt            ; 000000101011 ; Unsigned Binary                                           ;
; jr             ; 000000001000 ; Unsigned Binary                                           ;
; addi           ; 001000000000 ; Unsigned Binary                                           ;
; andi           ; 001100000000 ; Unsigned Binary                                           ;
; ori            ; 001101000000 ; Unsigned Binary                                           ;
; xori           ; 001110000000 ; Unsigned Binary                                           ;
; lw             ; 100011000000 ; Unsigned Binary                                           ;
; sw             ; 101011000000 ; Unsigned Binary                                           ;
; slti           ; 001010000000 ; Unsigned Binary                                           ;
; beq            ; 000100000000 ; Unsigned Binary                                           ;
; bne            ; 000101000000 ; Unsigned Binary                                           ;
; j              ; 000010000000 ; Unsigned Binary                                           ;
; jal            ; 000011000000 ; Unsigned Binary                                           ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                           ;
+----------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_stage:id_stage|StallDetectionUnit:SDU ;
+----------------+--------------+------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                             ;
+----------------+--------------+------------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                                  ;
; addu           ; 000000100001 ; Unsigned Binary                                                  ;
; sub            ; 000000100010 ; Unsigned Binary                                                  ;
; subu           ; 000000100011 ; Unsigned Binary                                                  ;
; and_           ; 000000100100 ; Unsigned Binary                                                  ;
; or_            ; 000000100101 ; Unsigned Binary                                                  ;
; xor_           ; 000000100110 ; Unsigned Binary                                                  ;
; nor_           ; 000000100111 ; Unsigned Binary                                                  ;
; sll            ; 000000000000 ; Unsigned Binary                                                  ;
; srl            ; 000000000010 ; Unsigned Binary                                                  ;
; slt            ; 000000101010 ; Unsigned Binary                                                  ;
; sgt            ; 000000101011 ; Unsigned Binary                                                  ;
; jr             ; 000000001000 ; Unsigned Binary                                                  ;
; addi           ; 001000000000 ; Unsigned Binary                                                  ;
; andi           ; 001100000000 ; Unsigned Binary                                                  ;
; ori            ; 001101000000 ; Unsigned Binary                                                  ;
; xori           ; 001110000000 ; Unsigned Binary                                                  ;
; lw             ; 100011000000 ; Unsigned Binary                                                  ;
; sw             ; 101011000000 ; Unsigned Binary                                                  ;
; slti           ; 001010000000 ; Unsigned Binary                                                  ;
; beq            ; 000100000000 ; Unsigned Binary                                                  ;
; bne            ; 000101000000 ; Unsigned Binary                                                  ;
; j              ; 000010000000 ; Unsigned Binary                                                  ;
; jal            ; 000011000000 ; Unsigned Binary                                                  ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                                  ;
+----------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_EX_buffer1:id_ex_buffer1 ;
+----------------+--------------+-----------------------------------------------------+
; Parameter Name ; Value        ; Type                                                ;
+----------------+--------------+-----------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                     ;
; addu           ; 000000100001 ; Unsigned Binary                                     ;
; sub            ; 000000100010 ; Unsigned Binary                                     ;
; subu           ; 000000100011 ; Unsigned Binary                                     ;
; and_           ; 000000100100 ; Unsigned Binary                                     ;
; or_            ; 000000100101 ; Unsigned Binary                                     ;
; xor_           ; 000000100110 ; Unsigned Binary                                     ;
; nor_           ; 000000100111 ; Unsigned Binary                                     ;
; sll            ; 000000000000 ; Unsigned Binary                                     ;
; srl            ; 000000000010 ; Unsigned Binary                                     ;
; slt            ; 000000101010 ; Unsigned Binary                                     ;
; sgt            ; 000000101011 ; Unsigned Binary                                     ;
; jr             ; 000000001000 ; Unsigned Binary                                     ;
; addi           ; 001000000000 ; Unsigned Binary                                     ;
; andi           ; 001100000000 ; Unsigned Binary                                     ;
; ori            ; 001101000000 ; Unsigned Binary                                     ;
; xori           ; 001110000000 ; Unsigned Binary                                     ;
; lw             ; 100011000000 ; Unsigned Binary                                     ;
; sw             ; 101011000000 ; Unsigned Binary                                     ;
; slti           ; 001010000000 ; Unsigned Binary                                     ;
; beq            ; 000100000000 ; Unsigned Binary                                     ;
; bne            ; 000101000000 ; Unsigned Binary                                     ;
; j              ; 000010000000 ; Unsigned Binary                                     ;
; jal            ; 000011000000 ; Unsigned Binary                                     ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                     ;
+----------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:store_rs2_mux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|ID_EX_buffer2:id_ex_buffer2 ;
+----------------+--------------+-----------------------------------------------------+
; Parameter Name ; Value        ; Type                                                ;
+----------------+--------------+-----------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                     ;
; addu           ; 000000100001 ; Unsigned Binary                                     ;
; sub            ; 000000100010 ; Unsigned Binary                                     ;
; subu           ; 000000100011 ; Unsigned Binary                                     ;
; and_           ; 000000100100 ; Unsigned Binary                                     ;
; or_            ; 000000100101 ; Unsigned Binary                                     ;
; xor_           ; 000000100110 ; Unsigned Binary                                     ;
; nor_           ; 000000100111 ; Unsigned Binary                                     ;
; sll            ; 000000000000 ; Unsigned Binary                                     ;
; srl            ; 000000000010 ; Unsigned Binary                                     ;
; slt            ; 000000101010 ; Unsigned Binary                                     ;
; sgt            ; 000000101011 ; Unsigned Binary                                     ;
; jr             ; 000000001000 ; Unsigned Binary                                     ;
; addi           ; 001000000000 ; Unsigned Binary                                     ;
; andi           ; 001100000000 ; Unsigned Binary                                     ;
; ori            ; 001101000000 ; Unsigned Binary                                     ;
; xori           ; 001110000000 ; Unsigned Binary                                     ;
; lw             ; 100011000000 ; Unsigned Binary                                     ;
; sw             ; 101011000000 ; Unsigned Binary                                     ;
; slti           ; 001010000000 ; Unsigned Binary                                     ;
; beq            ; 000100000000 ; Unsigned Binary                                     ;
; bne            ; 000101000000 ; Unsigned Binary                                     ;
; j              ; 000010000000 ; Unsigned Binary                                     ;
; jal            ; 000011000000 ; Unsigned Binary                                     ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                     ;
+----------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|EX_stage:ex_stage ;
+----------------+--------------+-------------------------------------------+
; Parameter Name ; Value        ; Type                                      ;
+----------------+--------------+-------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                           ;
; addu           ; 000000100001 ; Unsigned Binary                           ;
; sub            ; 000000100010 ; Unsigned Binary                           ;
; subu           ; 000000100011 ; Unsigned Binary                           ;
; and_           ; 000000100100 ; Unsigned Binary                           ;
; or_            ; 000000100101 ; Unsigned Binary                           ;
; xor_           ; 000000100110 ; Unsigned Binary                           ;
; nor_           ; 000000100111 ; Unsigned Binary                           ;
; sll            ; 000000000000 ; Unsigned Binary                           ;
; srl            ; 000000000010 ; Unsigned Binary                           ;
; slt            ; 000000101010 ; Unsigned Binary                           ;
; sgt            ; 000000101011 ; Unsigned Binary                           ;
; jr             ; 000000001000 ; Unsigned Binary                           ;
; addi           ; 001000000000 ; Unsigned Binary                           ;
; andi           ; 001100000000 ; Unsigned Binary                           ;
; ori            ; 001101000000 ; Unsigned Binary                           ;
; xori           ; 001110000000 ; Unsigned Binary                           ;
; lw             ; 100011000000 ; Unsigned Binary                           ;
; sw             ; 101011000000 ; Unsigned Binary                           ;
; slti           ; 001010000000 ; Unsigned Binary                           ;
; beq            ; 000100000000 ; Unsigned Binary                           ;
; bne            ; 000101000000 ; Unsigned Binary                           ;
; j              ; 000010000000 ; Unsigned Binary                           ;
; jal            ; 000011000000 ; Unsigned Binary                           ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                           ;
+----------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper ;
+----------------+--------------+-------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                        ;
+----------------+--------------+-------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                             ;
; addu           ; 000000100001 ; Unsigned Binary                                             ;
; sub            ; 000000100010 ; Unsigned Binary                                             ;
; subu           ; 000000100011 ; Unsigned Binary                                             ;
; and_           ; 000000100100 ; Unsigned Binary                                             ;
; or_            ; 000000100101 ; Unsigned Binary                                             ;
; xor_           ; 000000100110 ; Unsigned Binary                                             ;
; nor_           ; 000000100111 ; Unsigned Binary                                             ;
; sll            ; 000000000000 ; Unsigned Binary                                             ;
; srl            ; 000000000010 ; Unsigned Binary                                             ;
; slt            ; 000000101010 ; Unsigned Binary                                             ;
; sgt            ; 000000101011 ; Unsigned Binary                                             ;
; jr             ; 000000001000 ; Unsigned Binary                                             ;
; addi           ; 001000000000 ; Unsigned Binary                                             ;
; andi           ; 001100000000 ; Unsigned Binary                                             ;
; ori            ; 001101000000 ; Unsigned Binary                                             ;
; xori           ; 001110000000 ; Unsigned Binary                                             ;
; lw             ; 100011000000 ; Unsigned Binary                                             ;
; sw             ; 101011000000 ; Unsigned Binary                                             ;
; slti           ; 001010000000 ; Unsigned Binary                                             ;
; beq            ; 000100000000 ; Unsigned Binary                                             ;
; bne            ; 000101000000 ; Unsigned Binary                                             ;
; j              ; 000010000000 ; Unsigned Binary                                             ;
; jal            ; 000011000000 ; Unsigned Binary                                             ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                             ;
+----------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|EX_stage:ex_stage|ALU:alu ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; DataMem_MIF.mif      ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_4nk1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_CPU:cpu|MEM_WB_buffer:mem_wb_buffer ;
+----------------+--------------+-----------------------------------------------------+
; Parameter Name ; Value        ; Type                                                ;
+----------------+--------------+-----------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                     ;
; addu           ; 000000100001 ; Unsigned Binary                                     ;
; sub            ; 000000100010 ; Unsigned Binary                                     ;
; subu           ; 000000100011 ; Unsigned Binary                                     ;
; and_           ; 000000100100 ; Unsigned Binary                                     ;
; or_            ; 000000100101 ; Unsigned Binary                                     ;
; xor_           ; 000000100110 ; Unsigned Binary                                     ;
; nor_           ; 000000100111 ; Unsigned Binary                                     ;
; sll            ; 000000000000 ; Unsigned Binary                                     ;
; srl            ; 000000000010 ; Unsigned Binary                                     ;
; slt            ; 000000101010 ; Unsigned Binary                                     ;
; sgt            ; 000000101011 ; Unsigned Binary                                     ;
; jr             ; 000000001000 ; Unsigned Binary                                     ;
; addi           ; 001000000000 ; Unsigned Binary                                     ;
; andi           ; 001100000000 ; Unsigned Binary                                     ;
; ori            ; 001101000000 ; Unsigned Binary                                     ;
; xori           ; 001110000000 ; Unsigned Binary                                     ;
; lw             ; 100011000000 ; Unsigned Binary                                     ;
; sw             ; 101011000000 ; Unsigned Binary                                     ;
; slti           ; 001010000000 ; Unsigned Binary                                     ;
; beq            ; 000100000000 ; Unsigned Binary                                     ;
; bne            ; 000101000000 ; Unsigned Binary                                     ;
; j              ; 000010000000 ; Unsigned Binary                                     ;
; jal            ; 000011000000 ; Unsigned Binary                                     ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                     ;
+----------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                   ;
; Entity Instance                           ; PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; PipeLine_sim       ; PLCPU              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ZF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_CPU:cpu|ID_EX_buffer2:id_ex_buffer2"                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; EX2_rs1_ind        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_rs2_ind        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_rs1            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_is_oper2_immed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_is_jr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_forward_to_B   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_CPU:cpu|ID_stage:id_stage"                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; ID_is_j             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_branch_and_taken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_CPU:cpu|IF_stage:if_stage|PC_src_mux:pc_src_mux" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; inf  ; Input ; Info     ; Stuck at GND                                         ;
; ing  ; Input ; Info     ; Stuck at GND                                         ;
; inh  ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_CPU:cpu"                                                                                              ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; rst                       ; Input  ; Info     ; Stuck at GND                                                                        ;
; PC                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cycles_consumed           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; StallCount                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchPredictionCount     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchPredictionMissCount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Feb 27 11:08:28 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux_4x1.v
    Info (12023): Found entity 1: BITWISEand2 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v Line: 2
    Info (12023): Found entity 2: MUX_4x1 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v Line: 11
Warning (12019): Can't analyze file -- file MUX_8x1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: REG_FILE File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v Line: 2
Warning (12019): Can't analyze file -- file Branch_flag_Gen.v is missing
Warning (12019): Can't analyze file -- file Branch_or_Jump_TargGen.v is missing
Warning (12019): Can't analyze file -- file forward_unit.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu_oper.v
    Info (12023): Found entity 1: ALU_OPER File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 15
Warning (12019): Can't analyze file -- file comparator.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file if_id_buffer.v
    Info (12023): Found entity 1: IF_ID_buffer File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_ID_buffer.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file id_ex_buffer.v
    Info (12023): Found entity 1: ID_EX_buffer1 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 1
    Info (12023): Found entity 2: ID_EX_buffer2 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_buffer.v
    Info (12023): Found entity 1: EX_MEM_buffer File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_MEM_buffer.v Line: 2
Warning (10238): Verilog Module Declaration warning at MEM_WB_buffer.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MEM_WB_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_buffer.v
    Info (12023): Found entity 1: MEM_WB_buffer File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/control_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_register File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PC_register.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file immed_gen_unit.v
    Info (12023): Found entity 1: Immed_Gen_unit File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.v
    Info (12023): Found entity 1: IF_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.v
    Info (12023): Found entity 1: ID_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage.v
    Info (12023): Found entity 1: EX_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage.v
    Info (12023): Found entity 1: MEM_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage.v
    Info (12023): Found entity 1: WB_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/WB_stage.v Line: 3
Warning (12019): Can't analyze file -- file exception_detect_unit.v is missing
Warning (12019): Can't analyze file -- file MUX_2x1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file im.v
    Info (12023): Found entity 1: IM File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dm.v
    Info (12023): Found entity 1: DM File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.v
    Info (12023): Found entity 1: bcd7seg File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/bcd7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compareequal.v
    Info (12023): Found entity 1: compare_equal File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/CompareEqual.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_ip.v
    Info (12023): Found entity 1: DataMemory_IP File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 41
Warning (10275): Verilog HDL Module Instantiation warning at PL_CPU.v(200): ignored dangling comma in List of Port Connections File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file pl_cpu.v
    Info (12023): Found entity 1: PL_CPU File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_sim.v
    Info (12023): Found entity 1: PipeLine_sim File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: InstMem File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/InstMem.v Line: 40
Info (12127): Elaborating entity "PipeLine_sim" for the top level hierarchy
Warning (10755): Verilog HDL warning at PipeLine_sim.v(72): assignments to input_clk create a combinational loop File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 72
Warning (10175): Verilog HDL warning at PipeLine_sim.v(81): ignoring unsupported system task File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 81
Warning (10175): Verilog HDL warning at PipeLine_sim.v(82): ignoring unsupported system task File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 82
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(91): \t\tNumber of cycles consumed:           0 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 91
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(92): \t\tStallCount:           0 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 92
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(93): \t\tExecuted Instruction   Count:           0 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 93
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(94): \t\tBranch Prediction      Count:           0 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 94
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(95): \t\tBranch Prediction HIT  Count:           0 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 95
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(96): \t\tBranch Prediction HIT  Rate : %.3f%3f File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 96
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(97): \t\tBranch Prediction Miss Count:           0 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 97
Info (10648): Verilog HDL Display System Task info at PipeLine_sim.v(98): \t\tBranch Prediction Miss Rate : %.3f%3f File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 98
Warning (10175): Verilog HDL warning at PipeLine_sim.v(100): ignoring unsupported system task File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 100
Info (12128): Elaborating entity "PL_CPU" for hierarchy "PL_CPU:cpu" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 70
Warning (12125): Using design file forwarda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardA File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarda.v Line: 1
Info (12128): Elaborating entity "forwardA" for hierarchy "PL_CPU:cpu|forwardA:FA" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 81
Warning (12125): Using design file forwardb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardB File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardb.v Line: 1
Info (12128): Elaborating entity "forwardB" for hierarchy "PL_CPU:cpu|forwardB:FB" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 91
Warning (12125): Using design file forwardc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardC File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardc.v Line: 1
Info (12128): Elaborating entity "forwardC" for hierarchy "PL_CPU:cpu|forwardC:FC" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 97
Info (12128): Elaborating entity "IF_stage" for hierarchy "PL_CPU:cpu|IF_stage:if_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 103
Warning (12125): Using design file pc_src_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC_src_mux File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/pc_src_mux.v Line: 1
Info (12128): Elaborating entity "PC_src_mux" for hierarchy "PL_CPU:cpu|IF_stage:if_stage|PC_src_mux:pc_src_mux" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 16
Info (12128): Elaborating entity "PC_register" for hierarchy "PL_CPU:cpu|IF_stage:if_stage|PC_register:pc_reg" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 18
Info (12128): Elaborating entity "IM" for hierarchy "PL_CPU:cpu|IF_stage:if_stage|IM:inst_mem" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 20
Warning (10030): Net "InstMem.data_a" at IM.v(11) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 11
Warning (10030): Net "InstMem.waddr_a" at IM.v(11) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 11
Warning (10030): Net "InstMem.we_a" at IM.v(11) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 11
Info (12128): Elaborating entity "IF_ID_buffer" for hierarchy "PL_CPU:cpu|IF_ID_buffer:if_id_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 106
Info (12128): Elaborating entity "ID_stage" for hierarchy "PL_CPU:cpu|ID_stage:id_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 118
Info (12128): Elaborating entity "REG_FILE" for hierarchy "PL_CPU:cpu|ID_stage:id_stage|REG_FILE:reg_file" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at REG_FILE.v(15): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v Line: 15
Info (12128): Elaborating entity "Immed_Gen_unit" for hierarchy "PL_CPU:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 30
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(22): truncated value with size 37 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 22
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(24): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 24
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(27): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 27
Warning (12125): Using design file branchresolver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchResolver File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v Line: 2
Info (12128): Elaborating entity "BranchResolver" for hierarchy "PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 42
Warning (10230): Verilog HDL assignment warning at branchresolver.v(26): truncated value with size 32 to match size of target (3) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v Line: 26
Warning (12125): Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchPredictor File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchpredictor.v Line: 1
Info (12128): Elaborating entity "BranchPredictor" for hierarchy "PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v Line: 24
Info (12128): Elaborating entity "control_unit" for hierarchy "PL_CPU:cpu|ID_stage:id_stage|control_unit:cu" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 44
Warning (12125): Using design file stalldetectionunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: StallDetectionUnit File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/stalldetectionunit.v Line: 1
Info (12128): Elaborating entity "StallDetectionUnit" for hierarchy "PL_CPU:cpu|ID_stage:id_stage|StallDetectionUnit:SDU" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 47
Info (12128): Elaborating entity "ID_EX_buffer1" for hierarchy "PL_CPU:cpu|ID_EX_buffer1:id_ex_buffer1" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 137
Warning (12125): Using design file forwarding_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FORWARDING_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v Line: 1
Info (12128): Elaborating entity "FORWARDING_stage" for hierarchy "PL_CPU:cpu|FORWARDING_stage:forwarding_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 146
Info (12128): Elaborating entity "MUX_4x1" for hierarchy "PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v Line: 21
Info (12128): Elaborating entity "BITWISEand2" for hierarchy "PL_CPU:cpu|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1|BITWISEand2:sel0" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v Line: 20
Info (12128): Elaborating entity "ID_EX_buffer2" for hierarchy "PL_CPU:cpu|ID_EX_buffer2:id_ex_buffer2" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 155
Info (12128): Elaborating entity "EX_stage" for hierarchy "PL_CPU:cpu|EX_stage:ex_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 161
Info (12128): Elaborating entity "ALU_OPER" for hierarchy "PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 16
Warning (10270): Verilog HDL Case Statement warning at ALU_OPER.v(25): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU_OPER.v(25): inferring latch(es) for variable "ALU_OP", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[0]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[1]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[2]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[3]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (12128): Elaborating entity "ALU" for hierarchy "PL_CPU:cpu|EX_stage:ex_stage|ALU:alu" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 18
Warning (10230): Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 46
Warning (10230): Verilog HDL assignment warning at ALU.v(50): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 50
Warning (10270): Verilog HDL Case Statement warning at ALU.v(25): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "CF", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[0]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[1]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[2]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[3]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[4]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[5]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[6]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[7]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[8]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[9]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[10]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[11]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[12]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[13]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[14]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[15]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[16]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[17]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[18]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[19]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[20]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[21]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[22]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[23]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[24]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[25]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[26]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[27]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[28]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[29]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[30]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[31]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "CF" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Warning (12125): Using design file branchdecision.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchDecision File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v Line: 1
Info (12128): Elaborating entity "BranchDecision" for hierarchy "PL_CPU:cpu|EX_stage:ex_stage|BranchDecision:BDU" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 22
Info (12128): Elaborating entity "compare_equal" for hierarchy "PL_CPU:cpu|EX_stage:ex_stage|BranchDecision:BDU|compare_equal:cmp1" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v Line: 15
Info (12128): Elaborating entity "EX_MEM_buffer" for hierarchy "PL_CPU:cpu|EX_MEM_buffer:ex_mem_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 188
Info (12128): Elaborating entity "MEM_stage" for hierarchy "PL_CPU:cpu|MEM_stage:mem_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 191
Info (12128): Elaborating entity "DM" for hierarchy "PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v Line: 10
Info (12128): Elaborating entity "DataMemory_IP" for hierarchy "PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 87
Info (12130): Elaborated megafunction instantiation "PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 87
Info (12133): Instantiated megafunction "PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 87
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMem_MIF.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4nk1.tdf
    Info (12023): Found entity 1: altsyncram_4nk1 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/db/altsyncram_4nk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4nk1" for hierarchy "PL_CPU:cpu|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MEM_WB_buffer" for hierarchy "PL_CPU:cpu|MEM_WB_buffer:mem_wb_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 200
Info (12128): Elaborating entity "WB_stage" for hierarchy "PL_CPU:cpu|WB_stage:wb_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 203
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PLCPU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4755 megabytes
    Info: Processing ended: Thu Feb 27 11:08:48 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:24


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PLCPU.map.smsg.


