#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 24 13:27:49 2024
# Process ID: 8412
# Current directory: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1
# Command line: vivado.exe -log buildup_block_encoder_pan_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buildup_block_encoder_pan_0_0.tcl
# Log file: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1/buildup_block_encoder_pan_0_0.vds
# Journal file: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1\vivado.jou
# Running On: Cornelia, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
source buildup_block_encoder_pan_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: buildup_block_encoder_pan_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 32ecb3793c22d183 to dir: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/3/2/32ecb3793c22d183/buildup_block_encoder_0_2.dcp to C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1/buildup_block_encoder_pan_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/3/2/32ecb3793c22d183/buildup_block_encoder_0_2_sim_netlist.v to C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1/buildup_block_encoder_pan_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/3/2/32ecb3793c22d183/buildup_block_encoder_0_2_sim_netlist.vhdl to C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1/buildup_block_encoder_pan_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/3/2/32ecb3793c22d183/buildup_block_encoder_0_2_stub.v to C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1/buildup_block_encoder_pan_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/3/2/32ecb3793c22d183/buildup_block_encoder_0_2_stub.vhdl to C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_pan_0_0_synth_1/buildup_block_encoder_pan_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP buildup_block_encoder_pan_0_0, cache-ID = 32ecb3793c22d183.
INFO: [Common 17-206] Exiting Vivado at Fri May 24 13:27:56 2024...
