// Seed: 2770162188
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8
    , id_17,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input wor id_14,
    output supply1 id_15
);
  always @(posedge 1);
  parameter id_18 = 1 << 1;
  assign id_10 = 1;
  assign id_10 = {1, -1'b0};
endmodule
module module_1 #(
    parameter id_1  = 32'd47,
    parameter id_18 = 32'd25,
    parameter id_19 = 32'd83,
    parameter id_5  = 32'd61,
    parameter id_6  = 32'd94,
    parameter id_7  = 32'd42,
    parameter id_9  = 32'd30
) (
    input tri1 id_0,
    output wor _id_1,
    input tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri1 _id_5,
    input wand _id_6,
    output tri _id_7,
    output supply1 id_8,
    input wand _id_9
);
  wire  id_11;
  logic id_12;
  ;
  logic [id_5 : id_7] id_13;
  ;
  wire id_14;
  integer [id_6 : id_1] id_15;
  ;
  wire [~  -1 'b0 : 1] id_16;
  always @(id_14) id_13 <= 1 == -1 < id_13;
  wire [(  id_9  ) : -1] id_17;
  wire [1 'h0 : -1  &  id_6] _id_18;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_3,
      id_0,
      id_8,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3
  );
  logic [-1 : 1 'b0] _id_19;
  logic [1 'b0 : id_7] id_20;
  logic [id_19 : 1  -  1 'b0 %  1] id_21;
  assign id_11 = id_12[id_18];
endmodule
