# Reading C:/Users/ericr/Desktop/poli/anul2/ac/modelsim/modelsim/tcl/vsim/pref.tcl 
# OpenFile C:/Users/ericr/Desktop/poli/anul2/ac/AC/test12/ex1.v 
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module register
# -- Compiling module ex2
# -- Compiling module ex2_tb
# 
# Top level modules:
# 	ex2_tb
# vsim -voptargs=+acc ex2_tb 
# Loading work.ex2_tb
# Loading work.ex2
# Loading work.register
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module register
# -- Compiling module ex2
# -- Compiling module ex2_tb
# 
# Top level modules:
# 	ex2_tb
# vsim -voptargs=+acc ex2_tb 
# Loading work.ex2_tb
# Loading work.ex2
# Loading work.register
do run_ex3.txt
# ex3.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex3
# ** Error: ex3.v(7): Undefined variable: st5.
# ** Error: ex3.v(22): near "=": syntax error, unexpected '='
# -- Compiling module ex3_tb
# correct the compilation errors
do run_ex3.txt
# ex3.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex3
# -- Compiling module ex3_tb
# 
# Top level modules:
# 	ex3_tb
# vsim -voptargs=+acc ex3_tb 
# Loading work.ex3_tb
# Loading work.ex3
# ** Error: (vsim-3063) ex3.v(37): Port 'ld' not found in the connected module (3rd connection).
#         Region: /ex3_tb/dut
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_ex3.txt PAUSED at line 25
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module register
# -- Compiling module ex2
# -- Compiling module ex2_tb
# 
# Top level modules:
# 	ex2_tb
# vsim -voptargs=+acc ex2_tb 
# Loading work.ex2_tb
# Loading work.ex2
# Loading work.register
# ** Error: No Design Loaded!
# Error in macro ./run_ex3.txt line 28
# No Design Loaded!
#     while executing
# "run 2000"
do run_ex3.txt
# ex3.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex3
# -- Compiling module ex3_tb
# 
# Top level modules:
# 	ex3_tb
# vsim -voptargs=+acc ex3_tb 
# Loading work.ex3_tb
# Loading work.ex3
do run_ex3.txt
# ex3.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex3
# -- Compiling module ex3_tb
# 
# Top level modules:
# 	ex3_tb
# vsim -voptargs=+acc ex3_tb 
# Loading work.ex3_tb
# Loading work.ex3
do run_combined.txt
# ex2.v, ex3.v
# combined_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "ex2.v," in read mode.
# No such file or directory. (errno = ENOENT)
# correct the compilation errors
do run_combined.txt
# ex2.v, ex3.v
# combined_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "ex2.v," in read mode.
# No such file or directory. (errno = ENOENT)
# correct the compilation errors
do run_combined.txt
# ex2.v, ex3.v, combined.v
# combined_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "ex2.v," in read mode.
# No such file or directory. (errno = ENOENT)
# correct the compilation errors
do run_combined.txt
# ex2.v, ex3.v, combined.v
# combined_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "ex2.v," in read mode.
# No such file or directory. (errno = ENOENT)
# correct the compilation errors
pwd
# C:/Users/ericr/Desktop/poli/anul2/ac/AC/test12
ls -l ex2.v
# ambiguous command name "ls": lsearch lset lshift lsort lsublist

lsearch ex2.v
# wrong # args: should be "lsearch ?options? list pattern"
lsearch -l ex2.v
# -1
lsearch -l ex3.v
# -1
chmod +r ex2.v
# invalid command name "chmod"

do run_ex3.txt
# ex3.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex3
# -- Compiling module ex3_tb
# 
# Top level modules:
# 	ex3_tb
# vsim -voptargs=+acc ex3_tb 
# Loading work.ex3_tb
# Loading work.ex3
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module register
# -- Compiling module ex2
# -- Compiling module ex2_tb
# 
# Top level modules:
# 	ex2_tb
# vsim -voptargs=+acc ex2_tb 
# Loading work.ex2_tb
# Loading work.ex2
# Loading work.register
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
cd ..
cd test8
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# ** Error: ex1.v(26): (vlog-2110) Illegal reference to net "o".
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# 000000	000000	001
# 000000	000001	001
# 000000	000010	001
# 000000	000011	001
# 000000	000100	001
# 000000	000101	001
# 000000	000110	001
# 000000	000111	001
# 000000	001000	001
# 000000	001001	001
# 000000	001010	001
# 000000	001011	001
# 000000	001100	001
# 000000	001101	001
# 000000	001110	001
# 000000	001111	001
# 000000	010000	001
# 000000	010001	001
# 000000	010010	001
# 000000	010011	001
# 000000	010100	001
# 000000	010101	001
# 000000	010110	001
# 000000	010111	001
# 000000	011000	001
# 000000	011001	001
# 000000	011010	001
# 000000	011011	001
# 000000	011100	001
# 000000	011101	001
# 000000	011110	001
# 000000	011111	001
# 000000	100000	001
# 000000	100001	001
# 000000	100010	001
# 000000	100011	001
# 000000	100100	000
# 000000	100101	000
# 000000	100110	000
# 000000	100111	000
# 000000	101000	001
# 000000	101001	001
# 000000	101010	001
# 000000	101011	001
# 000000	101100	000
# 000000	101101	000
# 000000	101110	000
# 000000	101111	000
# 000000	110000	001
# 000000	110001	001
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# 000000	000000	001
# 000000	000001	001
# 000000	000010	001
# 000000	000011	001
# 000000	000100	001
# 000000	000101	001
# 000000	000110	001
# 000000	000111	001
# 000000	001000	001
# 000000	001001	001
# 000000	001010	001
# 000000	001011	001
# 000000	001100	001
# 000000	001101	001
# 000000	001110	001
# 000000	001111	001
# 000000	010000	001
# 000000	010001	001
# 000000	010010	001
# 000000	010011	001
# 000000	010100	001
# 000000	010101	001
# 000000	010110	001
# 000000	010111	001
# 000000	011000	001
# 000000	011001	001
# 000000	011010	001
# 000000	011011	001
# 000000	011100	001
# 000000	011101	001
# 000000	011110	001
# 000000	011111	001
# 000000	100000	001
# 000000	100001	000
# 000000	100010	001
# 000000	100011	000
# 000000	100100	001
# 000000	100101	000
# 000000	100110	001
# 000000	100111	000
# 000000	101000	001
# 000000	101001	000
# 000000	101010	001
# 000000	101011	000
# 000000	101100	001
# 000000	101101	000
# 000000	101110	001
# 000000	101111	000
# 000000	110000	001
# 000000	110001	000
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# 000000	000000	001
# 000000	000001	001
# 000000	000010	001
# 000000	000011	001
# 000000	000100	001
# 000000	000101	001
# 000000	000110	001
# 000000	000111	001
# 000000	001000	001
# 000000	001001	001
# 000000	001010	001
# 000000	001011	001
# 000000	001100	001
# 000000	001101	001
# 000000	001110	001
# 000000	001111	001
# 000000	010000	001
# 000000	010001	001
# 000000	010010	001
# 000000	010011	001
# 000000	010100	001
# 000000	010101	001
# 000000	010110	001
# 000000	010111	001
# 000000	011000	001
# 000000	011001	001
# 000000	011010	001
# 000000	011011	001
# 000000	011100	001
# 000000	011101	001
# 000000	011110	001
# 000000	011111	001
# 000000	100000	001
# 000000	100001	000
# 000000	100010	001
# 000000	100011	000
# 000000	100100	001
# 000000	100101	000
# 000000	100110	001
# 000000	100111	000
# 000000	101000	001
# 000000	101001	000
# 000000	101010	001
# 000000	101011	000
# 000000	101100	001
# 000000	101101	000
# 000000	101110	001
# 000000	101111	000
# 000000	110000	001
# 000000	110001	000
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# 000000	000000	111
# 000000	000001	111
# 000000	000010	111
# 000000	000011	111
# 000000	000100	111
# 000000	000101	111
# 000000	000110	111
# 000000	000111	111
# 000000	001000	111
# 000000	001001	111
# 000000	001010	111
# 000000	001011	111
# 000000	001100	111
# 000000	001101	111
# 000000	001110	111
# 000000	001111	111
# 000000	010000	111
# 000000	010001	111
# 000000	010010	111
# 000000	010011	111
# 000000	010100	111
# 000000	010101	111
# 000000	010110	111
# 000000	010111	111
# 000000	011000	111
# 000000	011001	111
# 000000	011010	111
# 000000	011011	111
# 000000	011100	111
# 000000	011101	111
# 000000	011110	111
# 000000	011111	111
# 000000	100000	001
# 000000	100001	000
# 000000	100010	001
# 000000	100011	000
# 000000	100100	001
# 000000	100101	000
# 000000	100110	001
# 000000	100111	000
# 000000	101000	001
# 000000	101001	000
# 000000	101010	001
# 000000	101011	000
# 000000	101100	001
# 000000	101101	000
# 000000	101110	001
# 000000	101111	000
# 000000	110000	001
# 000000	110001	000
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# 000000	000000	111
# 000000	000001	111
# 000000	000010	111
# 000000	000011	111
# 000000	000100	111
# 000000	000101	111
# 000000	000110	111
# 000000	000111	111
# 000000	001000	111
# 000000	001001	111
# 000000	001010	111
# 000000	001011	111
# 000000	001100	111
# 000000	001101	111
# 000000	001110	111
# 000000	001111	111
# 000000	010000	111
# 000000	010001	111
# 000000	010010	111
# 000000	010011	111
# 000000	010100	111
# 000000	010101	111
# 000000	010110	111
# 000000	010111	111
# 000000	011000	111
# 000000	011001	111
# 000000	011010	111
# 000000	011011	111
# 000000	011100	111
# 000000	011101	111
# 000000	011110	111
# 000000	011111	111
# 000000	100000	001
# 000000	100001	000
# 000000	100010	001
# 000000	100011	000
# 000000	100100	001
# 000000	100101	000
# 000000	100110	001
# 000000	100111	000
# 000000	101000	001
# 000000	101001	000
# 000000	101010	001
# 000000	101011	000
# 000000	101100	001
# 000000	101101	000
# 000000	101110	001
# 000000	101111	000
# 000000	110000	001
# 000000	110001	000
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# 000000	000000	111
# 000000	000001	111
# 000000	000010	111
# 000000	000011	111
# 000000	000100	111
# 000000	000101	111
# 000000	000110	111
# 000000	000111	111
# 000000	001000	111
# 000000	001001	111
# 000000	001010	111
# 000000	001011	111
# 000000	001100	111
# 000000	001101	111
# 000000	001110	111
# 000000	001111	111
# 000000	010000	111
# 000000	010001	111
# 000000	010010	111
# 000000	010011	111
# 000000	010100	111
# 000000	010101	111
# 000000	010110	111
# 000000	010111	111
# 000000	011000	111
# 000000	011001	111
# 000000	011010	111
# 000000	011011	111
# 000000	011100	111
# 000000	011101	111
# 000000	011110	111
# 000000	011111	111
# 000000	100000	111
# 000000	100001	110
# 000000	100010	101
# 000000	100011	100
# 000000	100100	011
# 000000	100101	010
# 000000	100110	001
# 000000	100111	000
# 000000	101000	111
# 000000	101001	110
# 000000	101010	101
# 000000	101011	100
# 000000	101100	011
# 000000	101101	010
# 000000	101110	001
# 000000	101111	000
# 000000	110000	111
# 000000	110001	110
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex2
# -- Compiling module ex2_tb
# 
# Top level modules:
# 	ex2_tb
# vsim -voptargs=+acc ex2_tb 
# Loading work.ex2_tb
# Loading work.ex2
# 0000	110
# 0001	101
# 0010	110
# 0011	001
# 0100	010
# 0101	001
# 0110	010
# 0111	001
# 1000	110
# 1001	101
# 1010	010
# 1011	001
# 1100	000
# 1101	001
# 1110	000
# 1111	001
do run_ex3.txt
# ex3.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex3
# -- Compiling module ex3_tb
# 
# Top level modules:
# 	ex3_tb
# vsim -voptargs=+acc ex3_tb 
# Loading work.ex3_tb
# Loading work.ex3
# Loading work.my_dff
pwd
# C:/Users/ericr/Desktop/poli/anul2/ac/AC/test8
quit -sim
cd ..
cd test5
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# ** Warning: ex1.v(11): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[0]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[1]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[2]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[3]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[4]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[5]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'q'.
#         Region: /ex1_tb/dut/loop[6]/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# ** Warning: ex1.v(11): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# ** Warning: ex1.v(11): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# ** Warning: ex1.v(11): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# ** Warning: ex1.v(11): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/genblk1/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[7]/genblk1/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[4]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[4]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[5]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[5]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[6]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[6]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[7]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[7]/genblk1/ffs
# ** Fatal: (vsim-3356) ex1.v(13): Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /ex1_tb/dut/loop[5]/genblk1 File: ex1.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_ex1.txt PAUSED at line 25
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Error: No Design Loaded!
# Error in macro ./run_ex1.txt line 28
# No Design Loaded!
#     while executing
# "run 2000"
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# ** Error: ex1.v(8): 'Port' must not be declared to be an array: q.
# -- Compiling module ex1_tb
# ** Error: ex1.v(26): (vlog-2110) Illegal reference to net array "q".
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module my_dff
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# Loading work.my_dff
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(12): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[0]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[1]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[2]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'd'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
# ** Warning: (vsim-3015) ex1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'q'.
#         Region: /ex1_tb/dut/loop[3]/genblk1/ffs
quit -sim
cd ..
cd test2
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# ** Error: ex1.v(7): (vlog-2110) Illegal reference to net "in".
# -- Compiling module ex1_tb
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# ** Error: ex1.v(4): Register is illegal in left-hand side of continuous assignment
# -- Compiling module ex1_tb
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
#  0	x
#  1	x
#  2	x
#  3	x
#  4	x
#  5	x
#  6	x
#  7	x
#  8	x
#  9	x
# Break key hit 
# Break key hit 
# Break key hit 
# Break in Module ex1 at ex1.v line 6
