// Seed: 4008859559
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    inout id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input id_10
);
  logic id_11;
  type_18(
      id_1, id_10
  );
endmodule
`define pp_11 0
`timescale 1 ps / 1ps
