Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1110989b06964080ade6799a95ebea5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_divider_simulator_behav xil_defaultlib.clock_divider_simulator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clock_scaler [clock_scaler_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider_simulator
Built simulation snapshot clock_divider_simulator_behav
