0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/sync_cou.v,1750440699,verilog,,F:/Sillycon/Code/RTL/synch_3bit_up_counter/syn_tb.v,,sync_cou;t_ff,,,,,,,,
F:/Sillycon/Code/RTL/synch_3bit_up_counter/syn_tb.v,1750430937,verilog,,,,syn_tb,,,,,,,,
F:/Sillycon/Code/RTL/synch_3bit_up_counter/synch_3bit_up_counter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
