{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700475126261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700475126262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:12:06 2023 " "Processing started: Mon Nov 20 13:12:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700475126262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475126262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475126262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700475126932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700475126932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_gen " "Found entity 1: LFSR_gen" {  } { { "src/LFSR_gen.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gal.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GAL " "Found entity 1: LFSR_GAL" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_overlapped " "Found entity 1: moore_overlapped" {  } { { "src/moore_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_overlapped " "Found entity 1: mealy_overlapped" {  } { { "src/mealy_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_unique " "Found entity 1: moore_unique" {  } { { "src/moore_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_overlapped " "Found entity 1: top_overlapped" {  } { { "src/top_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_unique " "Found entity 1: top_unique" {  } { { "src/top_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_unique " "Found entity 1: mealy_unique" {  } { { "src/mealy_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_overlapped " "Found entity 1: gen_overlapped" {  } { { "src/gen_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_overlapped " "Found entity 1: top_gen_overlapped" {  } { { "src/top_gen_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_unique " "Found entity 1: gen_unique" {  } { { "src/gen_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_unique " "Found entity 1: top_gen_unique" {  } { { "src/top_gen_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475141057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475141057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_gen_overlapped " "Elaborating entity \"top_gen_overlapped\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700475141151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_overlapped gen_overlapped:UUT " "Elaborating entity \"gen_overlapped\" for hierarchy \"gen_overlapped:UUT\"" {  } { { "src/top_gen_overlapped.sv" "UUT" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_overlapped.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700475141171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_GAL gen_overlapped:UUT\|LFSR_GAL:U1 " "Elaborating entity \"LFSR_GAL\" for hierarchy \"gen_overlapped:UUT\|LFSR_GAL:U1\"" {  } { { "src/gen_overlapped.sv" "U1" { Text "D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700475141177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_overlapped gen_overlapped:UUT\|moore_overlapped:U4 " "Elaborating entity \"moore_overlapped\" for hierarchy \"gen_overlapped:UUT\|moore_overlapped:U4\"" {  } { { "src/gen_overlapped.sv" "U4" { Text "D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700475141194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "textstate moore_overlapped.sv(35) " "Verilog HDL or VHDL warning at moore_overlapped.sv(35): object \"textstate\" assigned a value but never read" {  } { { "src/moore_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700475141207 "|top_overlapped|moore_overlapped:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 moore_overlapped.sv(32) " "Verilog HDL assignment warning at moore_overlapped.sv(32): truncated value with size 3 to match size of target (1)" {  } { { "src/moore_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700475141207 "|top_overlapped|moore_overlapped:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_overlapped gen_overlapped:UUT\|mealy_overlapped:U5 " "Elaborating entity \"mealy_overlapped\" for hierarchy \"gen_overlapped:UUT\|mealy_overlapped:U5\"" {  } { { "src/gen_overlapped.sv" "U5" { Text "D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700475141208 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[15\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[15\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[15\]~1 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[15\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[15\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[15\]~1\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[15\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[15\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[15\]~1 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[15\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[15\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[15\]~1\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[14\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[14\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[14\]~5 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[14\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[14\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[14\]~5\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[14\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[14\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[14\]~5 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[14\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[14\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[14\]~5\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[13\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[13\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[13\]~9 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[13\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[13\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[13\]~9\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[15\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[15\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[15\]~1 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[15\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[15\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[15\]~1\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[13\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[13\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[13\]~9 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[13\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[13\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[13\]~9\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[12\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[12\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[12\]~13 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[12\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[12\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[12\]~13\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[14\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[14\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[14\]~5 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[14\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[14\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[14\]~5\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[12\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[12\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[12\]~13 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[12\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[12\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[12\]~13\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[11\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[11\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[11\]~17 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[11\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[11\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[11\]~17\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[13\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[13\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[13\]~9 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[13\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[13\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[13\]~9\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[11\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[11\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[11\]~17 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[11\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[11\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[11\]~17\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[10\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[10\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[10\]~21 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[10\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[10\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[10\]~21\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[12\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[12\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[12\]~13 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[12\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[12\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[12\]~13\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[10\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[10\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[10\]~21 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[10\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[10\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[10\]~21\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[9\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[9\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[9\]~25 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[9\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[9\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[9\]~25\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[11\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[11\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[11\]~17 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[11\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[11\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[11\]~17\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[9\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[9\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[9\]~25 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[9\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[9\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[9\]~25\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[8\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[8\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[8\]~29 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[8\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[8\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[8\]~29\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[10\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[10\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[10\]~21 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[10\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[10\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[10\]~21\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[8\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[8\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[8\]~29 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[8\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[8\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[8\]~29\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[7\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[7\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[7\]~33 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[7\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[7\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[7\]~33\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[9\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[9\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[9\]~25 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[9\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[9\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[9\]~25\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[7\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[7\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[7\]~33 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[7\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[7\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[7\]~33\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[6\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[6\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[6\]~37 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[6\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[6\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[6\]~37\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[8\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[8\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[8\]~29 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[8\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[8\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[8\]~29\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[6\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[6\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[6\]~37 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[6\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[6\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[6\]~37\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[5\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[5\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[5\]~41 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[5\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[5\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[5\]~41\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[7\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[7\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[7\]~33 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[7\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[7\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[7\]~33\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[5\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[5\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[5\]~41 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[5\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[5\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[5\]~41\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[4\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[4\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[4\]~45 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[4\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[4\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[4\]~45\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[6\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[6\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[6\]~37 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[6\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[6\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[6\]~37\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[4\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[4\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[4\]~45 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[4\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[4\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[4\]~45\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[3\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[3\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[3\]~49 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[3\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[3\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[3\]~49\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[5\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[5\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[5\]~41 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[5\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[5\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[5\]~41\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[3\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[3\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[3\]~49 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[3\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[3\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[3\]~49\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[2\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[2\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[2\]~53 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[2\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[2\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[2\]~53\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[4\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[4\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[4\]~45 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[4\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[4\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[4\]~45\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[2\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[2\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[2\]~53 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[2\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[2\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[2\]~53\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[1\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[1\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[1\]~57 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[1\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[1\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[1\]~57\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[3\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[3\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[3\]~49 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[3\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[3\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[3\]~49\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[1\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[1\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[1\]~57 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[1\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[1\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[1\]~57\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[0\] gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[0\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[0\]~61 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[0\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[0\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U2\|LFSR_reg\[0\]~61\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U2|LFSR_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[2\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[2\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[2\]~53 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[2\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[2\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[2\]~53\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[0\] gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[0\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[0\]~61 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[0\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[0\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U3\|LFSR_reg\[0\]~61\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U3|LFSR_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[1\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[1\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[1\]~57 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[1\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[1\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[1\]~57\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[0\] gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[0\]~_emulated gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[0\]~61 " "Register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[0\]\" is converted into an equivalent circuit using register \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[0\]~_emulated\" and latch \"gen_overlapped:UUT\|LFSR_GAL:U1\|LFSR_reg\[0\]~61\"" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700475141903 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1|LFSR_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700475141903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700475142093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700475142798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700475142965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700475142965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700475143021 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700475143021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700475143021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700475143021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700475143043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 13:12:23 2023 " "Processing ended: Mon Nov 20 13:12:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700475143043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700475143043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700475143043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475143043 ""}
