Analysis & Synthesis report for CPU16bit
Wed May 08 21:21:38 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPU16bit|Contrlblock:inst|current_state
 11. State Machine - |CPU16bit|tb:inst4|led_module:led_ct|led_reg
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1
 19. Parameter Settings for User Entity Instance: tb:inst4
 20. Parameter Settings for User Entity Instance: tb:inst4|led_module:led_ct
 21. Parameter Settings for User Entity Instance: shiftReg:inst8
 22. Parameter Settings for User Entity Instance: ALU:inst7
 23. Parameter Settings for User Entity Instance: memory_ram:inst18|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "tb:inst4|led_module:led_ct"
 26. In-System Memory Content Editor Settings
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 08 21:21:38 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CPU16bit                                    ;
; Top-level Entity Name              ; CPU16bit                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 780                                         ;
;     Total combinational functions  ; 575                                         ;
;     Dedicated logic registers      ; 372                                         ;
; Total registers                    ; 372                                         ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; CPU16bit           ; CPU16bit           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; CPU16bit.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf                      ;         ;
; tb.v                             ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/tb.v                              ;         ;
; led.v                            ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/led.v                             ;         ;
; instrReg.v                       ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/instrReg.v                        ;         ;
; workReg.v                        ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/workReg.v                         ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/ALU.v                             ;         ;
; shiftReg.v                       ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/shiftReg.v                        ;         ;
; REG_AR7.v                        ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/REG_AR7.v                         ;         ;
; programReg.v                     ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/programReg.v                      ;         ;
; addrReg.v                        ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/addrReg.v                         ;         ;
; memory_ram.v                     ; yes             ; User Wizard-Generated File         ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v                      ;         ;
; buffer.v                         ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/buffer.v                          ;         ;
; DATA7X16.mif                     ; yes             ; User Memory Initialization File    ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/DATA7X16.mif                      ;         ;
; Contrlblock.v                    ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v                     ;         ;
; clkstep.v                        ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/clkstep.v                         ;         ;
; clkdiv.v                         ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/clkdiv.v                          ;         ;
; connection.v                     ; yes             ; User Verilog HDL File              ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/connection.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quatusii/install/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_62j1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf            ;         ;
; db/altsyncram_va92.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_va92.tdf            ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; d:/quatusii/install/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; d:/quatusii/install/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 780                      ;
;                                             ;                          ;
; Total combinational functions               ; 575                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 278                      ;
;     -- 3 input functions                    ; 177                      ;
;     -- <=2 input functions                  ; 120                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 523                      ;
;     -- arithmetic mode                      ; 52                       ;
;                                             ;                          ;
; Total registers                             ; 372                      ;
;     -- Dedicated logic registers            ; 372                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 47                       ;
; Total memory bits                           ; 2048                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 163                      ;
; Total fan-out                               ; 3479                     ;
; Average fan-out                             ; 3.26                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU16bit                                                           ; 575 (167)         ; 372 (0)      ; 2048        ; 0            ; 0       ; 0         ; 47   ; 0            ; |CPU16bit                                                                                                                                                               ; work         ;
;    |ALU:inst7|                                                      ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|ALU:inst7                                                                                                                                                     ; work         ;
;    |Contrlblock:inst|                                               ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|Contrlblock:inst                                                                                                                                              ; work         ;
;    |REG_AR7:inst11|                                                 ; 36 (36)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|REG_AR7:inst11                                                                                                                                                ; work         ;
;    |addrReg:addrReg|                                                ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|addrReg:addrReg                                                                                                                                               ; work         ;
;    |buffer:buffer|                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|buffer:buffer                                                                                                                                                 ; work         ;
;    |clkdiv:inst1|                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|clkdiv:inst1                                                                                                                                                  ; work         ;
;    |clkstep:inst3|                                                  ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|clkstep:inst3                                                                                                                                                 ; work         ;
;    |instrReg:inst2|                                                 ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|instrReg:inst2                                                                                                                                                ; work         ;
;    |memory_ram:inst18|                                              ; 75 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:inst18                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 75 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_62j1:auto_generated|                           ; 75 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated                                                                              ; work         ;
;             |altsyncram_va92:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 75 (51)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |programReg:programReg|                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|programReg:programReg                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 113 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 112 (75)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                       ; work         ;
;    |tb:inst4|                                                       ; 84 (84)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|tb:inst4                                                                                                                                                      ; work         ;
;    |workReg:inst6|                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|workReg:inst6                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------+
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; DATA7X16.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CPU16bit|memory_ram:inst18 ; D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU16bit|Contrlblock:inst|current_state                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                  ; current_state.ljump6 ; current_state.ljump5 ; current_state.ljump4 ; current_state.ljump3 ; current_state.ljump2 ; current_state.ljump1 ; current_state.ld3 ; current_state.ld2 ; current_state.ld1 ; current_state.adds3 ; current_state.adds2 ; current_state.adds1 ; current_state.incPC3 ; current_state.incPC2 ; current_state.incPC1 ; current_state.execute ; current_state.reset3 ; current_state.reset2 ; current_state.reset1 ;
+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+----------------------+
; current_state.reset1  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                    ;
; current_state.reset2  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 1                    ;
; current_state.reset3  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 1                    ;
; current_state.execute ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 1                    ;
; current_state.incPC1  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.incPC2  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.incPC3  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.adds1   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.adds2   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.adds3   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ld1     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 1                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ld2     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 1                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ld3     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump1  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump2  ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump3  ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump4  ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump5  ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump6  ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |CPU16bit|tb:inst4|led_module:led_ct|led_reg                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; led_reg.1111 ; led_reg.1100 ; led_reg.1001 ; led_reg.0110 ; led_reg.0011 ; led_reg.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; led_reg.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; led_reg.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; led_reg.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; led_reg.1001 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; led_reg.1100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; led_reg.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal       ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------+------------------------+
; Contrlblock:inst|regSel[2]                         ; Contrlblock:inst|WideOr12 ; yes                    ;
; Contrlblock:inst|regSel[1]                         ; Contrlblock:inst|WideOr12 ; yes                    ;
; Contrlblock:inst|regSel[0]                         ; Contrlblock:inst|WideOr12 ; yes                    ;
; Contrlblock:inst|aluSel[1]                         ; Contrlblock:inst|WideOr1  ; yes                    ;
; Contrlblock:inst|aluSel[2]                         ; Contrlblock:inst|WideOr1  ; yes                    ;
; Contrlblock:inst|aluSel[3]                         ; Contrlblock:inst|WideOr1  ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                           ;                        ;
+----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; tb:inst4|led_module:led_ct|led_reg.0110 ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg.1111 ; Lost fanout        ;
; Contrlblock:inst|current_state~4        ; Lost fanout        ;
; Contrlblock:inst|current_state~5        ; Lost fanout        ;
; Contrlblock:inst|current_state~6        ; Lost fanout        ;
; Contrlblock:inst|current_state~7        ; Lost fanout        ;
; Contrlblock:inst|current_state~8        ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg~6    ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg~7    ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg~8    ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg~9    ; Lost fanout        ;
; tb:inst4|led_module:led_ct|clk_hz       ; Lost fanout        ;
; tb:inst4|led_module:led_ct|cnt1[0..31]  ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg.0000 ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg.0011 ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg.1001 ; Lost fanout        ;
; tb:inst4|led_module:led_ct|led_reg.1100 ; Lost fanout        ;
; Total Number of Removed Registers = 48  ;                    ;
+-----------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-----------------------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal ; Registers Removed due to This Register                                           ;
+-----------------------------------------+--------------------+----------------------------------------------------------------------------------+
; tb:inst4|led_module:led_ct|cnt1[9]      ; Lost Fanouts       ; tb:inst4|led_module:led_ct|cnt1[10], tb:inst4|led_module:led_ct|cnt1[11],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[12], tb:inst4|led_module:led_ct|cnt1[13],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[14], tb:inst4|led_module:led_ct|cnt1[15],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[16], tb:inst4|led_module:led_ct|cnt1[17],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[18], tb:inst4|led_module:led_ct|cnt1[19],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[20], tb:inst4|led_module:led_ct|cnt1[21],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[22], tb:inst4|led_module:led_ct|cnt1[23],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[24], tb:inst4|led_module:led_ct|cnt1[25],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[26], tb:inst4|led_module:led_ct|cnt1[27],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[28], tb:inst4|led_module:led_ct|cnt1[29],        ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[30]                                              ;
; tb:inst4|led_module:led_ct|led_reg.0110 ; Lost Fanouts       ; tb:inst4|led_module:led_ct|clk_hz, tb:inst4|led_module:led_ct|cnt1[0],           ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[1], tb:inst4|led_module:led_ct|cnt1[2],          ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[3], tb:inst4|led_module:led_ct|cnt1[4],          ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[5], tb:inst4|led_module:led_ct|cnt1[6],          ;
;                                         ;                    ; tb:inst4|led_module:led_ct|cnt1[7], tb:inst4|led_module:led_ct|cnt1[8],          ;
;                                         ;                    ; tb:inst4|led_module:led_ct|led_reg.0011                                          ;
; tb:inst4|led_module:led_ct|led_reg~6    ; Lost Fanouts       ; tb:inst4|led_module:led_ct|led_reg.1001, tb:inst4|led_module:led_ct|led_reg.1100 ;
; tb:inst4|led_module:led_ct|led_reg~8    ; Lost Fanouts       ; tb:inst4|led_module:led_ct|led_reg.0000                                          ;
+-----------------------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 372   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 125   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 257   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU16bit|tb:inst4|ds_en[2]                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU16bit|tb:inst4|ds_reg[0]                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPU16bit|buffer:buffer|q[0]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU16bit|tb:inst4|led_module:led_ct|led_reg                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPU16bit|REG_AR7:inst11|Mux0                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU16bit|Contrlblock:inst|Selector7                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: tb:inst4 ;
+----------------+---------+----------------------------+
; Parameter Name ; Value   ; Type                       ;
+----------------+---------+----------------------------+
; NUM_0          ; 0111111 ; Unsigned Binary            ;
; NUM_1          ; 0000110 ; Unsigned Binary            ;
; NUM_2          ; 1011011 ; Unsigned Binary            ;
; NUM_3          ; 1001111 ; Unsigned Binary            ;
; NUM_4          ; 1100110 ; Unsigned Binary            ;
; NUM_5          ; 1101101 ; Unsigned Binary            ;
; NUM_6          ; 1111101 ; Unsigned Binary            ;
; NUM_7          ; 0000111 ; Unsigned Binary            ;
; NUM_8          ; 1111111 ; Unsigned Binary            ;
; NUM_9          ; 1101111 ; Unsigned Binary            ;
; NUM_A          ; 1110111 ; Unsigned Binary            ;
; NUM_B          ; 1111100 ; Unsigned Binary            ;
; NUM_C          ; 1011000 ; Unsigned Binary            ;
; NUM_D          ; 1011110 ; Unsigned Binary            ;
; NUM_E          ; 1111001 ; Unsigned Binary            ;
; NUM_F          ; 1110001 ; Unsigned Binary            ;
; NUM_BLK        ; 0000000 ; Unsigned Binary            ;
; EN_1           ; 1110    ; Unsigned Binary            ;
; EN_2           ; 1101    ; Unsigned Binary            ;
; EN_3           ; 1011    ; Unsigned Binary            ;
; EN_4           ; 0111    ; Unsigned Binary            ;
; EN_A           ; 0000    ; Unsigned Binary            ;
+----------------+---------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tb:inst4|led_module:led_ct ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SEC_TIME       ; 00000010110111000110110000000000 ; Unsigned Binary     ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftReg:inst8 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; sftpass        ; 0     ; Signed Integer                     ;
; sftl           ; 1     ; Signed Integer                     ;
; sftr           ; 2     ; Signed Integer                     ;
; rotl           ; 3     ; Signed Integer                     ;
; rotr           ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst7 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; alupass        ; 0     ; Signed Integer                ;
; andOp          ; 1     ; Signed Integer                ;
; orOp           ; 2     ; Signed Integer                ;
; notOp          ; 3     ; Signed Integer                ;
; xorOp          ; 4     ; Signed Integer                ;
; plus           ; 5     ; Signed Integer                ;
; sub            ; 6     ; Signed Integer                ;
; inc            ; 7     ; Signed Integer                ;
; dec            ; 8     ; Signed Integer                ;
; zero           ; 9     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_ram:inst18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; DATA7X16.mif         ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_62j1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; memory_ram:inst18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 128                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tb:inst4|led_module:led_ct"                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                        ;
; led  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                     ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+
; 0              ; RAM1        ; 16    ; 128   ; Read/Write ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed May 08 21:21:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu16bit.bdf
    Info (12023): Found entity 1: CPU16bit
Info (12021): Found 1 design units, including 1 entities, in source file sim/testtop.v
    Info (12023): Found entity 1: testtop
Info (12021): Found 1 design units, including 1 entities, in source file a1_8trs.v
    Info (12023): Found entity 1: a1_8trs
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: led_module
Info (12021): Found 1 design units, including 1 entities, in source file key.v
    Info (12023): Found entity 1: key
Info (12021): Found 1 design units, including 1 entities, in source file cmp_v.v
    Info (12023): Found entity 1: CMP_V
Info (12021): Found 1 design units, including 1 entities, in source file instrreg.v
    Info (12023): Found entity 1: instrReg
Info (12021): Found 1 design units, including 1 entities, in source file workreg.v
    Info (12023): Found entity 1: workReg
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftReg
Info (12021): Found 1 design units, including 1 entities, in source file reg_ar7.v
    Info (12023): Found entity 1: REG_AR7
Info (12021): Found 1 design units, including 1 entities, in source file programreg.v
    Info (12023): Found entity 1: programReg
Info (12021): Found 1 design units, including 1 entities, in source file addrreg.v
    Info (12023): Found entity 1: addrReg
Info (12021): Found 1 design units, including 1 entities, in source file memory_ram.v
    Info (12023): Found entity 1: memory_ram
Info (12021): Found 1 design units, including 1 entities, in source file buffer.v
    Info (12023): Found entity 1: buffer
Info (12021): Found 1 design units, including 1 entities, in source file contrlblock.v
    Info (12023): Found entity 1: Contrlblock
Info (12021): Found 1 design units, including 1 entities, in source file clkstep.v
    Info (12023): Found entity 1: clkstep
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 1 design units, including 1 entities, in source file connection.v
    Info (12023): Found entity 1: connection
Info (12127): Elaborating entity "CPU16bit" for the top level hierarchy
Info (12128): Elaborating entity "tb" for hierarchy "tb:inst4"
Warning (10034): Output port "BP1" at tb.v(15) has no driver
Warning (10034): Output port "DS_DP" at tb.v(21) has no driver
Info (12128): Elaborating entity "led_module" for hierarchy "tb:inst4|led_module:led_ct"
Info (12128): Elaborating entity "REG_AR7" for hierarchy "REG_AR7:inst11"
Info (12128): Elaborating entity "clkstep" for hierarchy "clkstep:inst3"
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:inst1"
Info (12128): Elaborating entity "connection" for hierarchy "connection:inst19"
Info (12128): Elaborating entity "Contrlblock" for hierarchy "Contrlblock:inst"
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(83): inferring latch(es) for variable "aluSel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(83): inferring latch(es) for variable "shiftSel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(83): inferring latch(es) for variable "regSel", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "regSel[0]" at Contrlblock.v(83)
Info (10041): Inferred latch for "regSel[1]" at Contrlblock.v(83)
Info (10041): Inferred latch for "regSel[2]" at Contrlblock.v(83)
Info (10041): Inferred latch for "shiftSel[0]" at Contrlblock.v(83)
Info (10041): Inferred latch for "shiftSel[1]" at Contrlblock.v(83)
Info (10041): Inferred latch for "shiftSel[2]" at Contrlblock.v(83)
Info (10041): Inferred latch for "aluSel[0]" at Contrlblock.v(83)
Info (10041): Inferred latch for "aluSel[1]" at Contrlblock.v(83)
Info (10041): Inferred latch for "aluSel[2]" at Contrlblock.v(83)
Info (10041): Inferred latch for "aluSel[3]" at Contrlblock.v(83)
Info (12128): Elaborating entity "instrReg" for hierarchy "instrReg:inst2"
Info (12128): Elaborating entity "buffer" for hierarchy "buffer:buffer"
Info (12128): Elaborating entity "shiftReg" for hierarchy "shiftReg:inst8"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst7"
Info (12128): Elaborating entity "workReg" for hierarchy "workReg:inst6"
Info (12128): Elaborating entity "programReg" for hierarchy "programReg:programReg"
Info (12128): Elaborating entity "memory_ram" for hierarchy "memory_ram:inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_ram:inst18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_ram:inst18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_ram:inst18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DATA7X16.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_62j1.tdf
    Info (12023): Found entity 1: altsyncram_62j1
Info (12128): Elaborating entity "altsyncram_62j1" for hierarchy "memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_va92.tdf
    Info (12023): Found entity 1: altsyncram_va92
Info (12128): Elaborating entity "altsyncram_va92" for hierarchy "memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011313"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "addrReg" for hierarchy "addrReg:addrReg"
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[15]" to the node "instrReg:inst2|instrout[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[14]" to the node "instrReg:inst2|instrout[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[13]" to the node "instrReg:inst2|instrout[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[12]" to the node "instrReg:inst2|instrout[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[11]" to the node "instrReg:inst2|instrout[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[10]" to the node "ALU:inst7|aluout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[9]" to the node "ALU:inst7|aluout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[8]" to the node "instrReg:inst2|instrout[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[7]" to the node "instrReg:inst2|instrout[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[6]" to the node "instrReg:inst2|instrout[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[5]" to the node "instrReg:inst2|instrout[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[4]" to the node "instrReg:inst2|instrout[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[3]" to the node "instrReg:inst2|instrout[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[2]" to the node "instrReg:inst2|instrout[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[1]" to the node "instrReg:inst2|instrout[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AR7_tri[0]" to the node "instrReg:inst2|instrout[0]" into an OR gate
Warning (13012): Latch Contrlblock:inst|regSel[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:inst|current_state.adds3
Warning (13012): Latch Contrlblock:inst|regSel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:inst|current_state.adds3
Warning (13012): Latch Contrlblock:inst|regSel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:inst|current_state.adds3
Warning (13012): Latch Contrlblock:inst|aluSel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:inst|current_state.incPC1
Warning (13012): Latch Contrlblock:inst|aluSel[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:inst|current_state.incPC1
Warning (13012): Latch Contrlblock:inst|aluSel[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:inst|current_state.incPC1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DS_DP" is stuck at GND
    Warning (13410): Pin "BP1" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 48 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 869 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 801 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4699 megabytes
    Info: Processing ended: Wed May 08 21:21:38 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.map.smsg.


