INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DE1_Projekt/de1-projekt-6/de1-projekt-6.srcs/sources_1/new/states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'states_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DE1_Projekt/de1-projekt-6/de1-projekt-6.srcs/sim_1/new/tb_states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_states_1'
