// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Wed Aug 23 23:02:11 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Xilinx/workspace/Sobel2/Sobel2.gen/sources_1/bd/sobel_design/ip/sobel_design_sobel_accel_0_0/sobel_design_sobel_accel_0_0_sim_netlist.v
// Design      : sobel_design_sobel_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "sobel_design_sobel_accel_0_0,sobel_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sobel_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module sobel_design_sobel_accel_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [23:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [2:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [2:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TUSER" *) input [0:0]img_inp_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TID" *) input [0:0]img_inp_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [7:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [0:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [0:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  sobel_design_sobel_accel_0_0_sobel_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TDEST(1'b0),
        .img_inp_TID(1'b0),
        .img_inp_TKEEP({1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0}),
        .img_inp_TUSER(1'b0),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "sobel_accel" *) 
(* hls_module = "yes" *) 
module sobel_design_sobel_accel_0_0_sobel_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_inp_TDATA;
  input [2:0]img_inp_TKEEP;
  input [2:0]img_inp_TSTRB;
  input [0:0]img_inp_TUSER;
  input [0:0]img_inp_TLAST;
  input [0:0]img_inp_TID;
  input [0:0]img_inp_TDEST;
  output [7:0]img_out_TDATA;
  output [0:0]img_out_TKEEP;
  output [0:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire Block_entry25_proc_U0_ap_ready;
  wire [11:0]Block_entry25_proc_U0_ap_return_0;
  wire [11:0]Block_entry25_proc_U0_ap_return_1;
  wire Block_entry25_proc_U0_n_10;
  wire Block_entry2_proc_U0_ap_continue;
  wire [15:0]Block_entry2_proc_U0_ap_return_0;
  wire [15:0]Block_entry2_proc_U0_ap_return_1;
  wire [31:0]Block_entry2_proc_U0_ap_return_2;
  wire [31:0]Block_entry2_proc_U0_ap_return_3;
  wire [31:0]Block_entry2_proc_U0_ap_return_4;
  wire [31:0]Block_entry2_proc_U0_ap_return_5;
  wire Block_entry2_proc_U0_ap_start;
  wire [15:1]\SRL_SIG_reg[0]_1 ;
  wire [11:1]\SRL_SIG_reg[0]_14 ;
  wire [15:1]\SRL_SIG_reg[0]_18 ;
  wire [15:1]\SRL_SIG_reg[1]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_15 ;
  wire [15:1]\SRL_SIG_reg[1]_17 ;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_12;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_13;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_42;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_50;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_51;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_52;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_53;
  wire [15:0]Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din;
  wire [15:0]Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire addr;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_10;
  wire ap_CS_fsm_state2_21;
  wire ap_CS_fsm_state2_26;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_2;
  wire [11:0]ap_return_0_preg;
  wire [11:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_cols_channel0;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_dst_1_rows_channel0;
  wire ap_sync_channel_write_in_mat_cols_c17_channel;
  wire ap_sync_channel_write_in_mat_cols_c17_channel0;
  wire ap_sync_channel_write_in_mat_rows_c16_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_cols_channel0;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dst_rows_channel0;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_height;
  wire ap_sync_reg_channel_write_imgwidth_reg_n_9;
  wire ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9;
  wire [23:0]axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_11;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_12;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_13;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_14;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_15;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_16;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_17;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_18;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_19;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_20;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_21;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_22;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_25;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_40;
  wire [31:0]cols;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_n_10;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_n_15;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_n_19;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_n_23;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_cols_channel_U_n_56;
  wire dst_1_cols_channel_U_n_57;
  wire dst_1_cols_channel_U_n_58;
  wire dst_1_cols_channel_U_n_59;
  wire dst_1_cols_channel_U_n_60;
  wire dst_1_cols_channel_U_n_61;
  wire dst_1_cols_channel_U_n_62;
  wire dst_1_cols_channel_U_n_63;
  wire dst_1_cols_channel_U_n_64;
  wire dst_1_cols_channel_U_n_65;
  wire dst_1_cols_channel_U_n_67;
  wire dst_1_cols_channel_U_n_68;
  wire dst_1_cols_channel_U_n_69;
  wire dst_1_cols_channel_U_n_70;
  wire dst_1_cols_channel_U_n_71;
  wire dst_1_cols_channel_U_n_72;
  wire dst_1_cols_channel_U_n_73;
  wire dst_1_cols_channel_U_n_74;
  wire dst_1_cols_channel_U_n_75;
  wire dst_1_cols_channel_U_n_76;
  wire dst_1_cols_channel_U_n_77;
  wire [11:0]dst_1_cols_channel_dout;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire [7:0]dst_1_data_dout;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire dst_1_rows_channel_U_n_38;
  wire dst_1_rows_channel_U_n_39;
  wire dst_1_rows_channel_U_n_41;
  wire dst_1_rows_channel_U_n_42;
  wire [11:0]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ;
  wire [23:0]\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_d1 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_d1 ;
  wire \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/cmp_i_i633_i_reg_614 ;
  wire \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ;
  wire \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ;
  wire [1:1]\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/trunc_ln311_reg_594 ;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire height_U_n_12;
  wire [11:0]height_dout;
  wire height_empty_n;
  wire height_full_n;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln100_fu_131_p2;
  wire icmp_ln74_fu_75_p2;
  wire icmp_ln75_fu_132_p2;
  wire icmp_ln75_fu_141_p2;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire img_out_TVALID;
  wire imgwidth_U_n_11;
  wire [11:0]imgwidth_dout;
  wire imgwidth_empty_n;
  wire imgwidth_full_n;
  wire in_mat_cols_c17_channel_U_n_10;
  wire in_mat_cols_c17_channel_U_n_11;
  wire in_mat_cols_c17_channel_U_n_12;
  wire in_mat_cols_c17_channel_U_n_26;
  wire in_mat_cols_c17_channel_U_n_27;
  wire in_mat_cols_c17_channel_U_n_28;
  wire in_mat_cols_c17_channel_U_n_29;
  wire in_mat_cols_c17_channel_U_n_30;
  wire in_mat_cols_c17_channel_U_n_31;
  wire in_mat_cols_c17_channel_U_n_32;
  wire in_mat_cols_c17_channel_U_n_33;
  wire in_mat_cols_c17_channel_U_n_34;
  wire in_mat_cols_c17_channel_U_n_35;
  wire in_mat_cols_c17_channel_U_n_36;
  wire in_mat_cols_c17_channel_U_n_37;
  wire in_mat_cols_c17_channel_U_n_38;
  wire in_mat_cols_c17_channel_U_n_39;
  wire in_mat_cols_c17_channel_U_n_40;
  wire in_mat_cols_c17_channel_U_n_42;
  wire in_mat_cols_c17_channel_U_n_45;
  wire in_mat_cols_c17_channel_U_n_46;
  wire in_mat_cols_c17_channel_U_n_47;
  wire in_mat_cols_c17_channel_U_n_48;
  wire in_mat_cols_c17_channel_U_n_49;
  wire in_mat_cols_c17_channel_U_n_50;
  wire in_mat_cols_c17_channel_U_n_51;
  wire in_mat_cols_c17_channel_U_n_52;
  wire in_mat_cols_c17_channel_U_n_9;
  wire [15:0]in_mat_cols_c17_channel_dout;
  wire in_mat_cols_c17_channel_empty_n;
  wire in_mat_cols_c17_channel_full_n;
  wire [15:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c16_channel_U_n_26;
  wire in_mat_rows_c16_channel_U_n_28;
  wire [15:0]in_mat_rows_c16_channel_dout;
  wire in_mat_rows_c16_channel_empty_n;
  wire in_mat_rows_c16_channel_full_n;
  wire [15:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire [1:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0_24;
  wire mOutPtr0_25;
  wire mOutPtr0_8;
  wire mOutPtr0_9;
  wire mOutPtr0__0;
  wire mOutPtr0__0_22;
  wire mOutPtr18_out;
  wire [0:0]mOutPtr_16;
  wire [1:0]mOutPtr_19;
  wire [0:0]mOutPtr_reg;
  wire [0:0]mOutPtr_reg_11;
  wire [15:0]p_dst_cols_channel_dout;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire [15:0]p_dst_data_dout;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire p_dst_rows_channel_U_n_13;
  wire [15:0]p_dst_rows_channel_dout;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire p_dstgx_data_U_n_59;
  wire [15:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_U_n_13;
  wire p_dstgy_data_U_n_60;
  wire [15:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire pop_20;
  wire pop__0;
  wire push;
  wire push_12;
  wire push_13;
  wire push_23;
  wire push_3;
  wire push_4;
  wire push_5;
  wire push_6;
  wire push_7;
  wire push__0;
  wire rev_fu_108_p2;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift;
  wire shift_c_U_n_10;
  wire shift_c_U_n_11;
  wire shift_c_U_n_12;
  wire shift_c_U_n_13;
  wire shift_c_U_n_14;
  wire shift_c_U_n_15;
  wire shift_c_U_n_16;
  wire shift_c_U_n_17;
  wire shift_c_U_n_18;
  wire shift_c_U_n_19;
  wire shift_c_U_n_20;
  wire shift_c_U_n_21;
  wire shift_c_U_n_22;
  wire shift_c_U_n_23;
  wire shift_c_U_n_24;
  wire shift_c_U_n_25;
  wire shift_c_U_n_26;
  wire shift_c_U_n_27;
  wire shift_c_U_n_28;
  wire shift_c_U_n_29;
  wire shift_c_U_n_30;
  wire shift_c_U_n_31;
  wire shift_c_U_n_32;
  wire shift_c_U_n_33;
  wire shift_c_U_n_34;
  wire shift_c_U_n_35;
  wire shift_c_U_n_36;
  wire shift_c_U_n_37;
  wire shift_c_U_n_38;
  wire shift_c_U_n_39;
  wire shift_c_U_n_40;
  wire shift_c_U_n_41;
  wire shift_c_U_n_42;
  wire [31:0]shift_c_dout;
  wire shift_c_empty_n;
  wire start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [11:0]sub13_fu_112_p2;
  wire [31:0]sub_fu_106_p2;
  wire [6:4]tmp_12_reg_232;
  wire [7:0]trunc_ln105_reg_237;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_10;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_15;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_9;
  wire [15:0]xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_p_dst_data_din;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_12;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_15;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_19;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_20;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_22;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_23;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc Block_entry25_proc_U0
       (.Block_entry25_proc_U0_ap_ready(Block_entry25_proc_U0_ap_ready),
        .Q(cols[11:0]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry25_proc_U0_n_10),
        .ap_done_reg_reg_1(imgwidth_U_n_11),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[11]_0 (rows[11:0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready));
  sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc Block_entry2_proc_U0
       (.Block_entry2_proc_U0_ap_continue(Block_entry2_proc_U0_ap_continue),
        .Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(Block_entry2_proc_U0_ap_return_4),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_done_reg_reg_0(Block_entry2_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(Block_entry2_proc_U0_ap_return_2),
        .ap_done_reg_reg_2(Block_entry2_proc_U0_ap_return_3),
        .\ap_return_3_preg_reg[31]_0 (cols),
        .\ap_return_5_preg_reg[31]_0 (Block_entry2_proc_U0_ap_return_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_Block_entry2_proc_U0_ap_ready(ap_sync_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .if_din(Block_entry2_proc_U0_ap_return_0));
  GND GND
       (.G(\<const0> ));
  sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0
       (.D({Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din[15],Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din[10:0]}),
        .\GradientValuesX_reg_735_reg[14] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_50),
        .\GradientValuesX_reg_735_reg[14]_0 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_51),
        .\GradientValuesX_reg_735_reg[14]_1 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_52),
        .\GradientValuesX_reg_735_reg[14]_2 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_53),
        .\GradientValuesY_reg_740_reg[15] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din),
        .Q(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/trunc_ln311_reg_594 ),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[0]_0 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_U_n_13),
        .ap_block_pp0_stage0_subdone(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i633_i_reg_614(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/cmp_i_i633_i_reg_614 ),
        .d1(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_d1 ),
        .\height_reg_73_reg[15]_0 (in_mat_rows_c_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_42),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_9),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .pop__0(pop__0),
        .push(push_3),
        .push_0(push),
        .push_1(push_6),
        .ram_reg_2(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_d1 ),
        .ram_reg_2_0(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .\trunc_ln311_reg_594_reg[0] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_12),
        .\trunc_ln311_reg_594_reg[0]_0 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_13),
        .\width_reg_68_reg[15]_0 (in_mat_cols_c_dout));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry25_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry25_proc_U0_n_10),
        .Q(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_20),
        .Q(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_cols_channel),
        .Q(ap_sync_reg_channel_write_dst_1_cols_channel),
        .R(p_dst_rows_channel_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_rows_channel),
        .Q(ap_sync_reg_channel_write_dst_1_rows_channel),
        .R(p_dst_rows_channel_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_height_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_21),
        .Q(ap_sync_reg_channel_write_height),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgwidth_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_23),
        .Q(ap_sync_reg_channel_write_imgwidth_reg_n_9),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_cols_c17_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_cols_c17_channel),
        .Q(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .R(p_dst_rows_channel_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_rows_c16_channel),
        .Q(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .R(p_dst_rows_channel_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dst_cols_channel),
        .R(p_dst_rows_channel_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9),
        .R(p_dst_rows_channel_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(shift_c_U_n_10),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s axis2xfMat_24_16_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (img_inp_TREADY),
        .CO(icmp_ln75_fu_141_p2),
        .D(in_mat_cols_c17_channel_dout[11:0]),
        .DI({in_mat_cols_c17_channel_U_n_30,in_mat_cols_c17_channel_U_n_31}),
        .Q({axis2xfMat_24_16_2160_3840_1_U0_n_11,axis2xfMat_24_16_2160_3840_1_U0_n_12,axis2xfMat_24_16_2160_3840_1_U0_n_13,axis2xfMat_24_16_2160_3840_1_U0_n_14,axis2xfMat_24_16_2160_3840_1_U0_n_15,axis2xfMat_24_16_2160_3840_1_U0_n_16}),
        .S({in_mat_cols_c17_channel_U_n_9,in_mat_cols_c17_channel_U_n_10,in_mat_cols_c17_channel_U_n_11,in_mat_cols_c17_channel_U_n_12}),
        .addr(addr),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,axis2xfMat_24_16_2160_3840_1_U0_n_25}),
        .\ap_CS_fsm_reg[1]_1 (axis2xfMat_24_16_2160_3840_1_U0_n_40),
        .\ap_CS_fsm_reg[1]_2 (in_mat_cols_c17_channel_U_n_40),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_loop_init_int_reg(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .ap_loop_init_int_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_18),
        .ap_loop_init_int_reg_1(axis2xfMat_24_16_2160_3840_1_U0_n_19),
        .ap_loop_init_int_reg_2(axis2xfMat_24_16_2160_3840_1_U0_n_20),
        .ap_loop_init_int_reg_3(axis2xfMat_24_16_2160_3840_1_U0_n_21),
        .ap_loop_init_int_reg_4(axis2xfMat_24_16_2160_3840_1_U0_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .icmp_ln77_fu_107_p2_carry__0_i_7({\SRL_SIG_reg[0]_14 [11],\SRL_SIG_reg[0]_14 [9],\SRL_SIG_reg[0]_14 [7],\SRL_SIG_reg[0]_14 [5],\SRL_SIG_reg[0]_14 [3],\SRL_SIG_reg[0]_14 [1]}),
        .icmp_ln77_fu_107_p2_carry__0_i_7_0({\SRL_SIG_reg[1]_15 [11],\SRL_SIG_reg[1]_15 [9],\SRL_SIG_reg[1]_15 [7],\SRL_SIG_reg[1]_15 [5],\SRL_SIG_reg[1]_15 [3],\SRL_SIG_reg[1]_15 [1]}),
        .icmp_ln77_fu_107_p2_carry__1({in_mat_cols_c17_channel_U_n_26,in_mat_cols_c17_channel_U_n_27,in_mat_cols_c17_channel_U_n_28,in_mat_cols_c17_channel_U_n_29}),
        .icmp_ln77_fu_107_p2_carry__2({in_mat_cols_c17_channel_U_n_32,in_mat_cols_c17_channel_U_n_33,in_mat_cols_c17_channel_U_n_34,in_mat_cols_c17_channel_U_n_35}),
        .icmp_ln77_fu_107_p2_carry__2_0({in_mat_cols_c17_channel_U_n_45,in_mat_cols_c17_channel_U_n_46,in_mat_cols_c17_channel_U_n_47,in_mat_cols_c17_channel_U_n_48}),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_cols_c17_channel_empty_n(in_mat_cols_c17_channel_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c16_channel_empty_n(in_mat_rows_c16_channel_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_02_fu_60_reg[11] ({in_mat_cols_c17_channel_U_n_36,in_mat_cols_c17_channel_U_n_37,in_mat_cols_c17_channel_U_n_38,in_mat_cols_c17_channel_U_n_39}),
        .\j_02_fu_60_reg[11]_0 ({in_mat_cols_c17_channel_U_n_49,in_mat_cols_c17_channel_U_n_50,in_mat_cols_c17_channel_U_n_51,in_mat_cols_c17_channel_U_n_52}),
        .out(i_fu_76_reg),
        .push(push_6),
        .push_0(push_5),
        .push_1(push_4),
        .push__0(push__0),
        .start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(in_mat_rows_c16_channel_U_n_26));
  sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi control_s_axi_U
       (.Block_entry25_proc_U0_ap_ready(Block_entry25_proc_U0_ap_ready),
        .Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(xfMat2axis_8_0_2160_3840_1_U0_n_15),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_2),
        .ap_done_reg_reg(control_s_axi_U_n_20),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_21),
        .ap_rst_n_1(control_s_axi_U_n_23),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_dst_1_cols_channel(ap_sync_channel_write_dst_1_cols_channel),
        .ap_sync_channel_write_dst_1_rows_channel(ap_sync_channel_write_dst_1_rows_channel),
        .ap_sync_channel_write_in_mat_cols_c17_channel(ap_sync_channel_write_in_mat_cols_c17_channel),
        .ap_sync_channel_write_in_mat_rows_c16_channel(ap_sync_channel_write_in_mat_rows_c16_channel),
        .ap_sync_channel_write_p_dst_cols_channel(ap_sync_channel_write_p_dst_cols_channel),
        .ap_sync_channel_write_p_dst_rows_channel(ap_sync_channel_write_p_dst_rows_channel),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_height(ap_sync_reg_channel_write_height),
        .ap_sync_reg_channel_write_height_reg(ap_sync_reg_channel_write_imgwidth_reg_n_9),
        .ap_sync_reg_channel_write_in_mat_cols_c17_channel(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c16_channel(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel_reg(ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9),
        .cols(cols),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .height_full_n(height_full_n),
        .imgwidth_full_n(imgwidth_full_n),
        .in(Block_entry25_proc_U0_ap_return_0),
        .in_mat_cols_c17_channel_full_n(in_mat_cols_c17_channel_full_n),
        .in_mat_rows_c16_channel_full_n(in_mat_rows_c16_channel_full_n),
        .int_ap_idle_reg_0(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46),
        .int_ap_idle_reg_1(dst_1_cols_channel_U_n_67),
        .int_ap_idle_reg_2(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .int_ap_idle_reg_3(convertTo_3_0_2160_3840_1_2_2_8_U0_n_15),
        .int_ap_idle_reg_4(axis2xfMat_24_16_2160_3840_1_U0_n_25),
        .int_ap_idle_reg_5(in_mat_cols_c17_channel_U_n_40),
        .int_ap_start_reg_0(control_s_axi_U_n_22),
        .\int_rows_reg[11]_0 (Block_entry25_proc_U0_ap_return_1),
        .interrupt(interrupt),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shift(shift),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8 convertTo_3_0_2160_3840_1_2_2_8_U0
       (.CO(icmp_ln75_fu_132_p2),
        .D({shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_U_n_14,shift_c_U_n_15,shift_c_U_n_16,shift_c_U_n_17,shift_c_U_n_18,shift_c_U_n_19,shift_c_U_n_20,shift_c_U_n_21,shift_c_U_n_22,shift_c_U_n_23,shift_c_U_n_24,shift_c_U_n_25,shift_c_U_n_26,shift_c_U_n_27,shift_c_U_n_28,shift_c_U_n_29,shift_c_U_n_30,shift_c_U_n_31,shift_c_U_n_32,shift_c_U_n_33,shift_c_U_n_34,shift_c_U_n_35,shift_c_U_n_36,shift_c_U_n_37,shift_c_U_n_38,shift_c_U_n_39,shift_c_U_n_40,shift_c_U_n_41,shift_c_U_n_42}),
        .Q({ap_CS_fsm_state2_10,convertTo_3_0_2160_3840_1_2_2_8_U0_n_15}),
        .\ap_CS_fsm_reg[1]_0 (convertTo_3_0_2160_3840_1_2_2_8_U0_n_23),
        .\ap_CS_fsm_reg[2]_0 (convertTo_3_0_2160_3840_1_2_2_8_U0_n_19),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_p_dst_cols_channel0(ap_sync_channel_write_p_dst_cols_channel0),
        .ap_sync_channel_write_p_dst_rows_channel0(ap_sync_channel_write_p_dst_rows_channel0),
        .\buf_reg_227_reg[15] (p_dst_data_dout),
        .convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .dst_1_data_full_n(dst_1_data_full_n),
        .\height_reg_165_reg[15]_0 (p_dst_rows_channel_dout),
        .if_dout(shift_c_dout),
        .mOutPtr(mOutPtr_16),
        .mOutPtr0(mOutPtr0_9),
        .mOutPtr0_0(mOutPtr0_8),
        .mOutPtr0_1(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push_7),
        .push_2(push_23),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .\tmp_12_reg_232_reg[3] (convertTo_3_0_2160_3840_1_2_2_8_U0_n_10),
        .\tmp_12_reg_232_reg[6] (tmp_12_reg_232),
        .trunc_ln105_reg_237(trunc_ln105_reg_237));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S dst_1_cols_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_56,dst_1_cols_channel_U_n_57}),
        .S({dst_1_cols_channel_U_n_68,dst_1_cols_channel_U_n_69}),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_cols_channel_U_n_58,dst_1_cols_channel_U_n_59,dst_1_cols_channel_U_n_60,dst_1_cols_channel_U_n_61}),
        .ap_clk_1({dst_1_cols_channel_U_n_62,dst_1_cols_channel_U_n_63,dst_1_cols_channel_U_n_64,dst_1_cols_channel_U_n_65}),
        .ap_clk_2({dst_1_cols_channel_U_n_70,dst_1_cols_channel_U_n_71,dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73}),
        .ap_clk_3({dst_1_cols_channel_U_n_74,dst_1_cols_channel_U_n_75,dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77}),
        .ap_done_reg(ap_done_reg_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_cols_channel0(ap_sync_channel_write_dst_1_cols_channel0),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg_0(dst_1_cols_channel_U_n_67),
        .in(Block_entry2_proc_U0_ap_return_3),
        .in_mat_rows_c16_channel_empty_n(in_mat_rows_c16_channel_empty_n),
        .int_ap_idle_reg(in_mat_cols_c17_channel_U_n_42),
        .mOutPtr0(mOutPtr0_24),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg),
        .\mOutPtr_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_22),
        .\mOutPtr_reg[2]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_23),
        .out(dst_1_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S dst_1_data_U
       (.D(dst_1_data_dout),
        .Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][0] (tmp_12_reg_232),
        .\SRL_SIG_reg[0][0]_0 (convertTo_3_0_2160_3840_1_2_2_8_U0_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_data_full_n(dst_1_data_full_n),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .push(push_7),
        .trunc_ln105_reg_237(trunc_ln105_reg_237),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 dst_1_rows_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(xfMat2axis_8_0_2160_3840_1_U0_n_12),
        .D(sub13_fu_112_p2),
        .DI({dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .Q(ap_CS_fsm_state2_26),
        .S({dst_1_rows_channel_U_n_41,dst_1_rows_channel_U_n_42}),
        .\ap_CS_fsm[3]_i_11 (icmp_ln100_fu_131_p2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_rows_channel0(ap_sync_channel_write_dst_1_rows_channel0),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .in(Block_entry2_proc_U0_ap_return_2),
        .mOutPtr0(mOutPtr0_25),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg_11),
        .\mOutPtr_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\mOutPtr_reg[2]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_20),
        .out(dst_1_rows_channel_dout),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S height_U
       (.CO(icmp_ln74_fu_75_p2),
        .Q({ap_CS_fsm_state2_21,xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_15}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_height(ap_sync_reg_channel_write_height),
        .empty_n_reg_0(height_U_n_12),
        .height_empty_n(height_empty_n),
        .height_full_n(height_full_n),
        .imgwidth_empty_n(imgwidth_empty_n),
        .in(Block_entry25_proc_U0_ap_return_1),
        .mOutPtr0__0(mOutPtr0__0_22),
        .out(height_dout),
        .push(push_12),
        .xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1 imgwidth_U
       (.CO(icmp_ln74_fu_75_p2),
        .Q(ap_CS_fsm_state2_21),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_channel_write_imgwidth_reg_n_9),
        .ap_done_reg_reg_0(control_s_axi_U_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(imgwidth_U_n_11),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_height(ap_sync_reg_channel_write_height),
        .height_full_n(height_full_n),
        .imgwidth_empty_n(imgwidth_empty_n),
        .imgwidth_full_n(imgwidth_full_n),
        .in(Block_entry25_proc_U0_ap_return_0),
        .mOutPtr0__0(mOutPtr0__0),
        .out(imgwidth_dout),
        .push(push_13),
        .xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S in_mat_cols_c17_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_141_p2),
        .D(in_mat_cols_c17_channel_dout),
        .DI({in_mat_cols_c17_channel_U_n_30,in_mat_cols_c17_channel_U_n_31}),
        .Q({\SRL_SIG_reg[1]_15 [11],\SRL_SIG_reg[1]_15 [9],\SRL_SIG_reg[1]_15 [7],\SRL_SIG_reg[1]_15 [5],\SRL_SIG_reg[1]_15 [3],\SRL_SIG_reg[1]_15 [1]}),
        .S({in_mat_cols_c17_channel_U_n_9,in_mat_cols_c17_channel_U_n_10,in_mat_cols_c17_channel_U_n_11,in_mat_cols_c17_channel_U_n_12}),
        .\SRL_SIG_reg[0][11] ({\SRL_SIG_reg[0]_14 [11],\SRL_SIG_reg[0]_14 [9],\SRL_SIG_reg[0]_14 [7],\SRL_SIG_reg[0]_14 [5],\SRL_SIG_reg[0]_14 [3],\SRL_SIG_reg[0]_14 [1]}),
        .\SRL_SIG_reg[0][14] ({in_mat_cols_c17_channel_U_n_26,in_mat_cols_c17_channel_U_n_27,in_mat_cols_c17_channel_U_n_28,in_mat_cols_c17_channel_U_n_29}),
        .\SRL_SIG_reg[0][22] ({in_mat_cols_c17_channel_U_n_45,in_mat_cols_c17_channel_U_n_46,in_mat_cols_c17_channel_U_n_47,in_mat_cols_c17_channel_U_n_48}),
        .\SRL_SIG_reg[0][30] ({in_mat_cols_c17_channel_U_n_36,in_mat_cols_c17_channel_U_n_37,in_mat_cols_c17_channel_U_n_38,in_mat_cols_c17_channel_U_n_39}),
        .\SRL_SIG_reg[0][30]_0 ({in_mat_cols_c17_channel_U_n_49,in_mat_cols_c17_channel_U_n_50,in_mat_cols_c17_channel_U_n_51,in_mat_cols_c17_channel_U_n_52}),
        .\SRL_SIG_reg[1][22] ({in_mat_cols_c17_channel_U_n_32,in_mat_cols_c17_channel_U_n_33,in_mat_cols_c17_channel_U_n_34,in_mat_cols_c17_channel_U_n_35}),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_loop_init(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_cols_c17_channel0(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .ap_sync_reg_channel_write_in_mat_cols_c17_channel(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .empty_n_reg_0(in_mat_cols_c17_channel_U_n_40),
        .empty_n_reg_1(in_mat_cols_c17_channel_U_n_42),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_40),
        .height_empty_n(height_empty_n),
        .icmp_ln77_fu_107_p2_carry(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .icmp_ln77_fu_107_p2_carry_0(axis2xfMat_24_16_2160_3840_1_U0_n_18),
        .icmp_ln77_fu_107_p2_carry_1(axis2xfMat_24_16_2160_3840_1_U0_n_19),
        .icmp_ln77_fu_107_p2_carry_2(axis2xfMat_24_16_2160_3840_1_U0_n_20),
        .icmp_ln77_fu_107_p2_carry__0({axis2xfMat_24_16_2160_3840_1_U0_n_11,axis2xfMat_24_16_2160_3840_1_U0_n_12,axis2xfMat_24_16_2160_3840_1_U0_n_13,axis2xfMat_24_16_2160_3840_1_U0_n_14,axis2xfMat_24_16_2160_3840_1_U0_n_15,axis2xfMat_24_16_2160_3840_1_U0_n_16}),
        .icmp_ln77_fu_107_p2_carry__0_0(axis2xfMat_24_16_2160_3840_1_U0_n_21),
        .icmp_ln77_fu_107_p2_carry__0_1(axis2xfMat_24_16_2160_3840_1_U0_n_22),
        .if_din(Block_entry2_proc_U0_ap_return_5),
        .imgwidth_empty_n(imgwidth_empty_n),
        .in_mat_cols_c17_channel_empty_n(in_mat_cols_c17_channel_empty_n),
        .in_mat_cols_c17_channel_full_n(in_mat_cols_c17_channel_full_n),
        .in_mat_rows_c16_channel_empty_n(in_mat_rows_c16_channel_empty_n),
        .int_ap_idle_i_5(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_15),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state2),
        .start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 in_mat_cols_c_U
       (.\SRL_SIG_reg[1][15] (in_mat_cols_c_dout),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_cols_c17_channel_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46),
        .push(push_4));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S in_mat_data_U
       (.D(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .Q(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/trunc_ln311_reg_594 ),
        .ap_block_pp0_stage0_subdone(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i633_i_reg_614(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/cmp_i_i633_i_reg_614 ),
        .\cmp_i_i633_i_reg_614_reg[0] (\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .d1(\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_d1 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_9),
        .\mOutPtr_reg[0]_1 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_42),
        .\mOutPtr_reg[1]_0 (\grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_d1 ),
        .pop(pop),
        .push(push_6),
        .ram_reg_2(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_12),
        .ram_reg_2_0(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_13));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 in_mat_rows_c16_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_141_p2),
        .D(in_mat_rows_c16_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_in_mat_rows_c16_channel(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg(in_mat_rows_c16_channel_U_n_28),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .empty_n_reg_0(in_mat_rows_c16_channel_U_n_26),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_40),
        .if_din(Block_entry2_proc_U0_ap_return_4),
        .in_mat_cols_c17_channel_empty_n(in_mat_cols_c17_channel_empty_n),
        .in_mat_rows_c16_channel_empty_n(in_mat_rows_c16_channel_empty_n),
        .in_mat_rows_c16_channel_full_n(in_mat_rows_c16_channel_full_n),
        .out(i_fu_76_reg),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_CS_fsm_state2));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4 in_mat_rows_c_U
       (.\SRL_SIG_reg[1][15] (in_mat_rows_c_dout),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_rows_c16_channel_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46),
        .push(push_5));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S p_dst_cols_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_10),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_p_dst_cols_channel0(ap_sync_channel_write_p_dst_cols_channel0),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .empty_n_reg_0(convertTo_3_0_2160_3840_1_2_2_8_U0_n_23),
        .in(Block_entry2_proc_U0_ap_return_1),
        .mOutPtr0(mOutPtr0_8),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S p_dst_data_U
       (.E(push_23),
        .\SRL_SIG_reg[1][15] (p_dst_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (mOutPtr_16),
        .\mOutPtr_reg[0]_1 (convertTo_3_0_2160_3840_1_2_2_8_U0_n_19),
        .p_dst_data_din(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_p_dst_data_din),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_data_full_n(p_dst_data_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 p_dst_rows_channel_U
       (.Block_entry2_proc_U0_ap_continue(Block_entry2_proc_U0_ap_continue),
        .Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_10),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_done_reg_reg(p_dst_rows_channel_U_n_13),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_rows_channel0(ap_sync_channel_write_dst_1_rows_channel0),
        .ap_sync_channel_write_in_mat_cols_c17_channel0(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .ap_sync_channel_write_p_dst_rows_channel0(ap_sync_channel_write_p_dst_rows_channel0),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c17_channel(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel_reg(in_mat_rows_c16_channel_U_n_28),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .empty_n_reg_0(convertTo_3_0_2160_3840_1_2_2_8_U0_n_23),
        .\height_reg_165_reg[15] (ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9),
        .in(Block_entry2_proc_U0_ap_return_0),
        .mOutPtr0(mOutPtr0_9),
        .out(p_dst_rows_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6 p_dstgx_data_U
       (.D(\SRL_SIG_reg[0]_1 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .\SRL_SIG_reg[0][11] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_53),
        .\SRL_SIG_reg[0][12] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_52),
        .\SRL_SIG_reg[0][13] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_51),
        .\SRL_SIG_reg[0][14] (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_50),
        .\SRL_SIG_reg[0][15] ({Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din[15],Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din[10:0]}),
        .\SRL_SIG_reg[1][15] (p_dstgx_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0]_0 (xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_9),
        .p_dstgx_data_dout(p_dstgx_data_U_n_59),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .pop(pop_20),
        .push(push_3));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7 p_dstgy_data_U
       (.D(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din),
        .Q(\SRL_SIG_reg[0]_18 ),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[1]_17 ),
        .\SRL_SIG_reg[1][15]_0 (p_dstgy_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(p_dstgy_data_U_n_13),
        .mOutPtr(mOutPtr_19),
        .\mOutPtr_reg[0]_0 (xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_10),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_dout(p_dstgy_data_U_n_60),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop_20),
        .push(push));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8 shift_c_U
       (.D({shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_U_n_14,shift_c_U_n_15,shift_c_U_n_16,shift_c_U_n_17,shift_c_U_n_18,shift_c_U_n_19,shift_c_U_n_20,shift_c_U_n_21,shift_c_U_n_22,shift_c_U_n_23,shift_c_U_n_24,shift_c_U_n_25,shift_c_U_n_26,shift_c_U_n_27,shift_c_U_n_28,shift_c_U_n_29,shift_c_U_n_30,shift_c_U_n_31,shift_c_U_n_32,shift_c_U_n_33,shift_c_U_n_34,shift_c_U_n_35,shift_c_U_n_36,shift_c_U_n_37,shift_c_U_n_38,shift_c_U_n_39,shift_c_U_n_40,shift_c_U_n_41,shift_c_U_n_42}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry2_proc_U0_ap_ready(ap_sync_Block_entry2_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(shift_c_U_n_10),
        .convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .in(shift),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(shift_c_dout),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n));
  sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0 start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_U
       (.Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_cols_c17_channel_empty_n(in_mat_cols_c17_channel_empty_n),
        .in_mat_rows_c16_channel_empty_n(in_mat_rows_c16_channel_empty_n),
        .\mOutPtr_reg[1]_0 (in_mat_cols_c17_channel_U_n_40),
        .pop__0(pop__0),
        .push__0(push__0),
        .start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0
       (.CO(icmp_ln74_fu_75_p2),
        .D(p_dstgx_data_dout),
        .E(push_23),
        .Q({ap_CS_fsm_state2_21,xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_15}),
        .\ap_CS_fsm_reg[2]_0 (xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_9),
        .\ap_CS_fsm_reg[2]_1 (xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_10),
        .\ap_CS_fsm_reg[2]_i_2__0_0 (height_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height_empty_n(height_empty_n),
        .\i_fu_40_reg[0]_0 (height_U_n_12),
        .imgwidth_empty_n(imgwidth_empty_n),
        .mOutPtr(mOutPtr),
        .mOutPtr0__0(mOutPtr0__0_22),
        .mOutPtr0__0_0(mOutPtr0__0),
        .mOutPtr_2(mOutPtr_19),
        .out(imgwidth_dout),
        .p_dst_data_din(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_U_n_59),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_dout(p_dstgy_data_U_n_60),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .pop(pop_20),
        .push(push_3),
        .push_1(push),
        .push_3(push_12),
        .push_4(push_13),
        .\sub_ln100_reg_168_reg[15] (\SRL_SIG_reg[0]_1 ),
        .\sub_ln100_reg_168_reg[15]_0 (\SRL_SIG_reg[1]_0 ),
        .\sub_ln101_reg_173_reg[15] (\SRL_SIG_reg[0]_18 ),
        .\sub_ln101_reg_173_reg[15]_0 (\SRL_SIG_reg[1]_17 ),
        .\val_src2_reg_162_reg[15] (p_dstgy_data_dout),
        .xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready));
  sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s xfMat2axis_8_0_2160_3840_1_U0
       (.\B_V_data_1_payload_B_reg[7] (dst_1_data_dout),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .CO(xfMat2axis_8_0_2160_3840_1_U0_n_12),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_56,dst_1_cols_channel_U_n_57}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2_26,xfMat2axis_8_0_2160_3840_1_U0_n_15}),
        .S({dst_1_cols_channel_U_n_68,dst_1_cols_channel_U_n_69}),
        .\ap_CS_fsm_reg[2]_0 (icmp_ln100_fu_131_p2),
        .\ap_CS_fsm_reg[3]_i_12_0 (dst_1_rows_channel_dout),
        .\ap_CS_fsm_reg[3]_i_3 ({dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .\ap_CS_fsm_reg[3]_i_3_0 ({dst_1_rows_channel_U_n_41,dst_1_rows_channel_U_n_42}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_reg({dst_1_cols_channel_U_n_62,dst_1_cols_channel_U_n_63,dst_1_cols_channel_U_n_64,dst_1_cols_channel_U_n_65}),
        .ap_enable_reg_pp0_iter1_reg_0({dst_1_cols_channel_U_n_74,dst_1_cols_channel_U_n_75,dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_cols_channel0(ap_sync_channel_write_dst_1_cols_channel0),
        .ap_sync_channel_write_dst_1_rows_channel0(ap_sync_channel_write_dst_1_rows_channel0),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(xfMat2axis_8_0_2160_3840_1_U0_n_20),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_23),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .icmp_ln102_fu_149_p2_carry__2({dst_1_cols_channel_U_n_58,dst_1_cols_channel_U_n_59,dst_1_cols_channel_U_n_60,dst_1_cols_channel_U_n_61}),
        .icmp_ln102_fu_149_p2_carry__2_0({dst_1_cols_channel_U_n_70,dst_1_cols_channel_U_n_71,dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73}),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .mOutPtr0(mOutPtr0_25),
        .mOutPtr0_0(mOutPtr0_24),
        .\mOutPtr_reg[0] (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\mOutPtr_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_22),
        .\mOutPtr_reg[0]_1 (mOutPtr_reg_11),
        .\mOutPtr_reg[0]_2 (mOutPtr_reg),
        .out(dst_1_cols_channel_dout),
        .\sub13_reg_169_reg[11]_0 (sub13_fu_112_p2),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
endmodule

(* ORIG_REF_NAME = "sobel_accel_Block_entry25_proc" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc
   (ap_done_reg,
    ap_done_reg_reg_0,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg_reg_1,
    ap_clk,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_rst_n,
    ap_sync_ready,
    ap_start,
    ap_rst_n_inv,
    Block_entry25_proc_U0_ap_ready,
    Q,
    \ap_return_1_preg_reg[11]_0 );
  output ap_done_reg;
  output ap_done_reg_reg_0;
  output [11:0]ap_return_0_preg;
  output [11:0]ap_return_1_preg;
  input ap_done_reg_reg_1;
  input ap_clk;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_start;
  input ap_rst_n_inv;
  input Block_entry25_proc_U0_ap_ready;
  input [11:0]Q;
  input [11:0]\ap_return_1_preg_reg[11]_0 ;

  wire Block_entry25_proc_U0_ap_ready;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [11:0]ap_return_0_preg;
  wire [11:0]ap_return_1_preg;
  wire [11:0]\ap_return_1_preg_reg[11]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(Q[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry25_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[11]_0 [9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00D0C0C0)) 
    ap_sync_reg_Block_entry25_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_done_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_Block_entry2_proc" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc
   (ap_sync_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_rst_n_inv,
    if_din,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    D,
    \ap_return_5_preg_reg[31]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    Block_entry2_proc_U0_ap_start,
    ap_rst_n,
    ap_clk,
    Block_entry2_proc_U0_ap_continue,
    Q,
    \ap_return_3_preg_reg[31]_0 );
  output ap_sync_Block_entry2_proc_U0_ap_ready;
  output ap_done_reg;
  output ap_rst_n_inv;
  output [15:0]if_din;
  output [15:0]ap_done_reg_reg_0;
  output [31:0]ap_done_reg_reg_1;
  output [31:0]ap_done_reg_reg_2;
  output [31:0]D;
  output [31:0]\ap_return_5_preg_reg[31]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input Block_entry2_proc_U0_ap_start;
  input ap_rst_n;
  input ap_clk;
  input Block_entry2_proc_U0_ap_continue;
  input [31:0]Q;
  input [31:0]\ap_return_3_preg_reg[31]_0 ;

  wire Block_entry2_proc_U0_ap_continue;
  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_9;
  wire [15:0]ap_done_reg_reg_0;
  wire [31:0]ap_done_reg_reg_1;
  wire [31:0]ap_done_reg_reg_2;
  wire [15:0]ap_return_0_preg;
  wire [15:0]ap_return_1_preg;
  wire [31:0]ap_return_2_preg;
  wire [31:0]ap_return_3_preg;
  wire [31:0]\ap_return_3_preg_reg[31]_0 ;
  wire [31:0]ap_return_4_preg;
  wire [31:0]ap_return_5_preg;
  wire [31:0]\ap_return_5_preg_reg[31]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire [15:0]if_din;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(Block_entry2_proc_U0_ap_continue),
        .O(ap_done_reg_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_9),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[0]),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[10]),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[11]),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[12]),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[13]),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[14]),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[15]),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[1]),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[2]),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[3]),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[4]),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[5]),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[6]),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[7]),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[8]),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_0_preg[9]),
        .O(if_din[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_1_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[0]),
        .O(ap_done_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[10]),
        .O(ap_done_reg_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[11]),
        .O(ap_done_reg_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[12]),
        .O(ap_done_reg_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[13]),
        .O(ap_done_reg_reg_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[14]),
        .O(ap_done_reg_reg_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[15]),
        .O(ap_done_reg_reg_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[16]),
        .O(ap_done_reg_reg_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[17]),
        .O(ap_done_reg_reg_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[18]),
        .O(ap_done_reg_reg_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[19]),
        .O(ap_done_reg_reg_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[1]),
        .O(ap_done_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[20]),
        .O(ap_done_reg_reg_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[21]),
        .O(ap_done_reg_reg_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[22]),
        .O(ap_done_reg_reg_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[23]),
        .O(ap_done_reg_reg_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[24]),
        .O(ap_done_reg_reg_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[25]),
        .O(ap_done_reg_reg_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[26]),
        .O(ap_done_reg_reg_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[27]),
        .O(ap_done_reg_reg_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[28]),
        .O(ap_done_reg_reg_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[29]),
        .O(ap_done_reg_reg_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[2]),
        .O(ap_done_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[30]),
        .O(ap_done_reg_reg_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[31]),
        .O(ap_done_reg_reg_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[3]),
        .O(ap_done_reg_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[4]),
        .O(ap_done_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[5]),
        .O(ap_done_reg_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[6]),
        .O(ap_done_reg_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[7]),
        .O(ap_done_reg_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[8]),
        .O(ap_done_reg_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_2_preg[9]),
        .O(ap_done_reg_reg_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[16]),
        .Q(ap_return_2_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[17]),
        .Q(ap_return_2_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[18]),
        .Q(ap_return_2_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[19]),
        .Q(ap_return_2_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[20]),
        .Q(ap_return_2_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[21]),
        .Q(ap_return_2_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[22]),
        .Q(ap_return_2_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[23]),
        .Q(ap_return_2_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[24]),
        .Q(ap_return_2_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[25]),
        .Q(ap_return_2_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[26]),
        .Q(ap_return_2_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[27]),
        .Q(ap_return_2_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[28]),
        .Q(ap_return_2_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[29]),
        .Q(ap_return_2_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[30]),
        .Q(ap_return_2_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[31]),
        .Q(ap_return_2_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[16]),
        .O(ap_done_reg_reg_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[17]),
        .O(ap_done_reg_reg_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[18]),
        .O(ap_done_reg_reg_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[19]),
        .O(ap_done_reg_reg_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[20]),
        .O(ap_done_reg_reg_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[21]),
        .O(ap_done_reg_reg_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[22]),
        .O(ap_done_reg_reg_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[23]),
        .O(ap_done_reg_reg_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[24]),
        .O(ap_done_reg_reg_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[25]),
        .O(ap_done_reg_reg_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[26]),
        .O(ap_done_reg_reg_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[27]),
        .O(ap_done_reg_reg_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[28]),
        .O(ap_done_reg_reg_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[29]),
        .O(ap_done_reg_reg_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[30]),
        .O(ap_done_reg_reg_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[31]),
        .O(ap_done_reg_reg_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[31]_0 [9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[16]),
        .Q(ap_return_3_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[17]),
        .Q(ap_return_3_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[18]),
        .Q(ap_return_3_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[19]),
        .Q(ap_return_3_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[20]),
        .Q(ap_return_3_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[21]),
        .Q(ap_return_3_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[22]),
        .Q(ap_return_3_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[23]),
        .Q(ap_return_3_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[24]),
        .Q(ap_return_3_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[25]),
        .Q(ap_return_3_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[26]),
        .Q(ap_return_3_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[27]),
        .Q(ap_return_3_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[28]),
        .Q(ap_return_3_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[29]),
        .Q(ap_return_3_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[30]),
        .Q(ap_return_3_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[31]),
        .Q(ap_return_3_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(ap_return_4_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(ap_return_4_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(ap_return_4_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(ap_return_4_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(ap_return_4_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(ap_return_4_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(ap_return_4_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(ap_return_4_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(ap_return_4_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(ap_return_4_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(ap_return_4_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(ap_return_4_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(ap_return_4_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(ap_return_4_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(ap_return_4_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(ap_return_4_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_return_5_preg[0]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [0]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[10]_i_1 
       (.I0(ap_return_5_preg[10]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [10]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[11]_i_1 
       (.I0(ap_return_5_preg[11]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [11]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[12]_i_1 
       (.I0(ap_return_5_preg[12]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [12]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[13]_i_1 
       (.I0(ap_return_5_preg[13]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [13]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[14]_i_1 
       (.I0(ap_return_5_preg[14]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [14]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[15]_i_1 
       (.I0(ap_return_5_preg[15]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [15]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[16]_i_1 
       (.I0(ap_return_5_preg[16]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [16]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[17]_i_1 
       (.I0(ap_return_5_preg[17]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [17]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[18]_i_1 
       (.I0(ap_return_5_preg[18]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [18]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[19]_i_1 
       (.I0(ap_return_5_preg[19]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [19]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(ap_return_5_preg[1]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [1]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[20]_i_1 
       (.I0(ap_return_5_preg[20]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [20]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[21]_i_1 
       (.I0(ap_return_5_preg[21]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [21]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[22]_i_1 
       (.I0(ap_return_5_preg[22]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [22]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[23]_i_1 
       (.I0(ap_return_5_preg[23]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [23]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[24]_i_1 
       (.I0(ap_return_5_preg[24]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [24]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[25]_i_1 
       (.I0(ap_return_5_preg[25]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [25]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[26]_i_1 
       (.I0(ap_return_5_preg[26]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [26]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[27]_i_1 
       (.I0(ap_return_5_preg[27]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [27]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[28]_i_1 
       (.I0(ap_return_5_preg[28]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [28]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[29]_i_1 
       (.I0(ap_return_5_preg[29]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [29]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(ap_return_5_preg[2]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [2]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[30]_i_1 
       (.I0(ap_return_5_preg[30]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [30]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[31]_i_1 
       (.I0(ap_return_5_preg[31]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [31]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(ap_return_5_preg[3]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [3]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(ap_return_5_preg[4]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [4]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(ap_return_5_preg[5]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [5]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(ap_return_5_preg[6]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [6]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(ap_return_5_preg[7]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [7]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(ap_return_5_preg[8]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [8]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_5_preg[9]_i_1 
       (.I0(ap_return_5_preg[9]),
        .I1(ap_done_reg),
        .I2(\ap_return_3_preg_reg[31]_0 [9]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_5_preg_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [16]),
        .Q(ap_return_5_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [17]),
        .Q(ap_return_5_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [18]),
        .Q(ap_return_5_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [19]),
        .Q(ap_return_5_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [20]),
        .Q(ap_return_5_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [21]),
        .Q(ap_return_5_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [22]),
        .Q(ap_return_5_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [23]),
        .Q(ap_return_5_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [24]),
        .Q(ap_return_5_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [25]),
        .Q(ap_return_5_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [26]),
        .Q(ap_return_5_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [27]),
        .Q(ap_return_5_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [28]),
        .Q(ap_return_5_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [29]),
        .Q(ap_return_5_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [30]),
        .Q(ap_return_5_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [31]),
        .Q(ap_return_5_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[31]_0 [9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_ap_start_i_4
       (.I0(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(Block_entry2_proc_U0_ap_start),
        .O(ap_sync_Block_entry2_proc_U0_ap_ready));
endmodule

(* ORIG_REF_NAME = "sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s
   (cmp_i_i633_i_reg_614,
    ap_enable_reg_pp0_iter1,
    Q,
    \trunc_ln311_reg_594_reg[0] ,
    \trunc_ln311_reg_594_reg[0]_0 ,
    D,
    \GradientValuesY_reg_740_reg[15] ,
    \mOutPtr_reg[0] ,
    pop,
    pop__0,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    push,
    push_0,
    \GradientValuesX_reg_735_reg[14] ,
    \GradientValuesX_reg_735_reg[14]_0 ,
    \GradientValuesX_reg_735_reg[14]_1 ,
    \GradientValuesX_reg_735_reg[14]_2 ,
    ap_rst_n_inv,
    ap_clk,
    in_mat_data_empty_n,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    \ap_CS_fsm_reg[8] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    push_1,
    \mOutPtr_reg[0]_0 ,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \height_reg_73_reg[15]_0 ,
    \width_reg_68_reg[15]_0 );
  output cmp_i_i633_i_reg_614;
  output ap_enable_reg_pp0_iter1;
  output [0:0]Q;
  output \trunc_ln311_reg_594_reg[0] ;
  output \trunc_ln311_reg_594_reg[0]_0 ;
  output [11:0]D;
  output [15:0]\GradientValuesY_reg_740_reg[15] ;
  output \mOutPtr_reg[0] ;
  output pop;
  output pop__0;
  output Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  output push;
  output push_0;
  output \GradientValuesX_reg_735_reg[14] ;
  output \GradientValuesX_reg_735_reg[14]_0 ;
  output \GradientValuesX_reg_735_reg[14]_1 ;
  output \GradientValuesX_reg_735_reg[14]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input in_mat_data_empty_n;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input \ap_CS_fsm_reg[8] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input push_1;
  input \mOutPtr_reg[0]_0 ;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input [15:0]\height_reg_73_reg[15]_0 ;
  input [15:0]\width_reg_68_reg[15]_0 ;

  wire [11:0]D;
  wire \GradientValuesX_reg_735_reg[14] ;
  wire \GradientValuesX_reg_735_reg[14]_0 ;
  wire \GradientValuesX_reg_735_reg[14]_1 ;
  wire \GradientValuesX_reg_735_reg[14]_2 ;
  wire [15:0]\GradientValuesY_reg_740_reg[15] ;
  wire [0:0]Q;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_0;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_done_cache_i_1_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp_i_i633_i_reg_614;
  wire [23:0]d1;
  wire grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg;
  wire grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_27;
  wire grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_28;
  wire grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_66;
  wire \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_424_p2 ;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter1_reg ;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9;
  wire [15:0]height_reg_73;
  wire [15:0]\height_reg_73_reg[15]_0 ;
  wire icmp_ln366_fu_235_p2;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire pop__0;
  wire push;
  wire push_0;
  wire push_1;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire \trunc_ln311_reg_594_reg[0]_0 ;
  wire [15:0]width_reg_68;
  wire [15:0]\width_reg_68_reg[15]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_9));
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__0
       (.I0(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ),
        .I1(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone ),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .I1(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter1_reg ),
        .I2(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__1_n_9));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46
       (.CO(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_424_p2 ),
        .D(D),
        .E(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .\GradientValuesX_reg_735_reg[14] (\GradientValuesX_reg_735_reg[14] ),
        .\GradientValuesX_reg_735_reg[14]_0 (\GradientValuesX_reg_735_reg[14]_0 ),
        .\GradientValuesX_reg_735_reg[14]_1 (\GradientValuesX_reg_735_reg[14]_1 ),
        .\GradientValuesX_reg_735_reg[14]_2 (\GradientValuesX_reg_735_reg[14]_2 ),
        .\GradientValuesY_reg_740_reg[15] (\GradientValuesY_reg_740_reg[15] ),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state2_0}),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready),
        .Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[4]_0 (grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_66),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone_0(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_done_cache(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_1(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_2(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_9),
        .ap_done_cache_reg_0(ap_done_cache_i_1__0_n_9),
        .ap_done_cache_reg_1(ap_done_cache_i_1__1_n_9),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter1_reg ),
        .ap_loop_exit_ready_pp0_iter5_reg(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ),
        .ap_loop_init_int(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i633_i_reg_614_reg[0]_0 (cmp_i_i633_i_reg_614),
        .\cmp_i_i633_i_reg_614_reg[0]_1 (height_reg_73),
        .d1(d1),
        .grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9),
        .\height_reg_73_reg[13] (icmp_ln366_fu_235_p2),
        .\i_fu_76_reg[0] (grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_28),
        .\i_fu_76_reg[1] (grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_27),
        .\icmp_ln225_reg_682_reg[0] (width_reg_68),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .pop__0(pop__0),
        .push(push),
        .push_0(push_0),
        .push_1(push_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .\trunc_ln311_reg_594_reg[0]_0 (\trunc_ln311_reg_594_reg[0] ),
        .\trunc_ln311_reg_594_reg[0]_1 (\trunc_ln311_reg_594_reg[0]_0 ),
        .\trunc_ln311_reg_594_reg[1]_0 (Q),
        .\width_reg_68_reg[14] (\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_66),
        .Q(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2_0),
        .I1(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9));
  LUT5 #(
    .INIT(32'hB0FFB0B0)) 
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1
       (.I0(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_424_p2 ),
        .I1(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone ),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(icmp_ln366_fu_235_p2),
        .I4(ap_CS_fsm_state5),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9));
  LUT5 #(
    .INIT(32'hFFFFF070)) 
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1
       (.I0(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_28),
        .I1(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_27),
        .I2(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .I3(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I4(ap_CS_fsm_state7),
        .O(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9));
  LUT4 #(
    .INIT(16'h8000)) 
    \height_reg_73[15]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .O(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read));
  FDRE \height_reg_73_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [0]),
        .Q(height_reg_73[0]),
        .R(1'b0));
  FDRE \height_reg_73_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [10]),
        .Q(height_reg_73[10]),
        .R(1'b0));
  FDRE \height_reg_73_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [11]),
        .Q(height_reg_73[11]),
        .R(1'b0));
  FDRE \height_reg_73_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [12]),
        .Q(height_reg_73[12]),
        .R(1'b0));
  FDRE \height_reg_73_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [13]),
        .Q(height_reg_73[13]),
        .R(1'b0));
  FDRE \height_reg_73_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [14]),
        .Q(height_reg_73[14]),
        .R(1'b0));
  FDRE \height_reg_73_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [15]),
        .Q(height_reg_73[15]),
        .R(1'b0));
  FDRE \height_reg_73_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [1]),
        .Q(height_reg_73[1]),
        .R(1'b0));
  FDRE \height_reg_73_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [2]),
        .Q(height_reg_73[2]),
        .R(1'b0));
  FDRE \height_reg_73_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [3]),
        .Q(height_reg_73[3]),
        .R(1'b0));
  FDRE \height_reg_73_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [4]),
        .Q(height_reg_73[4]),
        .R(1'b0));
  FDRE \height_reg_73_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [5]),
        .Q(height_reg_73[5]),
        .R(1'b0));
  FDRE \height_reg_73_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [6]),
        .Q(height_reg_73[6]),
        .R(1'b0));
  FDRE \height_reg_73_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [7]),
        .Q(height_reg_73[7]),
        .R(1'b0));
  FDRE \height_reg_73_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [8]),
        .Q(height_reg_73[8]),
        .R(1'b0));
  FDRE \height_reg_73_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [9]),
        .Q(height_reg_73[9]),
        .R(1'b0));
  FDRE \width_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [0]),
        .Q(width_reg_68[0]),
        .R(1'b0));
  FDRE \width_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [10]),
        .Q(width_reg_68[10]),
        .R(1'b0));
  FDRE \width_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [11]),
        .Q(width_reg_68[11]),
        .R(1'b0));
  FDRE \width_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [12]),
        .Q(width_reg_68[12]),
        .R(1'b0));
  FDRE \width_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [13]),
        .Q(width_reg_68[13]),
        .R(1'b0));
  FDRE \width_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [14]),
        .Q(width_reg_68[14]),
        .R(1'b0));
  FDRE \width_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [15]),
        .Q(width_reg_68[15]),
        .R(1'b0));
  FDRE \width_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [1]),
        .Q(width_reg_68[1]),
        .R(1'b0));
  FDRE \width_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [2]),
        .Q(width_reg_68[2]),
        .R(1'b0));
  FDRE \width_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [3]),
        .Q(width_reg_68[3]),
        .R(1'b0));
  FDRE \width_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [4]),
        .Q(width_reg_68[4]),
        .R(1'b0));
  FDRE \width_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [5]),
        .Q(width_reg_68[5]),
        .R(1'b0));
  FDRE \width_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [6]),
        .Q(width_reg_68[6]),
        .R(1'b0));
  FDRE \width_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [7]),
        .Q(width_reg_68[7]),
        .R(1'b0));
  FDRE \width_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [8]),
        .Q(width_reg_68[8]),
        .R(1'b0));
  FDRE \width_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [9]),
        .Q(width_reg_68[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln77_fu_107_p2_carry__1_0,
    icmp_ln77_fu_107_p2_carry__2_0,
    icmp_ln77_fu_107_p2_carry__2_1,
    \j_02_fu_60_reg[11]_0 ,
    \j_02_fu_60_reg[11]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    in_mat_data_full_n,
    img_inp_TVALID_int_regslice,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    D,
    addr,
    icmp_ln77_fu_107_p2_carry__0_i_7,
    icmp_ln77_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_1 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    E,
    \axi_data_reg_138_reg[23]_1 ,
    \axi_data_reg_138_reg[23]_2 );
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln77_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln77_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln77_fu_107_p2_carry__2_1;
  input [3:0]\j_02_fu_60_reg[11]_0 ;
  input [3:0]\j_02_fu_60_reg[11]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_full_n;
  input img_inp_TVALID_int_regslice;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln77_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln77_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input [0:0]E;
  input [0:0]\axi_data_reg_138_reg[23]_1 ;
  input [23:0]\axi_data_reg_138_reg[23]_2 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_9;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [0:0]\axi_data_reg_138_reg[23]_1 ;
  wire [23:0]\axi_data_reg_138_reg[23]_2 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln77_fu_107_p2_carry__0_n_10;
  wire icmp_ln77_fu_107_p2_carry__0_n_11;
  wire icmp_ln77_fu_107_p2_carry__0_n_12;
  wire icmp_ln77_fu_107_p2_carry__0_n_9;
  wire [3:0]icmp_ln77_fu_107_p2_carry__1_0;
  wire icmp_ln77_fu_107_p2_carry__1_n_10;
  wire icmp_ln77_fu_107_p2_carry__1_n_11;
  wire icmp_ln77_fu_107_p2_carry__1_n_12;
  wire icmp_ln77_fu_107_p2_carry__1_n_9;
  wire [3:0]icmp_ln77_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln77_fu_107_p2_carry__2_1;
  wire icmp_ln77_fu_107_p2_carry__2_n_10;
  wire icmp_ln77_fu_107_p2_carry__2_n_11;
  wire icmp_ln77_fu_107_p2_carry__2_n_12;
  wire icmp_ln77_fu_107_p2_carry_n_10;
  wire icmp_ln77_fu_107_p2_carry_n_11;
  wire icmp_ln77_fu_107_p2_carry_n_12;
  wire icmp_ln77_fu_107_p2_carry_n_9;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [3:0]\j_02_fu_60_reg[11]_0 ;
  wire [3:0]\j_02_fu_60_reg[11]_1 ;
  wire \j_02_fu_60_reg_n_9_[11] ;
  wire \j_02_fu_60_reg_n_9_[1] ;
  wire \j_02_fu_60_reg_n_9_[3] ;
  wire \j_02_fu_60_reg_n_9_[5] ;
  wire \j_02_fu_60_reg_n_9_[7] ;
  wire \j_02_fu_60_reg_n_9_[9] ;
  wire [11:0]j_5_fu_113_p2;
  wire [3:0]NLW_icmp_ln77_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln77_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln77_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln77_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8A888A000A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(in_mat_data_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_inp_TVALID_int_regslice),
        .I5(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .Q({\j_02_fu_60_reg_n_9_[11] ,Q[5],\j_02_fu_60_reg_n_9_[9] ,Q[4],\j_02_fu_60_reg_n_9_[7] ,Q[3],\j_02_fu_60_reg_n_9_[5] ,Q[2],\j_02_fu_60_reg_n_9_[3] ,Q[1],\j_02_fu_60_reg_n_9_[1] ,Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_36),
        .addr(addr),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_5(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln77_fu_107_p2_carry__0_i_7(icmp_ln77_fu_107_p2_carry__0_i_7),
        .icmp_ln77_fu_107_p2_carry__0_i_7_0(icmp_ln77_fu_107_p2_carry__0_i_7_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_02_fu_60_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\j_02_fu_60_reg[11] (j_5_fu_113_p2),
        .\j_02_fu_60_reg[11]_0 (ap_enable_reg_pp0_iter1));
  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(CO),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln77_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln77_fu_107_p2_carry_n_9,icmp_ln77_fu_107_p2_carry_n_10,icmp_ln77_fu_107_p2_carry_n_11,icmp_ln77_fu_107_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .O(NLW_icmp_ln77_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln77_fu_107_p2_carry__0
       (.CI(icmp_ln77_fu_107_p2_carry_n_9),
        .CO({icmp_ln77_fu_107_p2_carry__0_n_9,icmp_ln77_fu_107_p2_carry__0_n_10,icmp_ln77_fu_107_p2_carry__0_n_11,icmp_ln77_fu_107_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .O(NLW_icmp_ln77_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln77_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln77_fu_107_p2_carry__1
       (.CI(icmp_ln77_fu_107_p2_carry__0_n_9),
        .CO({icmp_ln77_fu_107_p2_carry__1_n_9,icmp_ln77_fu_107_p2_carry__1_n_10,icmp_ln77_fu_107_p2_carry__1_n_11,icmp_ln77_fu_107_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln77_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln77_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln77_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln77_fu_107_p2_carry__2
       (.CI(icmp_ln77_fu_107_p2_carry__1_n_9),
        .CO({CO,icmp_ln77_fu_107_p2_carry__2_n_10,icmp_ln77_fu_107_p2_carry__2_n_11,icmp_ln77_fu_107_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\j_02_fu_60_reg[11]_0 ),
        .O(NLW_icmp_ln77_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_02_fu_60_reg[11]_1 ));
  FDRE \j_02_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[0]),
        .Q(Q[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[10]),
        .Q(Q[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[11]),
        .Q(\j_02_fu_60_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[1]),
        .Q(\j_02_fu_60_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[2]),
        .Q(Q[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[3]),
        .Q(\j_02_fu_60_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[4]),
        .Q(Q[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[5]),
        .Q(\j_02_fu_60_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[6]),
        .Q(Q[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[7]),
        .Q(\j_02_fu_60_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[8]),
        .Q(Q[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_02_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[9]),
        .Q(\j_02_fu_60_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
endmodule

(* ORIG_REF_NAME = "sobel_accel_axis2xfMat_24_16_2160_3840_1_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[1]_0 ,
    out,
    push,
    push__0,
    \ap_CS_fsm_reg[1]_1 ,
    push_0,
    push_1,
    \axi_data_reg_138_reg[23] ,
    ap_rst_n_inv,
    ap_clk,
    S,
    DI,
    icmp_ln77_fu_107_p2_carry__1,
    icmp_ln77_fu_107_p2_carry__2,
    icmp_ln77_fu_107_p2_carry__2_0,
    \j_02_fu_60_reg[11] ,
    \j_02_fu_60_reg[11]_0 ,
    start_once_reg_reg_0,
    ap_rst_n,
    in_mat_data_full_n,
    D,
    addr,
    icmp_ln77_fu_107_p2_carry__0_i_7,
    icmp_ln77_fu_107_p2_carry__0_i_7_0,
    img_inp_TVALID,
    CO,
    \ap_CS_fsm_reg[1]_2 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    in_mat_cols_c17_channel_empty_n,
    in_mat_rows_c16_channel_empty_n,
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [11:0]out;
  output push;
  output push__0;
  output \ap_CS_fsm_reg[1]_1 ;
  output push_0;
  output push_1;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln77_fu_107_p2_carry__1;
  input [3:0]icmp_ln77_fu_107_p2_carry__2;
  input [3:0]icmp_ln77_fu_107_p2_carry__2_0;
  input [3:0]\j_02_fu_60_reg[11] ;
  input [3:0]\j_02_fu_60_reg[11]_0 ;
  input start_once_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_full_n;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln77_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln77_fu_107_p2_carry__0_i_7_0;
  input img_inp_TVALID;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_2 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input in_mat_cols_c17_channel_empty_n;
  input in_mat_rows_c16_channel_empty_n;
  input start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  input [23:0]img_inp_TDATA;

  wire [23:0]B_V_data_1_data_out;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire \ap_CS_fsm[0]_i_1__4_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26;
  wire \i_fu_76[0]_i_4_n_9 ;
  wire \i_fu_76_reg[0]_i_3_n_10 ;
  wire \i_fu_76_reg[0]_i_3_n_11 ;
  wire \i_fu_76_reg[0]_i_3_n_12 ;
  wire \i_fu_76_reg[0]_i_3_n_13 ;
  wire \i_fu_76_reg[0]_i_3_n_14 ;
  wire \i_fu_76_reg[0]_i_3_n_15 ;
  wire \i_fu_76_reg[0]_i_3_n_16 ;
  wire \i_fu_76_reg[0]_i_3_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_15 ;
  wire \i_fu_76_reg[4]_i_1_n_16 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_15 ;
  wire \i_fu_76_reg[8]_i_1_n_16 ;
  wire icmp_ln77_fu_107_p2;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0_i_7_0;
  wire [3:0]icmp_ln77_fu_107_p2_carry__1;
  wire [3:0]icmp_ln77_fu_107_p2_carry__2;
  wire [3:0]icmp_ln77_fu_107_p2_carry__2_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c17_channel_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c16_channel_empty_n;
  wire in_mat_rows_c_full_n;
  wire [3:0]\j_02_fu_60_reg[11] ;
  wire [3:0]\j_02_fu_60_reg[11]_0 ;
  wire [11:0]out;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire regslice_both_img_inp_V_data_V_U_n_11;
  wire regslice_both_img_inp_V_data_V_U_n_13;
  wire start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(push_1));
  LUT6 #(
    .INIT(64'hAAAAFFFF2AAA2AAA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\ap_CS_fsm[0]_i_1__4_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_9 ),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4000)) 
    empty_n_i_2__4
       (.I0(start_once_reg),
        .I1(in_mat_cols_c17_channel_empty_n),
        .I2(in_mat_rows_c16_channel_empty_n),
        .I3(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .O(push__0));
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__6
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_1 ));
  sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108
       (.CO(icmp_ln77_fu_107_p2),
        .D(D),
        .DI(DI),
        .E(regslice_both_img_inp_V_data_V_U_n_13),
        .Q(Q),
        .S(S),
        .addr(addr),
        .\ap_CS_fsm_reg[0] ({grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25}),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state3,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (regslice_both_img_inp_V_data_V_U_n_11),
        .\axi_data_reg_138_reg[23]_2 (B_V_data_1_data_out),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln77_fu_107_p2_carry__0_i_7(icmp_ln77_fu_107_p2_carry__0_i_7),
        .icmp_ln77_fu_107_p2_carry__0_i_7_0(icmp_ln77_fu_107_p2_carry__0_i_7_0),
        .icmp_ln77_fu_107_p2_carry__1_0(icmp_ln77_fu_107_p2_carry__1),
        .icmp_ln77_fu_107_p2_carry__2_0(icmp_ln77_fu_107_p2_carry__2),
        .icmp_ln77_fu_107_p2_carry__2_1(icmp_ln77_fu_107_p2_carry__2_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_02_fu_60_reg[11]_0 (\j_02_fu_60_reg[11] ),
        .\j_02_fu_60_reg[11]_1 (\j_02_fu_60_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26),
        .Q(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_76[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_4 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_4_n_9 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_16 ),
        .Q(out[0]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_3_n_9 ,\i_fu_76_reg[0]_i_3_n_10 ,\i_fu_76_reg[0]_i_3_n_11 ,\i_fu_76_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_3_n_13 ,\i_fu_76_reg[0]_i_3_n_14 ,\i_fu_76_reg[0]_i_3_n_15 ,\i_fu_76_reg[0]_i_3_n_16 }),
        .S({out[3:1],\i_fu_76[0]_i_4_n_9 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_14 ),
        .Q(out[10]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_13 ),
        .Q(out[11]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_15 ),
        .Q(out[1]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_14 ),
        .Q(out[2]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_13 ),
        .Q(out[3]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_16 ),
        .Q(out[4]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_3_n_9 ),
        .CO({\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 ,\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 ,\i_fu_76_reg[4]_i_1_n_15 ,\i_fu_76_reg[4]_i_1_n_16 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_15 ),
        .Q(out[5]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_14 ),
        .Q(out[6]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_13 ),
        .Q(out[7]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_16 ),
        .Q(out[8]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_10 ,\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 ,\i_fu_76_reg[8]_i_1_n_15 ,\i_fu_76_reg[8]_i_1_n_16 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_15 ),
        .Q(out[9]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  sobel_design_sobel_accel_0_0_sobel_accel_regslice_both regslice_both_img_inp_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln77_fu_107_p2),
        .E(regslice_both_img_inp_V_data_V_U_n_13),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(regslice_both_img_inp_V_data_V_U_n_11),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_control_s_axi" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi
   (Block_entry25_proc_U0_ap_ready,
    ap_start,
    ap_sync_channel_write_p_dst_rows_channel,
    Block_entry2_proc_U0_ap_start,
    ap_sync_channel_write_dst_1_rows_channel,
    ap_sync_channel_write_in_mat_rows_c16_channel,
    ap_sync_channel_write_p_dst_cols_channel,
    ap_sync_channel_write_in_mat_cols_c17_channel,
    ap_sync_channel_write_dst_1_cols_channel,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_done_reg_reg,
    ap_rst_n_0,
    int_ap_start_reg_0,
    ap_rst_n_1,
    in,
    cols,
    \int_rows_reg[11]_0 ,
    rows,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    shift,
    s_axi_control_RDATA,
    interrupt,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_done_reg,
    ap_done_reg_0,
    p_dst_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dst_rows_channel_reg,
    dst_1_rows_channel_full_n,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    in_mat_rows_c16_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c16_channel,
    p_dst_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    in_mat_cols_c17_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c17_channel,
    dst_1_cols_channel_full_n,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    int_ap_idle_reg_0,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
    int_ap_idle_reg_1,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    Q,
    ap_rst_n,
    ap_sync_ready,
    height_full_n,
    ap_sync_reg_channel_write_height,
    imgwidth_full_n,
    ap_sync_reg_channel_write_height_reg,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    int_ap_idle_reg_5,
    p_dst_rows_channel_empty_n,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output Block_entry25_proc_U0_ap_ready;
  output ap_start;
  output ap_sync_channel_write_p_dst_rows_channel;
  output Block_entry2_proc_U0_ap_start;
  output ap_sync_channel_write_dst_1_rows_channel;
  output ap_sync_channel_write_in_mat_rows_c16_channel;
  output ap_sync_channel_write_p_dst_cols_channel;
  output ap_sync_channel_write_in_mat_cols_c17_channel;
  output ap_sync_channel_write_dst_1_cols_channel;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_done_reg_reg;
  output ap_rst_n_0;
  output int_ap_start_reg_0;
  output ap_rst_n_1;
  output [11:0]in;
  output [31:0]cols;
  output [11:0]\int_rows_reg[11]_0 ;
  output [31:0]rows;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]shift;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_done_reg_0;
  input p_dst_rows_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_rows_channel_reg;
  input dst_1_rows_channel_full_n;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input in_mat_rows_c16_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  input p_dst_cols_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input in_mat_cols_c17_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  input dst_1_cols_channel_full_n;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input [0:0]int_ap_idle_reg_0;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  input int_ap_idle_reg_1;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input ap_sync_ready;
  input height_full_n;
  input ap_sync_reg_channel_write_height;
  input imgwidth_full_n;
  input ap_sync_reg_channel_write_height_reg;
  input int_ap_idle_reg_2;
  input [0:0]int_ap_idle_reg_3;
  input [0:0]int_ap_idle_reg_4;
  input int_ap_idle_reg_5;
  input p_dst_rows_channel_empty_n;
  input [11:0]ap_return_0_preg;
  input [11:0]ap_return_1_preg;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire Block_entry25_proc_U0_ap_ready;
  wire Block_entry2_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_9 ;
  wire \FSM_onehot_rstate[2]_i_1_n_9 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_9 ;
  wire \FSM_onehot_wstate[2]_i_1_n_9 ;
  wire \FSM_onehot_wstate[3]_i_1_n_9 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire [11:0]ap_return_0_preg;
  wire [11:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c17_channel;
  wire ap_sync_channel_write_in_mat_rows_c16_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_height;
  wire ap_sync_reg_channel_write_height_reg;
  wire ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_9;
  wire auto_restart_status_reg_n_9;
  wire [31:0]cols;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire height_full_n;
  wire imgwidth_full_n;
  wire [11:0]in;
  wire in_mat_cols_c17_channel_full_n;
  wire in_mat_rows_c16_channel_full_n;
  wire int_ap_idle_i_2_n_9;
  wire int_ap_idle_i_3_n_9;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire [0:0]int_ap_idle_reg_4;
  wire int_ap_idle_reg_5;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_9;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_9;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_9;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_9 ;
  wire \int_cols[31]_i_3_n_9 ;
  wire int_gie_i_1_n_9;
  wire int_gie_reg_n_9;
  wire \int_ier[0]_i_1_n_9 ;
  wire \int_ier[1]_i_1_n_9 ;
  wire \int_ier[1]_i_2_n_9 ;
  wire \int_ier_reg_n_9_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_9 ;
  wire \int_isr[1]_i_1_n_9 ;
  wire \int_isr_reg_n_9_[0] ;
  wire \int_isr_reg_n_9_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_9 ;
  wire [11:0]\int_rows_reg[11]_0 ;
  wire [31:0]int_shift0;
  wire \int_shift[31]_i_1_n_9 ;
  wire \int_shift[31]_i_3_n_9 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_9;
  wire int_task_ap_done_i_3_n_9;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire p_dst_cols_channel_full_n;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_9 ;
  wire \rdata[0]_i_3_n_9 ;
  wire \rdata[10]_i_1_n_9 ;
  wire \rdata[11]_i_1_n_9 ;
  wire \rdata[12]_i_1_n_9 ;
  wire \rdata[13]_i_1_n_9 ;
  wire \rdata[14]_i_1_n_9 ;
  wire \rdata[15]_i_1_n_9 ;
  wire \rdata[16]_i_1_n_9 ;
  wire \rdata[17]_i_1_n_9 ;
  wire \rdata[18]_i_1_n_9 ;
  wire \rdata[19]_i_1_n_9 ;
  wire \rdata[1]_i_2_n_9 ;
  wire \rdata[1]_i_3_n_9 ;
  wire \rdata[20]_i_1_n_9 ;
  wire \rdata[21]_i_1_n_9 ;
  wire \rdata[22]_i_1_n_9 ;
  wire \rdata[23]_i_1_n_9 ;
  wire \rdata[24]_i_1_n_9 ;
  wire \rdata[25]_i_1_n_9 ;
  wire \rdata[26]_i_1_n_9 ;
  wire \rdata[27]_i_1_n_9 ;
  wire \rdata[28]_i_1_n_9 ;
  wire \rdata[29]_i_1_n_9 ;
  wire \rdata[2]_i_2_n_9 ;
  wire \rdata[30]_i_1_n_9 ;
  wire \rdata[31]_i_1_n_9 ;
  wire \rdata[31]_i_3_n_9 ;
  wire \rdata[31]_i_4_n_9 ;
  wire \rdata[31]_i_5_n_9 ;
  wire \rdata[3]_i_2_n_9 ;
  wire \rdata[4]_i_1_n_9 ;
  wire \rdata[5]_i_1_n_9 ;
  wire \rdata[6]_i_1_n_9 ;
  wire \rdata[7]_i_2_n_9 ;
  wire \rdata[8]_i_1_n_9 ;
  wire \rdata[9]_i_2_n_9 ;
  wire \rdata[9]_i_3_n_9 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift;
  wire waddr;
  wire \waddr_reg_n_9_[0] ;
  wire \waddr_reg_n_9_[1] ;
  wire \waddr_reg_n_9_[2] ;
  wire \waddr_reg_n_9_[3] ;
  wire \waddr_reg_n_9_[4] ;
  wire \waddr_reg_n_9_[5] ;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_9 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_9 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_9 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(cols[0]),
        .I1(ap_return_0_preg[0]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(rows[0]),
        .I1(ap_return_1_preg[0]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(cols[10]),
        .I1(ap_return_0_preg[10]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(rows[10]),
        .I1(ap_return_1_preg[10]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [10]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(cols[11]),
        .I1(ap_return_0_preg[11]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(rows[11]),
        .I1(ap_return_1_preg[11]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(cols[1]),
        .I1(ap_return_0_preg[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(rows[1]),
        .I1(ap_return_1_preg[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(cols[2]),
        .I1(ap_return_0_preg[2]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(rows[2]),
        .I1(ap_return_1_preg[2]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(cols[3]),
        .I1(ap_return_0_preg[3]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(rows[3]),
        .I1(ap_return_1_preg[3]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(cols[4]),
        .I1(ap_return_0_preg[4]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(rows[4]),
        .I1(ap_return_1_preg[4]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [4]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(cols[5]),
        .I1(ap_return_0_preg[5]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(rows[5]),
        .I1(ap_return_1_preg[5]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [5]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(cols[6]),
        .I1(ap_return_0_preg[6]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(rows[6]),
        .I1(ap_return_1_preg[6]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [6]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(cols[7]),
        .I1(ap_return_0_preg[7]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(rows[7]),
        .I1(ap_return_1_preg[7]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [7]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(cols[8]),
        .I1(ap_return_0_preg[8]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(rows[8]),
        .I1(ap_return_1_preg[8]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [8]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(cols[9]),
        .I1(ap_return_0_preg[9]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(rows[9]),
        .I1(ap_return_1_preg[9]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\int_rows_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ap_done_reg_i_2__0
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_return_0_preg[11]_i_1__0 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(Block_entry25_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000F200F200F200)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(ap_done_reg_reg));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_i_1
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(dst_1_cols_channel_full_n),
        .I3(ap_sync_reg_channel_write_dst_1_cols_channel),
        .O(ap_sync_channel_write_dst_1_cols_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_i_1
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(dst_1_rows_channel_full_n),
        .I3(ap_sync_reg_channel_write_dst_1_rows_channel),
        .O(ap_sync_channel_write_dst_1_rows_channel));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_sync_reg_channel_write_height_i_1
       (.I0(ap_rst_n),
        .I1(int_ap_start_reg_0),
        .I2(height_full_n),
        .I3(ap_sync_reg_channel_write_height),
        .I4(imgwidth_full_n),
        .I5(ap_sync_reg_channel_write_height_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h222A222A00080000)) 
    ap_sync_reg_channel_write_imgwidth_i_1
       (.I0(ap_rst_n),
        .I1(int_ap_start_reg_0),
        .I2(height_full_n),
        .I3(ap_sync_reg_channel_write_height),
        .I4(imgwidth_full_n),
        .I5(ap_sync_reg_channel_write_height_reg),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_in_mat_cols_c17_channel_i_1
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(in_mat_cols_c17_channel_full_n),
        .I3(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .O(ap_sync_channel_write_in_mat_cols_c17_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_in_mat_rows_c16_channel_i_1
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(in_mat_rows_c16_channel_full_n),
        .I3(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .O(ap_sync_channel_write_in_mat_rows_c16_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_i_2
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(p_dst_cols_channel_full_n),
        .I3(ap_sync_reg_channel_write_p_dst_cols_channel),
        .O(ap_sync_channel_write_p_dst_cols_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_i_1
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .I2(p_dst_rows_channel_full_n),
        .I3(ap_sync_reg_channel_write_p_dst_rows_channel_reg),
        .O(ap_sync_channel_write_p_dst_rows_channel));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_9),
        .O(auto_restart_status_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_9),
        .Q(auto_restart_status_reg_n_9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_9),
        .I1(int_ap_idle_i_3_n_9),
        .I2(int_ap_idle_reg_0),
        .I3(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I4(Block_entry2_proc_U0_ap_start),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2FFF)) 
    int_ap_idle_i_2
       (.I0(ap_start),
        .I1(int_ap_idle_reg_2),
        .I2(int_ap_idle_reg_3),
        .I3(int_ap_idle_reg_4),
        .I4(int_ap_idle_reg_5),
        .I5(p_dst_rows_channel_empty_n),
        .O(int_ap_idle_i_2_n_9));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    int_ap_idle_i_3
       (.I0(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(dst_1_rows_channel_empty_n),
        .I3(dst_1_cols_channel_empty_n),
        .I4(Q),
        .O(int_ap_idle_i_3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_4
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(Block_entry2_proc_U0_ap_start));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_9),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(\waddr_reg_n_9_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_9),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\int_ier[1]_i_2_n_9 ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_9),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_9_[5] ),
        .I1(\waddr_reg_n_9_[4] ),
        .I2(\int_cols[31]_i_3_n_9 ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(\waddr_reg_n_9_[2] ),
        .O(\int_cols[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_cols[31]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_9_[0] ),
        .I3(\waddr_reg_n_9_[1] ),
        .O(\int_cols[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_9 ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(\waddr_reg_n_9_[2] ),
        .I5(int_gie_reg_n_9),
        .O(int_gie_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_9),
        .Q(int_gie_reg_n_9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .I5(\int_ier_reg_n_9_[0] ),
        .O(\int_ier[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_9_[0] ),
        .I3(\waddr_reg_n_9_[1] ),
        .I4(\waddr_reg_n_9_[5] ),
        .I5(\waddr_reg_n_9_[4] ),
        .O(\int_ier[1]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_9 ),
        .Q(\int_ier_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_9 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_9),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(\int_isr_reg_n_9_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_9_[0] ),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\int_isr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\int_ier[1]_i_2_n_9 ),
        .I3(\waddr_reg_n_9_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_9_[1] ),
        .O(\int_isr[1]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\int_shift[31]_i_3_n_9 ),
        .O(\int_rows[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[0]),
        .O(int_shift0[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[10]),
        .O(int_shift0[10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[11]),
        .O(int_shift0[11]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[12]),
        .O(int_shift0[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[13]),
        .O(int_shift0[13]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[14]),
        .O(int_shift0[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[15]),
        .O(int_shift0[15]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[16]),
        .O(int_shift0[16]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[17]),
        .O(int_shift0[17]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[18]),
        .O(int_shift0[18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[19]),
        .O(int_shift0[19]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[1]),
        .O(int_shift0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[20]),
        .O(int_shift0[20]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[21]),
        .O(int_shift0[21]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[22]),
        .O(int_shift0[22]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(shift[23]),
        .O(int_shift0[23]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[24]),
        .O(int_shift0[24]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[25]),
        .O(int_shift0[25]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[26]),
        .O(int_shift0[26]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[27]),
        .O(int_shift0[27]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[28]),
        .O(int_shift0[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[29]),
        .O(int_shift0[29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[2]),
        .O(int_shift0[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[30]),
        .O(int_shift0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_shift[31]_i_1 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\int_shift[31]_i_3_n_9 ),
        .O(\int_shift[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(shift[31]),
        .O(int_shift0[31]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_shift[31]_i_3 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_9_[0] ),
        .I4(\waddr_reg_n_9_[1] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_shift[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[3]),
        .O(int_shift0[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[4]),
        .O(int_shift0[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[5]),
        .O(int_shift0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[6]),
        .O(int_shift0[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[7]),
        .O(int_shift0[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[8]),
        .O(int_shift0[8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(shift[9]),
        .O(int_shift0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[0]),
        .Q(shift[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[10] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[10]),
        .Q(shift[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[11] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[11]),
        .Q(shift[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[12] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[12]),
        .Q(shift[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[13] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[13]),
        .Q(shift[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[14] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[14]),
        .Q(shift[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[15] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[15]),
        .Q(shift[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[16] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[16]),
        .Q(shift[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[17] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[17]),
        .Q(shift[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[18] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[18]),
        .Q(shift[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[19] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[19]),
        .Q(shift[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[1]),
        .Q(shift[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[20] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[20]),
        .Q(shift[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[21] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[21]),
        .Q(shift[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[22] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[22]),
        .Q(shift[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[23] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[23]),
        .Q(shift[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[24] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[24]),
        .Q(shift[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[25] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[25]),
        .Q(shift[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[26] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[26]),
        .Q(shift[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[27] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[27]),
        .Q(shift[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[28] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[28]),
        .Q(shift[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[29] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[29]),
        .Q(shift[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[2]),
        .Q(shift[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[30] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[30]),
        .Q(shift[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[31] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[31]),
        .Q(shift[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[3]),
        .Q(shift[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[4]),
        .Q(shift[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[5]),
        .Q(shift[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[6]),
        .Q(shift[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[7]),
        .Q(shift[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[8] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[8]),
        .Q(shift[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[9] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[9]),
        .Q(shift[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_9),
        .I1(p_3_in[2]),
        .I2(ap_idle),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_9));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(int_task_ap_done_i_3_n_9),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_task_ap_done_i_3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_9),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_9_[0] ),
        .I1(\int_ier_reg_n_9_[0] ),
        .I2(\rdata[31]_i_4_n_9 ),
        .I3(int_gie_reg_n_9),
        .I4(\rdata[31]_i_5_n_9 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(cols[0]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[0]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[0]),
        .O(\rdata[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[10]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[10]),
        .O(\rdata[10]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[11]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[11]),
        .O(\rdata[11]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[12]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[12]),
        .O(\rdata[12]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[13]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[13]),
        .O(\rdata[13]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[14]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[14]),
        .O(\rdata[14]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[15]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[15]),
        .O(\rdata[15]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[16]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[16]),
        .O(\rdata[16]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[17]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[17]),
        .O(\rdata[17]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[18]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[18]),
        .O(\rdata[18]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[19]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[19]),
        .O(\rdata[19]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_9_[1] ),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_9 ),
        .I3(int_task_ap_done__0),
        .I4(\rdata[31]_i_5_n_9 ),
        .O(\rdata[1]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(cols[1]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[1]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[1]),
        .O(\rdata[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[20]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[20]),
        .O(\rdata[20]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[21]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[21]),
        .O(\rdata[21]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[22]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[22]),
        .O(\rdata[22]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[23]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[23]),
        .O(\rdata[23]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[24]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[24]),
        .O(\rdata[24]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[25]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[25]),
        .O(\rdata[25]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[26]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[26]),
        .O(\rdata[26]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[27]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[27]),
        .O(\rdata[27]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[28]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[28]),
        .O(\rdata[28]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[29]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[29]),
        .O(\rdata[29]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[2]_i_1 
       (.I0(cols[2]),
        .I1(\rdata[2]_i_2_n_9 ),
        .I2(\rdata[9]_i_3_n_9 ),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(p_3_in[2]),
        .I5(\rdata[31]_i_4_n_9 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(rows[2]),
        .I1(\rdata[31]_i_5_n_9 ),
        .I2(shift[2]),
        .O(\rdata[2]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[30]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[30]),
        .O(\rdata[30]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(cols[31]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[31]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[31]),
        .O(\rdata[31]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[3]_i_1 
       (.I0(cols[3]),
        .I1(\rdata[3]_i_2_n_9 ),
        .I2(\rdata[9]_i_3_n_9 ),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(int_ap_ready__0),
        .I5(\rdata[31]_i_4_n_9 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(rows[3]),
        .I1(\rdata[31]_i_5_n_9 ),
        .I2(shift[3]),
        .O(\rdata[3]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(cols[4]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[4]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[4]),
        .O(\rdata[4]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(cols[5]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[5]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[5]),
        .O(\rdata[5]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(cols[6]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[6]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[6]),
        .O(\rdata[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(cols[7]),
        .I1(\rdata[7]_i_2_n_9 ),
        .I2(\rdata[9]_i_3_n_9 ),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(p_3_in[7]),
        .I5(\rdata[31]_i_4_n_9 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(rows[7]),
        .I1(\rdata[31]_i_5_n_9 ),
        .I2(shift[7]),
        .O(\rdata[7]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(\rdata[31]_i_4_n_9 ),
        .I2(rows[8]),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(shift[8]),
        .O(\rdata[8]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[9]_i_1 
       (.I0(cols[9]),
        .I1(\rdata[9]_i_2_n_9 ),
        .I2(\rdata[9]_i_3_n_9 ),
        .I3(\rdata[31]_i_5_n_9 ),
        .I4(interrupt),
        .I5(\rdata[31]_i_4_n_9 ),
        .O(rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_2 
       (.I0(rows[9]),
        .I1(\rdata[31]_i_5_n_9 ),
        .I2(shift[9]),
        .O(\rdata[9]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_9 ),
        .I1(\rdata[0]_i_3_n_9 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_9 ),
        .I1(\rdata[1]_i_3_n_9 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_9 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_9_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_convertTo_3_0_2160_3840_1_2_2_8" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8
   (convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
    \tmp_12_reg_232_reg[3] ,
    \tmp_12_reg_232_reg[6] ,
    Q,
    CO,
    mOutPtr0,
    mOutPtr0_0,
    \ap_CS_fsm_reg[2]_0 ,
    mOutPtr0_1,
    mOutPtr18_out,
    push,
    \ap_CS_fsm_reg[1]_0 ,
    trunc_ln105_reg_237,
    rev_fu_108_p2,
    ap_clk,
    ap_rst_n_inv,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    p_dst_rows_channel_empty_n,
    ap_sync_channel_write_p_dst_rows_channel0,
    p_dst_cols_channel_empty_n,
    ap_sync_channel_write_p_dst_cols_channel0,
    push_2,
    mOutPtr,
    out,
    D,
    \buf_reg_227_reg[15] ,
    if_dout,
    \height_reg_165_reg[15]_0 ,
    ap_rst_n,
    shift_c_empty_n);
  output convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read;
  output \tmp_12_reg_232_reg[3] ;
  output [2:0]\tmp_12_reg_232_reg[6] ;
  output [1:0]Q;
  output [0:0]CO;
  output mOutPtr0;
  output mOutPtr0_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output mOutPtr0_1;
  output mOutPtr18_out;
  output push;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]trunc_ln105_reg_237;
  input rev_fu_108_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input p_dst_rows_channel_empty_n;
  input ap_sync_channel_write_p_dst_rows_channel0;
  input p_dst_cols_channel_empty_n;
  input ap_sync_channel_write_p_dst_cols_channel0;
  input push_2;
  input [0:0]mOutPtr;
  input [15:0]out;
  input [31:0]D;
  input [15:0]\buf_reg_227_reg[15] ;
  input [31:0]if_dout;
  input [15:0]\height_reg_165_reg[15]_0 ;
  input ap_rst_n;
  input shift_c_empty_n;

  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_1__1_n_9 ;
  wire \ap_CS_fsm[2]_i_10_n_9 ;
  wire \ap_CS_fsm[2]_i_11_n_9 ;
  wire \ap_CS_fsm[2]_i_12_n_9 ;
  wire \ap_CS_fsm[2]_i_13_n_9 ;
  wire \ap_CS_fsm[2]_i_14__0_n_9 ;
  wire \ap_CS_fsm[2]_i_15__0_n_9 ;
  wire \ap_CS_fsm[2]_i_16__0_n_9 ;
  wire \ap_CS_fsm[2]_i_17__0_n_9 ;
  wire \ap_CS_fsm[2]_i_18_n_9 ;
  wire \ap_CS_fsm[2]_i_19_n_9 ;
  wire \ap_CS_fsm[2]_i_20_n_9 ;
  wire \ap_CS_fsm[2]_i_5__0_n_9 ;
  wire \ap_CS_fsm[2]_i_6__1_n_9 ;
  wire \ap_CS_fsm[2]_i_7__1_n_9 ;
  wire \ap_CS_fsm[2]_i_8__0_n_9 ;
  wire \ap_CS_fsm[2]_i_9__0_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_9 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_p_dst_cols_channel0;
  wire ap_sync_channel_write_p_dst_rows_channel0;
  wire [15:0]\buf_reg_227_reg[15] ;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_data_full_n;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_10;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16;
  wire [15:0]height_reg_165;
  wire [15:0]\height_reg_165_reg[15]_0 ;
  wire [31:0]if_dout;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire mOutPtr0_1;
  wire mOutPtr18_out;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire [31:0]p_shift_read_reg_155;
  wire push;
  wire push_2;
  wire rev_fu_108_p2;
  wire rev_reg_170;
  wire \row_fu_58[0]_i_3_n_9 ;
  wire [12:0]row_fu_58_reg;
  wire \row_fu_58_reg[0]_i_2_n_10 ;
  wire \row_fu_58_reg[0]_i_2_n_11 ;
  wire \row_fu_58_reg[0]_i_2_n_12 ;
  wire \row_fu_58_reg[0]_i_2_n_13 ;
  wire \row_fu_58_reg[0]_i_2_n_14 ;
  wire \row_fu_58_reg[0]_i_2_n_15 ;
  wire \row_fu_58_reg[0]_i_2_n_16 ;
  wire \row_fu_58_reg[0]_i_2_n_9 ;
  wire \row_fu_58_reg[12]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_10 ;
  wire \row_fu_58_reg[4]_i_1_n_11 ;
  wire \row_fu_58_reg[4]_i_1_n_12 ;
  wire \row_fu_58_reg[4]_i_1_n_13 ;
  wire \row_fu_58_reg[4]_i_1_n_14 ;
  wire \row_fu_58_reg[4]_i_1_n_15 ;
  wire \row_fu_58_reg[4]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_9 ;
  wire \row_fu_58_reg[8]_i_1_n_10 ;
  wire \row_fu_58_reg[8]_i_1_n_11 ;
  wire \row_fu_58_reg[8]_i_1_n_12 ;
  wire \row_fu_58_reg[8]_i_1_n_13 ;
  wire \row_fu_58_reg[8]_i_1_n_14 ;
  wire \row_fu_58_reg[8]_i_1_n_15 ;
  wire \row_fu_58_reg[8]_i_1_n_16 ;
  wire \row_fu_58_reg[8]_i_1_n_9 ;
  wire shift_c_empty_n;
  wire [31:0]sub_i377_i_reg_175;
  wire \tmp_12_reg_232_reg[3] ;
  wire [2:0]\tmp_12_reg_232_reg[6] ;
  wire [7:0]trunc_ln105_reg_237;
  wire [15:0]width_reg_160;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF55553FFF0000)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CO),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(shift_c_empty_n),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__1_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(height_reg_165[12]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[13]),
        .O(\ap_CS_fsm[2]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(height_reg_165[10]),
        .I1(row_fu_58_reg[10]),
        .I2(height_reg_165[11]),
        .I3(row_fu_58_reg[11]),
        .O(\ap_CS_fsm[2]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(height_reg_165[8]),
        .I1(row_fu_58_reg[8]),
        .I2(height_reg_165[9]),
        .I3(row_fu_58_reg[9]),
        .O(\ap_CS_fsm[2]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(height_reg_165[6]),
        .I1(row_fu_58_reg[6]),
        .I2(row_fu_58_reg[7]),
        .I3(height_reg_165[7]),
        .O(\ap_CS_fsm[2]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(height_reg_165[4]),
        .I1(row_fu_58_reg[4]),
        .I2(row_fu_58_reg[5]),
        .I3(height_reg_165[5]),
        .O(\ap_CS_fsm[2]_i_14__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(height_reg_165[2]),
        .I1(row_fu_58_reg[2]),
        .I2(row_fu_58_reg[3]),
        .I3(height_reg_165[3]),
        .O(\ap_CS_fsm[2]_i_15__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(height_reg_165[0]),
        .I1(row_fu_58_reg[0]),
        .I2(row_fu_58_reg[1]),
        .I3(height_reg_165[1]),
        .O(\ap_CS_fsm[2]_i_16__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(height_reg_165[6]),
        .I1(row_fu_58_reg[6]),
        .I2(height_reg_165[7]),
        .I3(row_fu_58_reg[7]),
        .O(\ap_CS_fsm[2]_i_17__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(height_reg_165[4]),
        .I1(row_fu_58_reg[4]),
        .I2(height_reg_165[5]),
        .I3(row_fu_58_reg[5]),
        .O(\ap_CS_fsm[2]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(height_reg_165[2]),
        .I1(row_fu_58_reg[2]),
        .I2(height_reg_165[3]),
        .I3(row_fu_58_reg[3]),
        .O(\ap_CS_fsm[2]_i_19_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(height_reg_165[0]),
        .I1(row_fu_58_reg[0]),
        .I2(height_reg_165[1]),
        .I3(row_fu_58_reg[1]),
        .O(\ap_CS_fsm[2]_i_20_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(\ap_CS_fsm[2]_i_5__0_n_9 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(height_reg_165[12]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[13]),
        .O(\ap_CS_fsm[2]_i_6__1_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(height_reg_165[10]),
        .I1(row_fu_58_reg[10]),
        .I2(row_fu_58_reg[11]),
        .I3(height_reg_165[11]),
        .O(\ap_CS_fsm[2]_i_7__1_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(height_reg_165[8]),
        .I1(row_fu_58_reg[8]),
        .I2(row_fu_58_reg[9]),
        .I3(height_reg_165[9]),
        .O(\ap_CS_fsm[2]_i_8__0_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(\ap_CS_fsm[2]_i_9__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_9 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__1_n_10 ,\ap_CS_fsm_reg[2]_i_2__1_n_11 ,\ap_CS_fsm_reg[2]_i_2__1_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5__0_n_9 ,\ap_CS_fsm[2]_i_6__1_n_9 ,\ap_CS_fsm[2]_i_7__1_n_9 ,\ap_CS_fsm[2]_i_8__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__0_n_9 ,\ap_CS_fsm[2]_i_10_n_9 ,\ap_CS_fsm[2]_i_11_n_9 ,\ap_CS_fsm[2]_i_12_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_9 ,\ap_CS_fsm_reg[2]_i_4__0_n_10 ,\ap_CS_fsm_reg[2]_i_4__0_n_11 ,\ap_CS_fsm_reg[2]_i_4__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_9 ,\ap_CS_fsm[2]_i_14__0_n_9 ,\ap_CS_fsm[2]_i_15__0_n_9 ,\ap_CS_fsm[2]_i_16__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__0_n_9 ,\ap_CS_fsm[2]_i_18_n_9 ,\ap_CS_fsm[2]_i_19_n_9 ,\ap_CS_fsm[2]_i_20_n_9 }));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_3
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__0
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(ap_sync_channel_write_p_dst_rows_channel0),
        .O(mOutPtr0));
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__1
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(ap_sync_channel_write_p_dst_cols_channel0),
        .O(mOutPtr0_0));
  sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80
       (.CO(CO),
        .D({grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16}),
        .Q({ap_CS_fsm_state3,Q}),
        .\ap_CS_fsm_reg[1] (grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_10),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_reg_227_reg[15]_0 (\buf_reg_227_reg[15] ),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .icmp_ln81_fu_117_p2_carry__0_0(width_reg_160),
        .mOutPtr(mOutPtr),
        .mOutPtr0_1(mOutPtr0_1),
        .mOutPtr18_out(mOutPtr18_out),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push),
        .push_2(push_2),
        .rev_reg_170(rev_reg_170),
        .shift_c_empty_n(shift_c_empty_n),
        .\tmp_12_reg_232[6]_i_4_0 (sub_i377_i_reg_175),
        .\tmp_12_reg_232_reg[3]_0 (\tmp_12_reg_232_reg[3] ),
        .\tmp_12_reg_232_reg[6]_0 (\tmp_12_reg_232_reg[6] ),
        .trunc_ln105_reg_237(trunc_ln105_reg_237),
        .\trunc_ln105_reg_237_reg[0]_0 (p_shift_read_reg_155));
  FDRE #(
    .INIT(1'b0)) 
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_10),
        .Q(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \height_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [0]),
        .Q(height_reg_165[0]),
        .R(1'b0));
  FDRE \height_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [10]),
        .Q(height_reg_165[10]),
        .R(1'b0));
  FDRE \height_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [11]),
        .Q(height_reg_165[11]),
        .R(1'b0));
  FDRE \height_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [12]),
        .Q(height_reg_165[12]),
        .R(1'b0));
  FDRE \height_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [13]),
        .Q(height_reg_165[13]),
        .R(1'b0));
  FDRE \height_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [14]),
        .Q(height_reg_165[14]),
        .R(1'b0));
  FDRE \height_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [15]),
        .Q(height_reg_165[15]),
        .R(1'b0));
  FDRE \height_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [1]),
        .Q(height_reg_165[1]),
        .R(1'b0));
  FDRE \height_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [2]),
        .Q(height_reg_165[2]),
        .R(1'b0));
  FDRE \height_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [3]),
        .Q(height_reg_165[3]),
        .R(1'b0));
  FDRE \height_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [4]),
        .Q(height_reg_165[4]),
        .R(1'b0));
  FDRE \height_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [5]),
        .Q(height_reg_165[5]),
        .R(1'b0));
  FDRE \height_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [6]),
        .Q(height_reg_165[6]),
        .R(1'b0));
  FDRE \height_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [7]),
        .Q(height_reg_165[7]),
        .R(1'b0));
  FDRE \height_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [8]),
        .Q(height_reg_165[8]),
        .R(1'b0));
  FDRE \height_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [9]),
        .Q(height_reg_165[9]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[0]),
        .Q(p_shift_read_reg_155[0]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[10]),
        .Q(p_shift_read_reg_155[10]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[11]),
        .Q(p_shift_read_reg_155[11]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[12]),
        .Q(p_shift_read_reg_155[12]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[13]),
        .Q(p_shift_read_reg_155[13]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[14]),
        .Q(p_shift_read_reg_155[14]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[15]),
        .Q(p_shift_read_reg_155[15]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[16]),
        .Q(p_shift_read_reg_155[16]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[17]),
        .Q(p_shift_read_reg_155[17]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[18]),
        .Q(p_shift_read_reg_155[18]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[19]),
        .Q(p_shift_read_reg_155[19]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[1]),
        .Q(p_shift_read_reg_155[1]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[20]),
        .Q(p_shift_read_reg_155[20]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[21]),
        .Q(p_shift_read_reg_155[21]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[22]),
        .Q(p_shift_read_reg_155[22]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[23]),
        .Q(p_shift_read_reg_155[23]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[24]),
        .Q(p_shift_read_reg_155[24]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[25]),
        .Q(p_shift_read_reg_155[25]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[26]),
        .Q(p_shift_read_reg_155[26]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[27]),
        .Q(p_shift_read_reg_155[27]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[28]),
        .Q(p_shift_read_reg_155[28]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[29]),
        .Q(p_shift_read_reg_155[29]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[2]),
        .Q(p_shift_read_reg_155[2]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[30]),
        .Q(p_shift_read_reg_155[30]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[31]),
        .Q(p_shift_read_reg_155[31]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[3]),
        .Q(p_shift_read_reg_155[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[4]),
        .Q(p_shift_read_reg_155[4]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[5]),
        .Q(p_shift_read_reg_155[5]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[6]),
        .Q(p_shift_read_reg_155[6]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[7]),
        .Q(p_shift_read_reg_155[7]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[8]),
        .Q(p_shift_read_reg_155[8]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[9]),
        .Q(p_shift_read_reg_155[9]),
        .R(1'b0));
  FDRE \rev_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(rev_fu_108_p2),
        .Q(rev_reg_170),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_58[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_58[0]_i_3 
       (.I0(row_fu_58_reg[0]),
        .O(\row_fu_58[0]_i_3_n_9 ));
  FDRE \row_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_16 ),
        .Q(row_fu_58_reg[0]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_58_reg[0]_i_2_n_9 ,\row_fu_58_reg[0]_i_2_n_10 ,\row_fu_58_reg[0]_i_2_n_11 ,\row_fu_58_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_58_reg[0]_i_2_n_13 ,\row_fu_58_reg[0]_i_2_n_14 ,\row_fu_58_reg[0]_i_2_n_15 ,\row_fu_58_reg[0]_i_2_n_16 }),
        .S({row_fu_58_reg[3:1],\row_fu_58[0]_i_3_n_9 }));
  FDRE \row_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_14 ),
        .Q(row_fu_58_reg[10]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_13 ),
        .Q(row_fu_58_reg[11]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[12]_i_1_n_16 ),
        .Q(row_fu_58_reg[12]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[12]_i_1 
       (.CI(\row_fu_58_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_58_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_58_reg[12]}));
  FDRE \row_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_15 ),
        .Q(row_fu_58_reg[1]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_14 ),
        .Q(row_fu_58_reg[2]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_13 ),
        .Q(row_fu_58_reg[3]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_16 ),
        .Q(row_fu_58_reg[4]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[4]_i_1 
       (.CI(\row_fu_58_reg[0]_i_2_n_9 ),
        .CO({\row_fu_58_reg[4]_i_1_n_9 ,\row_fu_58_reg[4]_i_1_n_10 ,\row_fu_58_reg[4]_i_1_n_11 ,\row_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[4]_i_1_n_13 ,\row_fu_58_reg[4]_i_1_n_14 ,\row_fu_58_reg[4]_i_1_n_15 ,\row_fu_58_reg[4]_i_1_n_16 }),
        .S(row_fu_58_reg[7:4]));
  FDRE \row_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_15 ),
        .Q(row_fu_58_reg[5]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_14 ),
        .Q(row_fu_58_reg[6]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_13 ),
        .Q(row_fu_58_reg[7]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_16 ),
        .Q(row_fu_58_reg[8]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[8]_i_1 
       (.CI(\row_fu_58_reg[4]_i_1_n_9 ),
        .CO({\row_fu_58_reg[8]_i_1_n_9 ,\row_fu_58_reg[8]_i_1_n_10 ,\row_fu_58_reg[8]_i_1_n_11 ,\row_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[8]_i_1_n_13 ,\row_fu_58_reg[8]_i_1_n_14 ,\row_fu_58_reg[8]_i_1_n_15 ,\row_fu_58_reg[8]_i_1_n_16 }),
        .S(row_fu_58_reg[11:8]));
  FDRE \row_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_15 ),
        .Q(row_fu_58_reg[9]),
        .R(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \sub_i377_i_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[0]),
        .Q(sub_i377_i_reg_175[0]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[10]),
        .Q(sub_i377_i_reg_175[10]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[11]),
        .Q(sub_i377_i_reg_175[11]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[12]),
        .Q(sub_i377_i_reg_175[12]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[13]),
        .Q(sub_i377_i_reg_175[13]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[14]),
        .Q(sub_i377_i_reg_175[14]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[15]),
        .Q(sub_i377_i_reg_175[15]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[16]),
        .Q(sub_i377_i_reg_175[16]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[17]),
        .Q(sub_i377_i_reg_175[17]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[18]),
        .Q(sub_i377_i_reg_175[18]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[19]),
        .Q(sub_i377_i_reg_175[19]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[1]),
        .Q(sub_i377_i_reg_175[1]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[20]),
        .Q(sub_i377_i_reg_175[20]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[21]),
        .Q(sub_i377_i_reg_175[21]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[22]),
        .Q(sub_i377_i_reg_175[22]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[23]),
        .Q(sub_i377_i_reg_175[23]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[24]),
        .Q(sub_i377_i_reg_175[24]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[25]),
        .Q(sub_i377_i_reg_175[25]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[26]),
        .Q(sub_i377_i_reg_175[26]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[27]),
        .Q(sub_i377_i_reg_175[27]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[28]),
        .Q(sub_i377_i_reg_175[28]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[29]),
        .Q(sub_i377_i_reg_175[29]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[2]),
        .Q(sub_i377_i_reg_175[2]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[30]),
        .Q(sub_i377_i_reg_175[30]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[31]),
        .Q(sub_i377_i_reg_175[31]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[3]),
        .Q(sub_i377_i_reg_175[3]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[4]),
        .Q(sub_i377_i_reg_175[4]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[5]),
        .Q(sub_i377_i_reg_175[5]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[6]),
        .Q(sub_i377_i_reg_175[6]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[7]),
        .Q(sub_i377_i_reg_175[7]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[8]),
        .Q(sub_i377_i_reg_175[8]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[9]),
        .Q(sub_i377_i_reg_175[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \width_reg_160[15]_i_1 
       (.I0(Q[0]),
        .I1(shift_c_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .O(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[12]),
        .Q(width_reg_160[12]),
        .R(1'b0));
  FDRE \width_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[13]),
        .Q(width_reg_160[13]),
        .R(1'b0));
  FDRE \width_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[14]),
        .Q(width_reg_160[14]),
        .R(1'b0));
  FDRE \width_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[15]),
        .Q(width_reg_160[15]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
   (\tmp_12_reg_232_reg[3]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    mOutPtr0_1,
    mOutPtr18_out,
    push,
    D,
    \tmp_12_reg_232_reg[6]_0 ,
    trunc_ln105_reg_237,
    ap_clk,
    ap_rst_n_inv,
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    Q,
    CO,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    push_2,
    mOutPtr,
    icmp_ln81_fu_117_p2_carry__0_0,
    rev_reg_170,
    \tmp_12_reg_232[6]_i_4_0 ,
    \trunc_ln105_reg_237_reg[0]_0 ,
    ap_rst_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    shift_c_empty_n,
    \buf_reg_227_reg[15]_0 );
  output \tmp_12_reg_232_reg[3]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[2] ;
  output mOutPtr0_1;
  output mOutPtr18_out;
  output push;
  output [1:0]D;
  output [2:0]\tmp_12_reg_232_reg[6]_0 ;
  output [7:0]trunc_ln105_reg_237;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [2:0]Q;
  input [0:0]CO;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input push_2;
  input [0:0]mOutPtr;
  input [15:0]icmp_ln81_fu_117_p2_carry__0_0;
  input rev_reg_170;
  input [31:0]\tmp_12_reg_232[6]_i_4_0 ;
  input [31:0]\trunc_ln105_reg_237_reg[0]_0 ;
  input ap_rst_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input shift_c_empty_n;
  input [15:0]\buf_reg_227_reg[15]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_9;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_9;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]buf_reg_227;
  wire [15:0]\buf_reg_227_reg[15]_0 ;
  wire [12:0]col_6_fu_123_p2;
  wire \col_fu_64_reg_n_9_[0] ;
  wire \col_fu_64_reg_n_9_[10] ;
  wire \col_fu_64_reg_n_9_[11] ;
  wire \col_fu_64_reg_n_9_[12] ;
  wire \col_fu_64_reg_n_9_[1] ;
  wire \col_fu_64_reg_n_9_[2] ;
  wire \col_fu_64_reg_n_9_[3] ;
  wire \col_fu_64_reg_n_9_[4] ;
  wire \col_fu_64_reg_n_9_[5] ;
  wire \col_fu_64_reg_n_9_[6] ;
  wire \col_fu_64_reg_n_9_[7] ;
  wire \col_fu_64_reg_n_9_[8] ;
  wire \col_fu_64_reg_n_9_[9] ;
  wire dst_1_data_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire icmp_ln81_fu_117_p2;
  wire [15:0]icmp_ln81_fu_117_p2_carry__0_0;
  wire icmp_ln81_fu_117_p2_carry__0_i_1_n_9;
  wire icmp_ln81_fu_117_p2_carry__0_i_5_n_9;
  wire icmp_ln81_fu_117_p2_carry__0_n_10;
  wire icmp_ln81_fu_117_p2_carry__0_n_11;
  wire icmp_ln81_fu_117_p2_carry__0_n_12;
  wire icmp_ln81_fu_117_p2_carry_n_10;
  wire icmp_ln81_fu_117_p2_carry_n_11;
  wire icmp_ln81_fu_117_p2_carry_n_12;
  wire icmp_ln81_fu_117_p2_carry_n_9;
  wire [0:0]mOutPtr;
  wire mOutPtr0_1;
  wire mOutPtr18_out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_2;
  wire rev_reg_170;
  wire shift_c_empty_n;
  wire [3:0]tmp_12_reg_232;
  wire \tmp_12_reg_232[0]_i_2_n_9 ;
  wire \tmp_12_reg_232[0]_i_3_n_9 ;
  wire \tmp_12_reg_232[0]_i_4_n_9 ;
  wire \tmp_12_reg_232[0]_i_5_n_9 ;
  wire \tmp_12_reg_232[0]_i_6_n_9 ;
  wire \tmp_12_reg_232[1]_i_2_n_9 ;
  wire \tmp_12_reg_232[1]_i_3_n_9 ;
  wire \tmp_12_reg_232[1]_i_4_n_9 ;
  wire \tmp_12_reg_232[1]_i_5_n_9 ;
  wire \tmp_12_reg_232[2]_i_2_n_9 ;
  wire \tmp_12_reg_232[2]_i_3_n_9 ;
  wire \tmp_12_reg_232[2]_i_4_n_9 ;
  wire \tmp_12_reg_232[2]_i_5_n_9 ;
  wire \tmp_12_reg_232[3]_i_2_n_9 ;
  wire \tmp_12_reg_232[3]_i_3_n_9 ;
  wire \tmp_12_reg_232[3]_i_4_n_9 ;
  wire \tmp_12_reg_232[3]_i_5_n_9 ;
  wire \tmp_12_reg_232[3]_i_6_n_9 ;
  wire \tmp_12_reg_232[4]_i_2_n_9 ;
  wire \tmp_12_reg_232[4]_i_3_n_9 ;
  wire \tmp_12_reg_232[4]_i_4_n_9 ;
  wire \tmp_12_reg_232[4]_i_5_n_9 ;
  wire \tmp_12_reg_232[4]_i_6_n_9 ;
  wire \tmp_12_reg_232[5]_i_2_n_9 ;
  wire \tmp_12_reg_232[5]_i_3_n_9 ;
  wire \tmp_12_reg_232[5]_i_4_n_9 ;
  wire \tmp_12_reg_232[5]_i_5_n_9 ;
  wire \tmp_12_reg_232[6]_i_10_n_9 ;
  wire \tmp_12_reg_232[6]_i_11_n_9 ;
  wire \tmp_12_reg_232[6]_i_12_n_9 ;
  wire \tmp_12_reg_232[6]_i_13_n_9 ;
  wire \tmp_12_reg_232[6]_i_14_n_9 ;
  wire \tmp_12_reg_232[6]_i_15_n_9 ;
  wire \tmp_12_reg_232[6]_i_16_n_9 ;
  wire \tmp_12_reg_232[6]_i_17_n_9 ;
  wire \tmp_12_reg_232[6]_i_18_n_9 ;
  wire \tmp_12_reg_232[6]_i_19_n_9 ;
  wire \tmp_12_reg_232[6]_i_1_n_9 ;
  wire \tmp_12_reg_232[6]_i_20_n_9 ;
  wire \tmp_12_reg_232[6]_i_21_n_9 ;
  wire \tmp_12_reg_232[6]_i_22_n_9 ;
  wire \tmp_12_reg_232[6]_i_23_n_9 ;
  wire \tmp_12_reg_232[6]_i_24_n_9 ;
  wire \tmp_12_reg_232[6]_i_25_n_9 ;
  wire \tmp_12_reg_232[6]_i_26_n_9 ;
  wire \tmp_12_reg_232[6]_i_3_n_9 ;
  wire [31:0]\tmp_12_reg_232[6]_i_4_0 ;
  wire \tmp_12_reg_232[6]_i_4_n_9 ;
  wire \tmp_12_reg_232[6]_i_5_n_9 ;
  wire \tmp_12_reg_232[6]_i_6_n_9 ;
  wire \tmp_12_reg_232[6]_i_7_n_9 ;
  wire \tmp_12_reg_232[6]_i_8_n_9 ;
  wire \tmp_12_reg_232[6]_i_9_n_9 ;
  wire \tmp_12_reg_232_reg[3]_0 ;
  wire [2:0]\tmp_12_reg_232_reg[6]_0 ;
  wire [7:0]trunc_ln105_reg_237;
  wire \trunc_ln105_reg_237[0]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[0]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[0]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[0]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[0]_i_6_n_9 ;
  wire \trunc_ln105_reg_237[1]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[1]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[1]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[1]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[2]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[2]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[2]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[2]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[3]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[3]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[3]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[3]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[3]_i_6_n_9 ;
  wire \trunc_ln105_reg_237[3]_i_7_n_9 ;
  wire \trunc_ln105_reg_237[4]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[4]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[4]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[4]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[4]_i_6_n_9 ;
  wire \trunc_ln105_reg_237[4]_i_7_n_9 ;
  wire \trunc_ln105_reg_237[5]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[5]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[5]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[5]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[5]_i_6_n_9 ;
  wire \trunc_ln105_reg_237[5]_i_7_n_9 ;
  wire \trunc_ln105_reg_237[6]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[6]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[6]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[6]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[6]_i_6_n_9 ;
  wire \trunc_ln105_reg_237[6]_i_7_n_9 ;
  wire \trunc_ln105_reg_237[7]_i_2_n_9 ;
  wire \trunc_ln105_reg_237[7]_i_3_n_9 ;
  wire \trunc_ln105_reg_237[7]_i_4_n_9 ;
  wire \trunc_ln105_reg_237[7]_i_5_n_9 ;
  wire \trunc_ln105_reg_237[7]_i_6_n_9 ;
  wire [31:0]\trunc_ln105_reg_237_reg[0]_0 ;
  wire [14:0]trunc_ln97_fu_154_p1;
  wire [3:0]NLW_icmp_ln81_fu_117_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_117_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hD0000000)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(dst_1_data_full_n),
        .I4(Q[2]),
        .O(push));
  LUT4 #(
    .INIT(16'h0001)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(tmp_12_reg_232[3]),
        .I1(tmp_12_reg_232[2]),
        .I2(tmp_12_reg_232[1]),
        .I3(tmp_12_reg_232[0]),
        .O(\tmp_12_reg_232_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAAFA8808)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAEA2FFA2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(dst_1_data_full_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \buf_reg_227[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(dst_1_data_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \buf_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [0]),
        .Q(buf_reg_227[0]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [10]),
        .Q(buf_reg_227[10]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [11]),
        .Q(buf_reg_227[11]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [12]),
        .Q(buf_reg_227[12]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [13]),
        .Q(buf_reg_227[13]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [14]),
        .Q(buf_reg_227[14]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [15]),
        .Q(buf_reg_227[15]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [1]),
        .Q(buf_reg_227[1]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [2]),
        .Q(buf_reg_227[2]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [3]),
        .Q(buf_reg_227[3]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [4]),
        .Q(buf_reg_227[4]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [5]),
        .Q(buf_reg_227[5]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [6]),
        .Q(buf_reg_227[6]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [7]),
        .Q(buf_reg_227[7]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [8]),
        .Q(buf_reg_227[8]),
        .R(1'b0));
  FDRE \buf_reg_227_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_227_reg[15]_0 [9]),
        .Q(buf_reg_227[9]),
        .R(1'b0));
  FDRE \col_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[0]),
        .Q(\col_fu_64_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[10]),
        .Q(\col_fu_64_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[11]),
        .Q(\col_fu_64_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[12]),
        .Q(\col_fu_64_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[1]),
        .Q(\col_fu_64_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[2]),
        .Q(\col_fu_64_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[3]),
        .Q(\col_fu_64_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[4]),
        .Q(\col_fu_64_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[5]),
        .Q(\col_fu_64_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[6]),
        .Q(\col_fu_64_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[7]),
        .Q(\col_fu_64_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[8]),
        .Q(\col_fu_64_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_123_p2[9]),
        .Q(\col_fu_64_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .E(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_64_reg[12] (col_6_fu_123_p2),
        .\col_fu_64_reg[12]_0 ({\col_fu_64_reg_n_9_[12] ,\col_fu_64_reg_n_9_[11] ,\col_fu_64_reg_n_9_[10] ,\col_fu_64_reg_n_9_[9] ,\col_fu_64_reg_n_9_[8] ,\col_fu_64_reg_n_9_[7] ,\col_fu_64_reg_n_9_[6] ,\col_fu_64_reg_n_9_[5] ,\col_fu_64_reg_n_9_[4] ,\col_fu_64_reg_n_9_[3] ,\col_fu_64_reg_n_9_[2] ,\col_fu_64_reg_n_9_[1] ,\col_fu_64_reg_n_9_[0] }),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(icmp_ln81_fu_117_p2),
        .icmp_ln81_fu_117_p2_carry__0(icmp_ln81_fu_117_p2_carry__0_0[13:0]),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .shift_c_empty_n(shift_c_empty_n),
        .\width_reg_160_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\width_reg_160_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_117_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_117_p2_carry_n_9,icmp_ln81_fu_117_p2_carry_n_10,icmp_ln81_fu_117_p2_carry_n_11,icmp_ln81_fu_117_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .O(NLW_icmp_ln81_fu_117_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_117_p2_carry__0
       (.CI(icmp_ln81_fu_117_p2_carry_n_9),
        .CO({icmp_ln81_fu_117_p2,icmp_ln81_fu_117_p2_carry__0_n_10,icmp_ln81_fu_117_p2_carry__0_n_11,icmp_ln81_fu_117_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln81_fu_117_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .O(NLW_icmp_ln81_fu_117_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln81_fu_117_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln81_fu_117_p2_carry__0_i_1
       (.I0(icmp_ln81_fu_117_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_117_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_117_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln81_fu_117_p2_carry__0_i_5
       (.I0(icmp_ln81_fu_117_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_117_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_117_p2_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[0]_i_1__11 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dst_data_empty_n),
        .I4(push_2),
        .I5(mOutPtr),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h2A22AAAAAAAAAAAA)) 
    \mOutPtr[1]_i_2__0 
       (.I0(push_2),
        .I1(Q[2]),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Q[2]),
        .I1(dst_1_data_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_dst_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(push_2),
        .O(mOutPtr0_1));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[0]_i_1 
       (.I0(\tmp_12_reg_232[0]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[0]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[0]_i_2 
       (.I0(\tmp_12_reg_232[3]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[1]_i_4_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I3(\tmp_12_reg_232[2]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I5(\tmp_12_reg_232[0]_i_4_n_9 ),
        .O(\tmp_12_reg_232[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_232[0]_i_3 
       (.I0(\tmp_12_reg_232[0]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\tmp_12_reg_232[1]_i_5_n_9 ),
        .O(\tmp_12_reg_232[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_12_reg_232[0]_i_4 
       (.I0(buf_reg_227[12]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I3(buf_reg_227[15]),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I5(buf_reg_227[8]),
        .O(\tmp_12_reg_232[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \tmp_12_reg_232[0]_i_5 
       (.I0(buf_reg_227[1]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[5]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\tmp_12_reg_232[0]_i_6_n_9 ),
        .O(\tmp_12_reg_232[0]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \tmp_12_reg_232[0]_i_6 
       (.I0(buf_reg_227[3]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[7]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .O(\tmp_12_reg_232[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[1]_i_1 
       (.I0(\tmp_12_reg_232[1]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[1]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[1]_i_2 
       (.I0(\tmp_12_reg_232[4]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[2]_i_4_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I3(\tmp_12_reg_232[3]_i_5_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I5(\tmp_12_reg_232[1]_i_4_n_9 ),
        .O(\tmp_12_reg_232[1]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_232[1]_i_3 
       (.I0(\tmp_12_reg_232[1]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\tmp_12_reg_232[2]_i_5_n_9 ),
        .O(\tmp_12_reg_232[1]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_12_reg_232[1]_i_4 
       (.I0(buf_reg_227[13]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I3(buf_reg_227[15]),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I5(buf_reg_227[9]),
        .O(\tmp_12_reg_232[1]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \tmp_12_reg_232[1]_i_5 
       (.I0(buf_reg_227[2]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[6]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\tmp_12_reg_232[3]_i_6_n_9 ),
        .O(\tmp_12_reg_232[1]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[2]_i_1 
       (.I0(\tmp_12_reg_232[2]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[2]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[2]_i_2 
       (.I0(\tmp_12_reg_232[3]_i_4_n_9 ),
        .I1(\tmp_12_reg_232[3]_i_5_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I3(\tmp_12_reg_232[4]_i_5_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I5(\tmp_12_reg_232[2]_i_4_n_9 ),
        .O(\tmp_12_reg_232[2]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_12_reg_232[2]_i_3 
       (.I0(\tmp_12_reg_232[3]_i_6_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(\tmp_12_reg_232[5]_i_5_n_9 ),
        .I3(\tmp_12_reg_232[2]_i_5_n_9 ),
        .I4(\tmp_12_reg_232[6]_i_4_0 [0]),
        .O(\tmp_12_reg_232[2]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_12_reg_232[2]_i_4 
       (.I0(buf_reg_227[14]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I3(buf_reg_227[15]),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I5(buf_reg_227[10]),
        .O(\tmp_12_reg_232[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \tmp_12_reg_232[2]_i_5 
       (.I0(buf_reg_227[3]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[7]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\tmp_12_reg_232[4]_i_6_n_9 ),
        .O(\tmp_12_reg_232[2]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[3]_i_1 
       (.I0(\tmp_12_reg_232[3]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[3]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[3]_i_2 
       (.I0(\tmp_12_reg_232[4]_i_4_n_9 ),
        .I1(\tmp_12_reg_232[4]_i_5_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I3(\tmp_12_reg_232[3]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I5(\tmp_12_reg_232[3]_i_5_n_9 ),
        .O(\tmp_12_reg_232[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[3]_i_3 
       (.I0(\tmp_12_reg_232[3]_i_6_n_9 ),
        .I1(\tmp_12_reg_232[5]_i_5_n_9 ),
        .I2(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I3(\tmp_12_reg_232[4]_i_6_n_9 ),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\tmp_12_reg_232[6]_i_19_n_9 ),
        .O(\tmp_12_reg_232[3]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_12_reg_232[3]_i_4 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[13]),
        .O(\tmp_12_reg_232[3]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_12_reg_232[3]_i_5 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[11]),
        .O(\tmp_12_reg_232[3]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp_12_reg_232[3]_i_6 
       (.I0(buf_reg_227[4]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[0]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(buf_reg_227[8]),
        .O(\tmp_12_reg_232[3]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[4]_i_1 
       (.I0(\tmp_12_reg_232[4]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[4]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_12_reg_232[4]_i_2 
       (.I0(\tmp_12_reg_232[5]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\tmp_12_reg_232[4]_i_4_n_9 ),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I4(\tmp_12_reg_232[4]_i_5_n_9 ),
        .O(\tmp_12_reg_232[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[4]_i_3 
       (.I0(\tmp_12_reg_232[4]_i_6_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_19_n_9 ),
        .I2(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I3(\tmp_12_reg_232[5]_i_5_n_9 ),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\tmp_12_reg_232[6]_i_8_n_9 ),
        .O(\tmp_12_reg_232[4]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_12_reg_232[4]_i_4 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[14]),
        .O(\tmp_12_reg_232[4]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_12_reg_232[4]_i_5 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[12]),
        .O(\tmp_12_reg_232[4]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp_12_reg_232[4]_i_6 
       (.I0(buf_reg_227[5]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[1]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(buf_reg_227[9]),
        .O(\tmp_12_reg_232[4]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[5]_i_1 
       (.I0(\tmp_12_reg_232[5]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[5]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_232[5]_i_2 
       (.I0(\tmp_12_reg_232[6]_i_15_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\tmp_12_reg_232[5]_i_4_n_9 ),
        .O(\tmp_12_reg_232[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[5]_i_3 
       (.I0(\tmp_12_reg_232[5]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_8_n_9 ),
        .I2(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I3(\tmp_12_reg_232[6]_i_19_n_9 ),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\tmp_12_reg_232[6]_i_10_n_9 ),
        .O(\tmp_12_reg_232[5]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_12_reg_232[5]_i_4 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I3(buf_reg_227[15]),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I5(buf_reg_227[13]),
        .O(\tmp_12_reg_232[5]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp_12_reg_232[5]_i_5 
       (.I0(buf_reg_227[6]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[2]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(buf_reg_227[10]),
        .O(\tmp_12_reg_232[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h0000EA40)) 
    \tmp_12_reg_232[6]_i_1 
       (.I0(rev_reg_170),
        .I1(\tmp_12_reg_232[6]_i_3_n_9 ),
        .I2(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I3(buf_reg_227[15]),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(\tmp_12_reg_232[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[6]_i_10 
       (.I0(buf_reg_227[1]),
        .I1(buf_reg_227[9]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I3(buf_reg_227[5]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I5(buf_reg_227[13]),
        .O(\tmp_12_reg_232[6]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[6]_i_11 
       (.I0(buf_reg_227[3]),
        .I1(buf_reg_227[11]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I3(buf_reg_227[7]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I5(buf_reg_227[15]),
        .O(\tmp_12_reg_232[6]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_12_reg_232[6]_i_12 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [29]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [28]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [31]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [30]),
        .I4(\tmp_12_reg_232[6]_i_20_n_9 ),
        .I5(\tmp_12_reg_232[6]_i_21_n_9 ),
        .O(\tmp_12_reg_232[6]_i_12_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_reg_232[6]_i_13 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [9]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [8]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [11]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [10]),
        .I4(\tmp_12_reg_232[6]_i_22_n_9 ),
        .O(\tmp_12_reg_232[6]_i_13_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_reg_232[6]_i_14 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [17]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [16]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [19]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [18]),
        .I4(\tmp_12_reg_232[6]_i_23_n_9 ),
        .O(\tmp_12_reg_232[6]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_12_reg_232[6]_i_15 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I3(buf_reg_227[15]),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I5(buf_reg_227[14]),
        .O(\tmp_12_reg_232[6]_i_15_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_reg_232[6]_i_16 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [26]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [25]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [28]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [27]),
        .I4(\tmp_12_reg_232[6]_i_24_n_9 ),
        .O(\tmp_12_reg_232[6]_i_16_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_reg_232[6]_i_17 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [10]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [9]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [12]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [11]),
        .I4(\tmp_12_reg_232[6]_i_25_n_9 ),
        .O(\tmp_12_reg_232[6]_i_17_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_reg_232[6]_i_18 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [18]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [17]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [20]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [19]),
        .I4(\tmp_12_reg_232[6]_i_26_n_9 ),
        .O(\tmp_12_reg_232[6]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp_12_reg_232[6]_i_19 
       (.I0(buf_reg_227[7]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[3]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(buf_reg_227[11]),
        .O(\tmp_12_reg_232[6]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \tmp_12_reg_232[6]_i_2 
       (.I0(\tmp_12_reg_232[6]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\tmp_12_reg_232[6]_i_7_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[14]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_20 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [22]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [23]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [20]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [21]),
        .O(\tmp_12_reg_232[6]_i_20_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_21 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [26]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [27]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [24]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [25]),
        .O(\tmp_12_reg_232[6]_i_21_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_22 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [6]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [7]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [4]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [5]),
        .O(\tmp_12_reg_232[6]_i_22_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_23 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [14]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [15]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [12]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [13]),
        .O(\tmp_12_reg_232[6]_i_23_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_24 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [23]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [24]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [21]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [22]),
        .O(\tmp_12_reg_232[6]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_25 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [7]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [8]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [5]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [6]),
        .O(\tmp_12_reg_232[6]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_reg_232[6]_i_26 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [15]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [16]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [13]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [14]),
        .O(\tmp_12_reg_232[6]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \tmp_12_reg_232[6]_i_3 
       (.I0(\tmp_12_reg_232[6]_i_8_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(\tmp_12_reg_232[6]_i_9_n_9 ),
        .I3(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I4(\tmp_12_reg_232[6]_i_10_n_9 ),
        .I5(\tmp_12_reg_232[6]_i_11_n_9 ),
        .O(\tmp_12_reg_232[6]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_12_reg_232[6]_i_4 
       (.I0(\tmp_12_reg_232[6]_i_12_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_13_n_9 ),
        .I2(\tmp_12_reg_232[6]_i_14_n_9 ),
        .O(\tmp_12_reg_232[6]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_232[6]_i_5 
       (.I0(buf_reg_227[15]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\tmp_12_reg_232[6]_i_15_n_9 ),
        .O(\tmp_12_reg_232[6]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_12_reg_232[6]_i_6 
       (.I0(\tmp_12_reg_232[6]_i_16_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [31]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [29]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [30]),
        .I4(\tmp_12_reg_232[6]_i_17_n_9 ),
        .I5(\tmp_12_reg_232[6]_i_18_n_9 ),
        .O(\tmp_12_reg_232[6]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_12_reg_232[6]_i_7 
       (.I0(\tmp_12_reg_232[6]_i_19_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(\tmp_12_reg_232[6]_i_10_n_9 ),
        .I3(\tmp_12_reg_232[6]_i_8_n_9 ),
        .I4(\tmp_12_reg_232[6]_i_9_n_9 ),
        .I5(\tmp_12_reg_232[6]_i_4_0 [0]),
        .O(\tmp_12_reg_232[6]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[6]_i_8 
       (.I0(buf_reg_227[0]),
        .I1(buf_reg_227[8]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I3(buf_reg_227[4]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I5(buf_reg_227[12]),
        .O(\tmp_12_reg_232[6]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_12_reg_232[6]_i_9 
       (.I0(buf_reg_227[2]),
        .I1(buf_reg_227[10]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I3(buf_reg_227[6]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I5(buf_reg_227[14]),
        .O(\tmp_12_reg_232[6]_i_9_n_9 ));
  FDRE \tmp_12_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[8]),
        .Q(tmp_12_reg_232[0]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \tmp_12_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[9]),
        .Q(tmp_12_reg_232[1]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \tmp_12_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[10]),
        .Q(tmp_12_reg_232[2]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \tmp_12_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[11]),
        .Q(tmp_12_reg_232[3]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \tmp_12_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[12]),
        .Q(\tmp_12_reg_232_reg[6]_0 [0]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \tmp_12_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[13]),
        .Q(\tmp_12_reg_232_reg[6]_0 [1]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \tmp_12_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[14]),
        .Q(\tmp_12_reg_232_reg[6]_0 [2]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[0]_i_1 
       (.I0(\trunc_ln105_reg_237[0]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[0]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_237[0]_i_2 
       (.I0(\trunc_ln105_reg_237[1]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\trunc_ln105_reg_237[0]_i_4_n_9 ),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I4(\trunc_ln105_reg_237[0]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \trunc_ln105_reg_237[0]_i_3 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I2(buf_reg_227[0]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [0]),
        .O(\trunc_ln105_reg_237[0]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[0]_i_4 
       (.I0(\trunc_ln105_reg_237[6]_i_7_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237[2]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[0]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[0]_i_5 
       (.I0(\trunc_ln105_reg_237[4]_i_7_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237[0]_i_6_n_9 ),
        .O(\trunc_ln105_reg_237[0]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[0]_i_6 
       (.I0(buf_reg_227[8]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[0]),
        .O(\trunc_ln105_reg_237[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[1]_i_1 
       (.I0(\trunc_ln105_reg_237[1]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[1]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[1]_i_2 
       (.I0(\trunc_ln105_reg_237[2]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\trunc_ln105_reg_237[1]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \trunc_ln105_reg_237[1]_i_3 
       (.I0(buf_reg_227[0]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I3(buf_reg_227[1]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I5(\tmp_12_reg_232[6]_i_4_0 [1]),
        .O(\trunc_ln105_reg_237[1]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln105_reg_237[1]_i_4 
       (.I0(\trunc_ln105_reg_237[3]_i_6_n_9 ),
        .I1(\trunc_ln105_reg_237[3]_i_7_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I3(\trunc_ln105_reg_237[5]_i_7_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I5(\trunc_ln105_reg_237[1]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[1]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[1]_i_5 
       (.I0(buf_reg_227[9]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[1]),
        .O(\trunc_ln105_reg_237[1]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[2]_i_1 
       (.I0(\trunc_ln105_reg_237[2]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[2]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[2]_i_2 
       (.I0(\trunc_ln105_reg_237[3]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\trunc_ln105_reg_237[2]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \trunc_ln105_reg_237[2]_i_3 
       (.I0(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I1(buf_reg_227[1]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I5(\trunc_ln105_reg_237[3]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[2]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln105_reg_237[2]_i_4 
       (.I0(\trunc_ln105_reg_237[4]_i_6_n_9 ),
        .I1(\trunc_ln105_reg_237[4]_i_7_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I3(\trunc_ln105_reg_237[6]_i_7_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I5(\trunc_ln105_reg_237[2]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[2]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[2]_i_5 
       (.I0(buf_reg_227[10]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[2]),
        .O(\trunc_ln105_reg_237[2]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[3]_i_1 
       (.I0(\trunc_ln105_reg_237[3]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[3]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[3]_i_2 
       (.I0(\trunc_ln105_reg_237[4]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\trunc_ln105_reg_237[3]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[3]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[3]_i_3 
       (.I0(\trunc_ln105_reg_237[3]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\trunc_ln105_reg_237[4]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[3]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln105_reg_237[3]_i_4 
       (.I0(\trunc_ln105_reg_237[5]_i_6_n_9 ),
        .I1(\trunc_ln105_reg_237[5]_i_7_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I3(\trunc_ln105_reg_237[3]_i_6_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I5(\trunc_ln105_reg_237[3]_i_7_n_9 ),
        .O(\trunc_ln105_reg_237[3]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_237[3]_i_5 
       (.I0(buf_reg_227[0]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I3(buf_reg_227[2]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [2]),
        .O(\trunc_ln105_reg_237[3]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \trunc_ln105_reg_237[3]_i_6 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I1(buf_reg_227[15]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I3(buf_reg_227[7]),
        .O(\trunc_ln105_reg_237[3]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[3]_i_7 
       (.I0(buf_reg_227[11]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[3]),
        .O(\trunc_ln105_reg_237[3]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[4]_i_1 
       (.I0(\trunc_ln105_reg_237[4]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[4]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[4]_i_2 
       (.I0(\trunc_ln105_reg_237[5]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\trunc_ln105_reg_237[4]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[4]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[4]_i_3 
       (.I0(\trunc_ln105_reg_237[4]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\trunc_ln105_reg_237[5]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[4]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln105_reg_237[4]_i_4 
       (.I0(\trunc_ln105_reg_237[6]_i_6_n_9 ),
        .I1(\trunc_ln105_reg_237[6]_i_7_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I3(\trunc_ln105_reg_237[4]_i_6_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I5(\trunc_ln105_reg_237[4]_i_7_n_9 ),
        .O(\trunc_ln105_reg_237[4]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_237[4]_i_5 
       (.I0(buf_reg_227[1]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I3(buf_reg_227[3]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [2]),
        .O(\trunc_ln105_reg_237[4]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \trunc_ln105_reg_237[4]_i_6 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I1(buf_reg_227[15]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I3(buf_reg_227[8]),
        .O(\trunc_ln105_reg_237[4]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[4]_i_7 
       (.I0(buf_reg_227[12]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[4]),
        .O(\trunc_ln105_reg_237[4]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[5]_i_1 
       (.I0(\trunc_ln105_reg_237[5]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[5]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[5]_i_2 
       (.I0(\trunc_ln105_reg_237[6]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I2(\trunc_ln105_reg_237[5]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[5]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[5]_i_3 
       (.I0(\trunc_ln105_reg_237[5]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\trunc_ln105_reg_237[6]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[5]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_237[5]_i_4 
       (.I0(\trunc_ln105_reg_237[7]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I2(\trunc_ln105_reg_237[5]_i_6_n_9 ),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I4(\trunc_ln105_reg_237[5]_i_7_n_9 ),
        .O(\trunc_ln105_reg_237[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_237[5]_i_5 
       (.I0(buf_reg_227[2]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(buf_reg_227[0]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I4(buf_reg_227[4]),
        .I5(\tmp_12_reg_232[6]_i_4_0 [3]),
        .O(\trunc_ln105_reg_237[5]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \trunc_ln105_reg_237[5]_i_6 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I1(buf_reg_227[15]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I3(buf_reg_227[9]),
        .O(\trunc_ln105_reg_237[5]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[5]_i_7 
       (.I0(buf_reg_227[13]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[5]),
        .O(\trunc_ln105_reg_237[5]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[6]_i_1 
       (.I0(\trunc_ln105_reg_237[6]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[6]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln105_reg_237[6]_i_2 
       (.I0(\tmp_12_reg_232[1]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I2(\trunc_ln105_reg_237[7]_i_4_n_9 ),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I4(\trunc_ln105_reg_237[6]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[6]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[6]_i_3 
       (.I0(\trunc_ln105_reg_237[6]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\trunc_ln105_reg_237[7]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[6]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_237[6]_i_4 
       (.I0(\tmp_12_reg_232[0]_i_4_n_9 ),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I2(\trunc_ln105_reg_237[6]_i_6_n_9 ),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I4(\trunc_ln105_reg_237[6]_i_7_n_9 ),
        .O(\trunc_ln105_reg_237[6]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_237[6]_i_5 
       (.I0(buf_reg_227[3]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I2(buf_reg_227[1]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I4(buf_reg_227[5]),
        .I5(\tmp_12_reg_232[6]_i_4_0 [3]),
        .O(\trunc_ln105_reg_237[6]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \trunc_ln105_reg_237[6]_i_6 
       (.I0(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I1(buf_reg_227[15]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I3(buf_reg_227[10]),
        .O(\trunc_ln105_reg_237[6]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \trunc_ln105_reg_237[6]_i_7 
       (.I0(buf_reg_227[14]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I2(buf_reg_227[15]),
        .I3(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I4(buf_reg_227[6]),
        .O(\trunc_ln105_reg_237[6]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \trunc_ln105_reg_237[7]_i_1 
       (.I0(\trunc_ln105_reg_237[7]_i_2_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_6_n_9 ),
        .I2(buf_reg_227[15]),
        .I3(\tmp_12_reg_232[6]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237[7]_i_3_n_9 ),
        .I5(rev_reg_170),
        .O(trunc_ln97_fu_154_p1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln105_reg_237[7]_i_2 
       (.I0(\tmp_12_reg_232[2]_i_4_n_9 ),
        .I1(\tmp_12_reg_232[0]_i_4_n_9 ),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [0]),
        .I3(\tmp_12_reg_232[1]_i_4_n_9 ),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [1]),
        .I5(\trunc_ln105_reg_237[7]_i_4_n_9 ),
        .O(\trunc_ln105_reg_237[7]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_237[7]_i_3 
       (.I0(\trunc_ln105_reg_237[7]_i_5_n_9 ),
        .I1(\tmp_12_reg_232[6]_i_4_0 [0]),
        .I2(\tmp_12_reg_232[0]_i_5_n_9 ),
        .O(\trunc_ln105_reg_237[7]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \trunc_ln105_reg_237[7]_i_4 
       (.I0(buf_reg_227[11]),
        .I1(\trunc_ln105_reg_237_reg[0]_0 [2]),
        .I2(\trunc_ln105_reg_237_reg[0]_0 [3]),
        .I3(buf_reg_227[15]),
        .I4(\trunc_ln105_reg_237_reg[0]_0 [4]),
        .I5(buf_reg_227[7]),
        .O(\trunc_ln105_reg_237[7]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_237[7]_i_5 
       (.I0(buf_reg_227[0]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[4]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .I4(\tmp_12_reg_232[6]_i_4_0 [1]),
        .I5(\trunc_ln105_reg_237[7]_i_6_n_9 ),
        .O(\trunc_ln105_reg_237[7]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_237[7]_i_6 
       (.I0(buf_reg_227[2]),
        .I1(\tmp_12_reg_232[6]_i_4_0 [2]),
        .I2(buf_reg_227[6]),
        .I3(\tmp_12_reg_232[6]_i_4_0 [3]),
        .O(\trunc_ln105_reg_237[7]_i_6_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[0]),
        .Q(trunc_ln105_reg_237[0]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[1]),
        .Q(trunc_ln105_reg_237[1]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[2]),
        .Q(trunc_ln105_reg_237[2]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[3]),
        .Q(trunc_ln105_reg_237[3]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[4]),
        .Q(trunc_ln105_reg_237[4]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[5]),
        .Q(trunc_ln105_reg_237[5]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[6]),
        .Q(trunc_ln105_reg_237[6]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
  FDRE \trunc_ln105_reg_237_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln97_fu_154_p1[7]),
        .Q(trunc_ln105_reg_237[7]),
        .R(\tmp_12_reg_232[6]_i_1_n_9 ));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w12_d4_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S
   (height_empty_n,
    height_full_n,
    push,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    CO,
    Q,
    ap_sync_reg_channel_write_height,
    ap_start,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr0__0,
    xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
    imgwidth_empty_n,
    in);
  output height_empty_n;
  output height_full_n;
  output push;
  output empty_n_reg_0;
  output [11:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [1:0]Q;
  input ap_sync_reg_channel_write_height;
  input ap_start;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_done_reg;
  input mOutPtr0__0;
  input xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;
  input imgwidth_empty_n;
  input [11:0]in;

  wire [0:0]CO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_height;
  wire empty_n_i_1__13_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__13_n_9;
  wire height_empty_n;
  wire height_full_n;
  wire imgwidth_empty_n;
  wire [11:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [11:0]out;
  wire push;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16 U_sobel_accel_fifo_w12_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_height(ap_sync_reg_channel_write_height),
        .height_full_n(height_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready),
        .I4(height_empty_n),
        .I5(push),
        .O(empty_n_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_9),
        .Q(height_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(height_full_n),
        .O(full_n_i_1__13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__4
       (.I0(push),
        .I1(CO),
        .I2(Q[1]),
        .I3(height_empty_n),
        .O(mOutPtr17_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_9),
        .Q(height_full_n),
        .S(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_40[0]_i_1 
       (.I0(height_empty_n),
        .I1(imgwidth_empty_n),
        .I2(Q[0]),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(height_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(height_empty_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(height_empty_n),
        .I4(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w12_d4_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1
   (imgwidth_empty_n,
    imgwidth_full_n,
    ap_rst_n_0,
    push,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_done_reg_reg,
    ap_sync_reg_channel_write_height,
    height_full_n,
    ap_done_reg_reg_0,
    CO,
    Q,
    ap_start,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr0__0,
    xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
    in);
  output imgwidth_empty_n;
  output imgwidth_full_n;
  output ap_rst_n_0;
  output push;
  output [11:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_done_reg_reg;
  input ap_sync_reg_channel_write_height;
  input height_full_n;
  input ap_done_reg_reg_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_done_reg;
  input mOutPtr0__0;
  input xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;
  input [11:0]in;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_height;
  wire empty_n_i_1__14_n_9;
  wire full_n_i_1__14_n_9;
  wire height_full_n;
  wire imgwidth_empty_n;
  wire imgwidth_full_n;
  wire [11:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [11:0]out;
  wire push;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg U_sobel_accel_fifo_w12_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry25_proc_U0_ap_ready(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[2] (imgwidth_full_n),
        .\mOutPtr_reg[2]_0 (ap_done_reg_reg),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'h020202AA00000000)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(imgwidth_full_n),
        .I3(ap_sync_reg_channel_write_height),
        .I4(height_full_n),
        .I5(ap_done_reg_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready),
        .I4(imgwidth_empty_n),
        .I5(push),
        .O(empty_n_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_9),
        .Q(imgwidth_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(imgwidth_full_n),
        .O(full_n_i_1__14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__5
       (.I0(push),
        .I1(CO),
        .I2(Q),
        .I3(imgwidth_empty_n),
        .O(mOutPtr17_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_9),
        .Q(imgwidth_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .I2(imgwidth_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgwidth_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(imgwidth_empty_n),
        .I4(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w12_d4_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg
   (sel,
    out,
    \mOutPtr_reg[2] ,
    \mOutPtr_reg[2]_0 ,
    ap_start,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    in,
    ap_clk);
  output sel;
  output [11:0]out;
  input \mOutPtr_reg[2] ;
  input \mOutPtr_reg[2]_0 ;
  input ap_start;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_done_reg;
  input [2:0]mOutPtr;
  input [11:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire [11:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\mOutPtr_reg[2] ),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w12_d4_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16
   (sel,
    out,
    height_full_n,
    ap_sync_reg_channel_write_height,
    ap_start,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    in,
    ap_clk);
  output sel;
  output [11:0]out;
  input height_full_n;
  input ap_sync_reg_channel_write_height;
  input ap_start;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_done_reg;
  input [2:0]mOutPtr;
  input [11:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_height;
  wire height_full_n;
  wire [11:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(height_full_n),
        .I1(ap_sync_reg_channel_write_height),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S
   (\mOutPtr_reg[0]_0 ,
    p_dst_data_empty_n,
    p_dst_data_full_n,
    \SRL_SIG_reg[1][15] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr18_out,
    mOutPtr0,
    E,
    p_dst_data_din);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output p_dst_data_empty_n;
  output p_dst_data_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr18_out;
  input mOutPtr0;
  input [0:0]E;
  input [15:0]p_dst_data_din;

  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__11_n_9;
  wire full_n_i_1__11_n_9;
  wire [1:1]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_1__11_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [15:0]p_dst_data_din;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11 U_sobel_accel_fifo_w16_d2_S_ShiftReg
       (.E(E),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\buf_reg_227_reg[15] (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr),
        .p_dst_data_din(p_dst_data_din));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__11
       (.I0(mOutPtr18_out),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr0),
        .I4(p_dst_data_empty_n),
        .O(empty_n_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_9),
        .Q(p_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__11
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr18_out),
        .I3(mOutPtr0),
        .I4(p_dst_data_full_n),
        .O(full_n_i_1__11_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_9),
        .Q(p_dst_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr18_out),
        .I2(mOutPtr0),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1__11_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_9 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6
   (mOutPtr,
    p_dstgx_data_empty_n,
    p_dstgx_data_full_n,
    D,
    Q,
    \SRL_SIG_reg[1][15] ,
    p_dstgx_data_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    push,
    pop,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][11] );
  output [1:0]mOutPtr;
  output p_dstgx_data_empty_n;
  output p_dstgx_data_full_n;
  output [14:0]D;
  output [14:0]Q;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output [0:0]p_dstgx_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input push;
  input pop;
  input [11:0]\SRL_SIG_reg[0][15] ;
  input \SRL_SIG_reg[0][14] ;
  input \SRL_SIG_reg[0][13] ;
  input \SRL_SIG_reg[0][12] ;
  input \SRL_SIG_reg[0][11] ;

  wire [14:0]D;
  wire [14:0]Q;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire [11:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_9;
  wire full_n_i_1__9_n_9;
  wire [1:0]mOutPtr;
  wire \mOutPtr[1]_i_1__9_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;
  wire pop;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10 U_sobel_accel_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .push(push),
        .\val_src1_reg_156_reg[15] (mOutPtr[0]),
        .\val_src1_reg_156_reg[15]_0 (mOutPtr[1]));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(pop),
        .I3(push),
        .I4(p_dstgx_data_empty_n),
        .O(empty_n_i_1__9_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_9),
        .Q(p_dstgx_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(pop),
        .I4(p_dstgx_data_full_n),
        .O(full_n_i_1__9_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_9),
        .Q(p_dstgx_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7
   (mOutPtr,
    p_dstgy_data_empty_n,
    p_dstgy_data_full_n,
    full_n_reg_0,
    Q,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][15]_0 ,
    p_dstgy_data_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    p_dstgx_data_full_n,
    push,
    pop,
    D);
  output [1:0]mOutPtr;
  output p_dstgy_data_empty_n;
  output p_dstgy_data_full_n;
  output full_n_reg_0;
  output [14:0]Q;
  output [14:0]\SRL_SIG_reg[1][15] ;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  output [0:0]p_dstgy_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input p_dstgx_data_full_n;
  input push;
  input pop;
  input [15:0]D;

  wire [15:0]D;
  wire [14:0]Q;
  wire [14:0]\SRL_SIG_reg[1][15] ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_9;
  wire full_n_i_1__10_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[1]_i_1__10_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_dstgx_data_full_n;
  wire [0:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg U_sobel_accel_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][15]_1 (\SRL_SIG_reg[1][15]_0 ),
        .ap_clk(ap_clk),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .push(push),
        .\val_src2_reg_162_reg[15] (mOutPtr[0]),
        .\val_src2_reg_162_reg[15]_0 (mOutPtr[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(pop),
        .I3(push),
        .I4(p_dstgy_data_empty_n),
        .O(empty_n_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_9),
        .Q(p_dstgy_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(pop),
        .I4(p_dstgy_data_full_n),
        .O(full_n_i_1__10_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_9),
        .Q(p_dstgy_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg
   (Q,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][15]_1 ,
    p_dstgy_data_dout,
    push,
    D,
    ap_clk,
    \val_src2_reg_162_reg[15] ,
    \val_src2_reg_162_reg[15]_0 );
  output [14:0]Q;
  output [14:0]\SRL_SIG_reg[1][15]_0 ;
  output [15:0]\SRL_SIG_reg[1][15]_1 ;
  output [0:0]p_dstgy_data_dout;
  input push;
  input [15:0]D;
  input ap_clk;
  input \val_src2_reg_162_reg[15] ;
  input \val_src2_reg_162_reg[15]_0 ;

  wire [15:0]D;
  wire [14:0]Q;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [14:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_1 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]p_dstgy_data_dout;
  wire push;
  wire \val_src2_reg_162_reg[15] ;
  wire \val_src2_reg_162_reg[15]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][15]_0 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sub_ln101_reg_173[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(p_dstgy_data_dout));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[10]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [9]),
        .I1(Q[9]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[11]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [10]),
        .I1(Q[10]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[12]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [11]),
        .I1(Q[11]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[13]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [12]),
        .I1(Q[12]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[14]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [13]),
        .I1(Q[13]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[15]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [14]),
        .I1(Q[14]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[1]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [0]),
        .I1(Q[0]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[2]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [1]),
        .I1(Q[1]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[3]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [2]),
        .I1(Q[2]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[4]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [3]),
        .I1(Q[3]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[5]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [4]),
        .I1(Q[4]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[6]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [5]),
        .I1(Q[5]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[7]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [6]),
        .I1(Q[6]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[8]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [7]),
        .I1(Q[7]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src2_reg_162[9]_i_1 
       (.I0(\SRL_SIG_reg[1][15]_0 [8]),
        .I1(Q[8]),
        .I2(\val_src2_reg_162_reg[15] ),
        .I3(\val_src2_reg_162_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_1 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10
   (D,
    Q,
    \SRL_SIG_reg[1][15]_0 ,
    p_dstgx_data_dout,
    push,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \val_src1_reg_156_reg[15] ,
    \val_src1_reg_156_reg[15]_0 );
  output [14:0]D;
  output [14:0]Q;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  output [0:0]p_dstgx_data_dout;
  input push;
  input [11:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][14]_0 ;
  input \SRL_SIG_reg[0][13]_0 ;
  input \SRL_SIG_reg[0][12]_0 ;
  input \SRL_SIG_reg[0][11]_0 ;
  input \val_src1_reg_156_reg[15] ;
  input \val_src1_reg_156_reg[15]_0 ;

  wire [14:0]D;
  wire [14:0]Q;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire [11:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]p_dstgx_data_dout;
  wire push;
  wire \val_src1_reg_156_reg[15] ;
  wire \val_src1_reg_156_reg[15]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(D[9]),
        .R(1'b0));
  FDSE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 ),
        .Q(D[10]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][12]_0 ),
        .Q(D[11]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][13]_0 ),
        .Q(D[12]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][14]_0 ),
        .Q(D[13]),
        .S(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sub_ln100_reg_168[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(p_dstgx_data_dout));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[10]_i_1 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[11]_i_1 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[12]_i_1 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[13]_i_1 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[14]_i_1 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[15]_i_2 
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[1]_i_1 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[2]_i_1 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[3]_i_1 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[4]_i_1 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[5]_i_1 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[6]_i_1 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[7]_i_1 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[8]_i_1 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_src1_reg_156[9]_i_1 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(\val_src1_reg_156_reg[15] ),
        .I3(\val_src1_reg_156_reg[15]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11
   (\SRL_SIG_reg[1][15]_0 ,
    E,
    p_dst_data_din,
    ap_clk,
    \buf_reg_227_reg[15] ,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input [0:0]E;
  input [15:0]p_dst_data_din;
  input ap_clk;
  input \buf_reg_227_reg[15] ;
  input [0:0]mOutPtr;

  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \buf_reg_227_reg[15] ;
  wire [0:0]mOutPtr;
  wire [15:0]p_dst_data_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_dst_data_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_227[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\buf_reg_227_reg[15] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w24_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    in_mat_data_empty_n,
    in_mat_data_full_n,
    ap_block_pp0_stage0_subdone,
    d1,
    \cmp_i_i633_i_reg_614_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    cmp_i_i633_i_reg_614,
    Q,
    ram_reg_2_0,
    push,
    pop,
    D);
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_empty_n;
  output in_mat_data_full_n;
  output ap_block_pp0_stage0_subdone;
  output [23:0]d1;
  output [23:0]\cmp_i_i633_i_reg_614_reg[0] ;
  output [23:0]\mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input cmp_i_i633_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_0;
  input push;
  input pop;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire cmp_i_i633_i_reg_614;
  wire [23:0]\cmp_i_i633_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire empty_n_i_1__6_n_9;
  wire full_n_i_1__6_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire \mOutPtr[1]_i_1__6_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [23:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire pop;
  wire push;
  wire ram_reg_2;
  wire ram_reg_2_0;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg U_sobel_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cmp_i_i633_i_reg_614(cmp_i_i633_i_reg_614),
        .\cmp_i_i633_i_reg_614_reg[0] (\cmp_i_i633_i_reg_614_reg[0] ),
        .d1(d1),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .push(push),
        .ram_reg_0(\mOutPtr_reg_n_9_[1] ),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(\mOutPtr_reg[0]_0 ),
        .ram_reg_2_1(ram_reg_2_0));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__6
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(pop),
        .I3(push),
        .I4(in_mat_data_empty_n),
        .O(empty_n_i_1__6_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_9),
        .Q(in_mat_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__6
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(pop),
        .I4(in_mat_data_full_n),
        .O(full_n_i_1__6_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_9),
        .Q(in_mat_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(pop),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w24_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg
   (d1,
    \cmp_i_i633_i_reg_614_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_2,
    ram_reg_0,
    ram_reg_2_0,
    cmp_i_i633_i_reg_614,
    Q,
    ram_reg_2_1,
    push,
    D,
    ap_clk);
  output [23:0]d1;
  output [23:0]\cmp_i_i633_i_reg_614_reg[0] ;
  output [23:0]\mOutPtr_reg[1] ;
  input ram_reg_2;
  input ram_reg_0;
  input ram_reg_2_0;
  input cmp_i_i633_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_1;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp_i_i633_i_reg_614;
  wire [23:0]\cmp_i_i633_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire [23:0]\mOutPtr_reg[1] ;
  wire push;
  wire ram_reg_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_10__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [0]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_11__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\SRL_SIG_reg[1]_1 [8]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [8]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\mOutPtr_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_15
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(d1[7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\mOutPtr_reg[1] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_16
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(d1[6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\mOutPtr_reg[1] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_17
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(d1[5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\mOutPtr_reg[1] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_18
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(d1[4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_19
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(d1[3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_20
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(d1[2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_20__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_21
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_21__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_22
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_22__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .O(\mOutPtr_reg[1] [8]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_3__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [7]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_4__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [6]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_5__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [5]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_6__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [4]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_7__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [3]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_8__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [2]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_9__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(\SRL_SIG_reg[1]_1 [16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_1__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [16]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(\SRL_SIG_reg[1]_1 [16]),
        .O(\mOutPtr_reg[1] [16]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_2__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [15]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_2__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(\mOutPtr_reg[1] [15]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_3__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [14]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_3__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .O(\mOutPtr_reg[1] [14]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_4
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_4__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [13]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_4__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .O(\mOutPtr_reg[1] [13]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_5
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_5__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [12]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_5__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .O(\mOutPtr_reg[1] [12]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_6
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_6__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .I5(\SRL_SIG_reg[1]_1 [11]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [11]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_6__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(\mOutPtr_reg[1] [11]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_7
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_7__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\SRL_SIG_reg[1]_1 [10]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [10]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_7__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .O(\mOutPtr_reg[1] [10]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_8
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\SRL_SIG_reg[1]_1 [9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_8__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [9]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_8__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\SRL_SIG_reg[1]_1 [9]),
        .O(\mOutPtr_reg[1] [9]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_9
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_9__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [17]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_9__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .O(\mOutPtr_reg[1] [17]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_1__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [23]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .O(\mOutPtr_reg[1] [23]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .I4(\SRL_SIG_reg[1]_1 [22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_2__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [22]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_2__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .I4(\SRL_SIG_reg[1]_1 [22]),
        .O(\mOutPtr_reg[1] [22]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_3__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [21]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_3__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .O(\mOutPtr_reg[1] [21]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_4
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_4__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [20]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_4__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .O(\mOutPtr_reg[1] [20]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_5__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [19]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_5__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .O(\mOutPtr_reg[1] [19]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_6
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(\SRL_SIG_reg[1]_1 [18]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_6__0
       (.I0(cmp_i_i633_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\cmp_i_i633_i_reg_614_reg[0] [18]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_6__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(\SRL_SIG_reg[1]_1 [18]),
        .O(\mOutPtr_reg[1] [18]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S
   (S,
    Q,
    \SRL_SIG_reg[0][11] ,
    addr,
    \SRL_SIG_reg[0][14] ,
    DI,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][30] ,
    empty_n_reg_0,
    in_mat_cols_c17_channel_empty_n,
    empty_n_reg_1,
    ap_sync_channel_write_in_mat_cols_c17_channel0,
    in_mat_cols_c17_channel_full_n,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][30]_0 ,
    D,
    icmp_ln77_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln77_fu_107_p2_carry,
    icmp_ln77_fu_107_p2_carry_0,
    icmp_ln77_fu_107_p2_carry_1,
    icmp_ln77_fu_107_p2_carry_2,
    icmp_ln77_fu_107_p2_carry__0_0,
    icmp_ln77_fu_107_p2_carry__0_1,
    in_mat_rows_c16_channel_empty_n,
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    int_ap_idle_i_5,
    height_empty_n,
    imgwidth_empty_n,
    ap_sync_reg_channel_write_in_mat_cols_c17_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    CO,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [3:0]S;
  output [5:0]Q;
  output [5:0]\SRL_SIG_reg[0][11] ;
  output addr;
  output [3:0]\SRL_SIG_reg[0][14] ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][30] ;
  output empty_n_reg_0;
  output in_mat_cols_c17_channel_empty_n;
  output empty_n_reg_1;
  output ap_sync_channel_write_in_mat_cols_c17_channel0;
  output in_mat_cols_c17_channel_full_n;
  output [3:0]\SRL_SIG_reg[0][22] ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [15:0]D;
  input [5:0]icmp_ln77_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln77_fu_107_p2_carry;
  input icmp_ln77_fu_107_p2_carry_0;
  input icmp_ln77_fu_107_p2_carry_1;
  input icmp_ln77_fu_107_p2_carry_2;
  input icmp_ln77_fu_107_p2_carry__0_0;
  input icmp_ln77_fu_107_p2_carry__0_1;
  input in_mat_rows_c16_channel_empty_n;
  input start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]int_ap_idle_i_5;
  input height_empty_n;
  input imgwidth_empty_n;
  input ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [0:0]CO;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11] ;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][22] ;
  wire [3:0]\SRL_SIG_reg[0][30] ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_cols_c17_channel0;
  wire ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  wire empty_n_i_1__5_n_9;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__5_n_9;
  wire full_n_reg_0;
  wire height_empty_n;
  wire icmp_ln77_fu_107_p2_carry;
  wire icmp_ln77_fu_107_p2_carry_0;
  wire icmp_ln77_fu_107_p2_carry_1;
  wire icmp_ln77_fu_107_p2_carry_2;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0;
  wire icmp_ln77_fu_107_p2_carry__0_0;
  wire icmp_ln77_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire imgwidth_empty_n;
  wire in_mat_cols_c17_channel_empty_n;
  wire in_mat_cols_c17_channel_full_n;
  wire in_mat_rows_c16_channel_empty_n;
  wire [0:0]int_ap_idle_i_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_9 ;
  wire \mOutPtr[1]_i_1__5_n_9 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .E(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init(ap_loop_init),
        .ap_sync_reg_channel_write_in_mat_cols_c17_channel(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .icmp_ln77_fu_107_p2_carry(addr),
        .icmp_ln77_fu_107_p2_carry_0(icmp_ln77_fu_107_p2_carry),
        .icmp_ln77_fu_107_p2_carry_1(icmp_ln77_fu_107_p2_carry_0),
        .icmp_ln77_fu_107_p2_carry_2(icmp_ln77_fu_107_p2_carry_1),
        .icmp_ln77_fu_107_p2_carry_3(icmp_ln77_fu_107_p2_carry_2),
        .icmp_ln77_fu_107_p2_carry__0(icmp_ln77_fu_107_p2_carry__0),
        .icmp_ln77_fu_107_p2_carry__0_0(icmp_ln77_fu_107_p2_carry__0_0),
        .icmp_ln77_fu_107_p2_carry__0_1(icmp_ln77_fu_107_p2_carry__0_1),
        .if_din(if_din),
        .in_mat_cols_c17_channel_full_n(in_mat_cols_c17_channel_full_n),
        .mOutPtr(mOutPtr));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(in_mat_cols_c17_channel_empty_n),
        .I1(in_mat_rows_c16_channel_empty_n),
        .I2(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(CO),
        .I4(in_mat_cols_c17_channel_empty_n),
        .I5(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .O(empty_n_i_1__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_9),
        .Q(in_mat_cols_c17_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .I3(full_n_reg_0),
        .I4(in_mat_cols_c17_channel_empty_n),
        .I5(in_mat_cols_c17_channel_full_n),
        .O(full_n_i_1__5_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_9),
        .Q(in_mat_cols_c17_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln77_fu_107_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT4 #(
    .INIT(16'hFFFB)) 
    int_ap_idle_i_6
       (.I0(in_mat_cols_c17_channel_empty_n),
        .I1(int_ap_idle_i_5),
        .I2(height_empty_n),
        .I3(imgwidth_empty_n),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(CO),
        .I2(in_mat_cols_c17_channel_empty_n),
        .I3(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .I2(in_mat_cols_c17_channel_empty_n),
        .I3(CO),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__5_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2
   (in_mat_cols_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    in_mat_cols_c_full_n,
    \mOutPtr_reg[0]_0 ,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
    in_mat_rows_c_empty_n,
    push,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output in_mat_cols_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output in_mat_cols_c_full_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  input in_mat_rows_c_empty_n;
  input push;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__8_n_9;
  wire full_n_i_1__8_n_9;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_9 ;
  wire \mOutPtr[1]_i_1__8_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__8_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_9),
        .Q(in_mat_cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_cols_c_empty_n),
        .I5(in_mat_cols_c_full_n),
        .O(full_n_i_1__8_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_9),
        .Q(in_mat_cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_cols_c_empty_n),
        .I3(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3
   (D,
    CO,
    empty_n_reg_0,
    in_mat_rows_c16_channel_empty_n,
    ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg,
    in_mat_rows_c16_channel_full_n,
    out,
    in_mat_cols_c17_channel_empty_n,
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg,
    ap_sync_reg_channel_write_in_mat_rows_c16_channel,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    p_dst_cols_channel_full_n,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [15:0]D;
  output [0:0]CO;
  output empty_n_reg_0;
  output in_mat_rows_c16_channel_empty_n;
  output ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg;
  output in_mat_rows_c16_channel_full_n;
  input [11:0]out;
  input in_mat_cols_c17_channel_empty_n;
  input start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg;
  input ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input p_dst_cols_channel_full_n;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_28;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30;
  wire addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_rows_c16_channel0;
  wire ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_9;
  wire full_n_reg_0;
  wire [31:0]if_din;
  wire in_mat_cols_c17_channel_empty_n;
  wire in_mat_rows_c16_channel_empty_n;
  wire in_mat_rows_c16_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire p_dst_cols_channel_full_n;
  wire start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c16_channel_full_n),
        .addr(addr),
        .\ap_CS_fsm_reg[1] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_channel_write_in_mat_rows_c16_channel0(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .ap_sync_reg_channel_write_in_mat_rows_c16_channel(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .empty_n_reg(empty_n_reg_0),
        .if_din(if_din),
        .in_mat_cols_c17_channel_empty_n(in_mat_cols_c17_channel_empty_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_28),
        .\mOutPtr_reg[1] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30),
        .out(out),
        .start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(in_mat_rows_c16_channel_empty_n),
        .start_once_reg_reg_0(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_39 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_4
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .I1(in_mat_rows_c16_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I3(p_dst_cols_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry2_proc_U0_ap_start),
        .O(ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30),
        .Q(in_mat_rows_c16_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .I3(full_n_reg_0),
        .I4(in_mat_rows_c16_channel_empty_n),
        .I5(in_mat_rows_c16_channel_full_n),
        .O(full_n_i_1__4_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_9),
        .Q(in_mat_rows_c16_channel_full_n),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_28),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4
   (in_mat_rows_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    in_mat_rows_c_full_n,
    \mOutPtr_reg[0]_0 ,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
    in_mat_cols_c_empty_n,
    push,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output in_mat_rows_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output in_mat_rows_c_full_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  input in_mat_cols_c_empty_n;
  input push;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_9;
  wire full_n_i_1__7_n_9;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_9 ;
  wire \mOutPtr[1]_i_1__7_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_9),
        .Q(in_mat_rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_rows_c_empty_n),
        .I5(in_mat_rows_c_full_n),
        .O(full_n_i_1__7_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_9),
        .Q(in_mat_rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_rows_c_empty_n),
        .I3(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[1][15]_0 ,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13
   (D,
    CO,
    empty_n_reg,
    ap_sync_channel_write_in_mat_rows_c16_channel0,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \mOutPtr_reg[1] ,
    addr,
    out,
    mOutPtr,
    in_mat_cols_c17_channel_empty_n,
    start_once_reg_reg,
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg_0,
    \SRL_SIG_reg[1][0]_0 ,
    ap_sync_reg_channel_write_in_mat_rows_c16_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [15:0]D;
  output [0:0]CO;
  output empty_n_reg;
  output ap_sync_channel_write_in_mat_rows_c16_channel0;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output \mOutPtr_reg[1] ;
  input addr;
  input [11:0]out;
  input [1:0]mOutPtr;
  input in_mat_cols_c17_channel_empty_n;
  input start_once_reg_reg;
  input start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg_0;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire \ap_CS_fsm[2]_i_10__0_n_9 ;
  wire \ap_CS_fsm[2]_i_11__0_n_9 ;
  wire \ap_CS_fsm[2]_i_12__0_n_9 ;
  wire \ap_CS_fsm[2]_i_14_n_9 ;
  wire \ap_CS_fsm[2]_i_15_n_9 ;
  wire \ap_CS_fsm[2]_i_16_n_9 ;
  wire \ap_CS_fsm[2]_i_17_n_9 ;
  wire \ap_CS_fsm[2]_i_18__0_n_9 ;
  wire \ap_CS_fsm[2]_i_19__0_n_9 ;
  wire \ap_CS_fsm[2]_i_20__0_n_9 ;
  wire \ap_CS_fsm[2]_i_21_n_9 ;
  wire \ap_CS_fsm[2]_i_23_n_9 ;
  wire \ap_CS_fsm[2]_i_24_n_9 ;
  wire \ap_CS_fsm[2]_i_25_n_9 ;
  wire \ap_CS_fsm[2]_i_26_n_9 ;
  wire \ap_CS_fsm[2]_i_27_n_9 ;
  wire \ap_CS_fsm[2]_i_28_n_9 ;
  wire \ap_CS_fsm[2]_i_29_n_9 ;
  wire \ap_CS_fsm[2]_i_30_n_9 ;
  wire \ap_CS_fsm[2]_i_31_n_9 ;
  wire \ap_CS_fsm[2]_i_32_n_9 ;
  wire \ap_CS_fsm[2]_i_33_n_9 ;
  wire \ap_CS_fsm[2]_i_34_n_9 ;
  wire \ap_CS_fsm[2]_i_35_n_9 ;
  wire \ap_CS_fsm[2]_i_36_n_9 ;
  wire \ap_CS_fsm[2]_i_37_n_9 ;
  wire \ap_CS_fsm[2]_i_38_n_9 ;
  wire \ap_CS_fsm[2]_i_5__1_n_9 ;
  wire \ap_CS_fsm[2]_i_6_n_9 ;
  wire \ap_CS_fsm[2]_i_7_n_9 ;
  wire \ap_CS_fsm[2]_i_8_n_9 ;
  wire \ap_CS_fsm[2]_i_9_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2]_i_13_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_9 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_channel_write_in_mat_rows_c16_channel0;
  wire ap_sync_reg_channel_write_in_mat_rows_c16_channel;
  wire empty_n_reg;
  wire [31:0]if_din;
  wire in_mat_cols_c17_channel_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [11:0]out;
  wire start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [0:0]start_once_reg_reg_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(ap_sync_reg_channel_write_in_mat_rows_c16_channel),
        .I2(ap_done_reg),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(ap_sync_channel_write_in_mat_rows_c16_channel0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_10__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_11__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_12__0_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_15_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_16_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_18__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_19__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_20__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_24_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(out[10]),
        .I4(out[11]),
        .I5(D[11]),
        .O(\ap_CS_fsm[2]_i_25_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(out[8]),
        .I4(out[9]),
        .I5(D[9]),
        .O(\ap_CS_fsm[2]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_27_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_28_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .I3(out[10]),
        .I4(D[11]),
        .I5(out[11]),
        .O(\ap_CS_fsm[2]_i_29_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(out[8]),
        .I4(D[9]),
        .I5(out[9]),
        .O(\ap_CS_fsm[2]_i_30_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(out[6]),
        .I4(out[7]),
        .I5(D[7]),
        .O(\ap_CS_fsm[2]_i_31_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(out[4]),
        .I4(out[5]),
        .I5(D[5]),
        .O(\ap_CS_fsm[2]_i_32_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(out[2]),
        .I4(out[3]),
        .I5(D[3]),
        .O(\ap_CS_fsm[2]_i_33_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(D[1]),
        .O(\ap_CS_fsm[2]_i_34_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(out[6]),
        .I4(D[7]),
        .I5(out[7]),
        .O(\ap_CS_fsm[2]_i_35_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(out[4]),
        .I4(D[5]),
        .I5(out[5]),
        .O(\ap_CS_fsm[2]_i_36_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(out[2]),
        .I4(D[3]),
        .I5(out[3]),
        .O(\ap_CS_fsm[2]_i_37_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(out[0]),
        .I4(D[1]),
        .I5(out[1]),
        .O(\ap_CS_fsm[2]_i_38_n_9 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_5__1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_9_n_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_13 
       (.CI(\ap_CS_fsm_reg[2]_i_22_n_9 ),
        .CO({\ap_CS_fsm_reg[2]_i_13_n_9 ,\ap_CS_fsm_reg[2]_i_13_n_10 ,\ap_CS_fsm_reg[2]_i_13_n_11 ,\ap_CS_fsm_reg[2]_i_13_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_23_n_9 ,\ap_CS_fsm[2]_i_24_n_9 ,\ap_CS_fsm[2]_i_25_n_9 ,\ap_CS_fsm[2]_i_26_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_27_n_9 ,\ap_CS_fsm[2]_i_28_n_9 ,\ap_CS_fsm[2]_i_29_n_9 ,\ap_CS_fsm[2]_i_30_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_10 ,\ap_CS_fsm_reg[2]_i_2_n_11 ,\ap_CS_fsm_reg[2]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5__1_n_9 ,\ap_CS_fsm[2]_i_6_n_9 ,\ap_CS_fsm[2]_i_7_n_9 ,\ap_CS_fsm[2]_i_8_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_9 ,\ap_CS_fsm[2]_i_10__0_n_9 ,\ap_CS_fsm[2]_i_11__0_n_9 ,\ap_CS_fsm[2]_i_12__0_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_22_n_9 ,\ap_CS_fsm_reg[2]_i_22_n_10 ,\ap_CS_fsm_reg[2]_i_22_n_11 ,\ap_CS_fsm_reg[2]_i_22_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_31_n_9 ,\ap_CS_fsm[2]_i_32_n_9 ,\ap_CS_fsm[2]_i_33_n_9 ,\ap_CS_fsm[2]_i_34_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_35_n_9 ,\ap_CS_fsm[2]_i_36_n_9 ,\ap_CS_fsm[2]_i_37_n_9 ,\ap_CS_fsm[2]_i_38_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_13_n_9 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_9 ,\ap_CS_fsm_reg[2]_i_4_n_10 ,\ap_CS_fsm_reg[2]_i_4_n_11 ,\ap_CS_fsm_reg[2]_i_4_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_14_n_9 ,\ap_CS_fsm[2]_i_15_n_9 ,\ap_CS_fsm[2]_i_16_n_9 ,\ap_CS_fsm[2]_i_17_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_18__0_n_9 ,\ap_CS_fsm[2]_i_19__0_n_9 ,\ap_CS_fsm[2]_i_20__0_n_9 ,\ap_CS_fsm[2]_i_21_n_9 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg_reg_0),
        .I3(CO),
        .I4(start_once_reg_reg),
        .I5(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__4 
       (.I0(start_once_reg_reg_0),
        .I1(CO),
        .I2(start_once_reg_reg),
        .I3(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .I4(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_in_mat_rows_c16_channel0),
        .I2(start_once_reg_reg),
        .I3(CO),
        .I4(start_once_reg_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFF800000FF80FF80)) 
    start_once_reg_i_1
       (.I0(in_mat_cols_c17_channel_empty_n),
        .I1(start_once_reg_reg),
        .I2(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(CO),
        .I5(start_once_reg_reg_0),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14
   (\SRL_SIG_reg[1][15]_0 ,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15
   (S,
    \SRL_SIG_reg[0][14]_0 ,
    DI,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    E,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][11]_0 ,
    Q,
    D,
    icmp_ln77_fu_107_p2_carry,
    icmp_ln77_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln77_fu_107_p2_carry_0,
    icmp_ln77_fu_107_p2_carry_1,
    icmp_ln77_fu_107_p2_carry_2,
    icmp_ln77_fu_107_p2_carry_3,
    icmp_ln77_fu_107_p2_carry__0_0,
    icmp_ln77_fu_107_p2_carry__0_1,
    mOutPtr,
    in_mat_cols_c17_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c17_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [0:0]E;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_1 ;
  output [5:0]\SRL_SIG_reg[0][11]_0 ;
  output [5:0]Q;
  output [15:0]D;
  input icmp_ln77_fu_107_p2_carry;
  input [5:0]icmp_ln77_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln77_fu_107_p2_carry_0;
  input icmp_ln77_fu_107_p2_carry_1;
  input icmp_ln77_fu_107_p2_carry_2;
  input icmp_ln77_fu_107_p2_carry_3;
  input icmp_ln77_fu_107_p2_carry__0_0;
  input icmp_ln77_fu_107_p2_carry__0_1;
  input [1:0]mOutPtr;
  input in_mat_cols_c17_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [15:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init;
  wire ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  wire icmp_ln77_fu_107_p2_carry;
  wire icmp_ln77_fu_107_p2_carry_0;
  wire icmp_ln77_fu_107_p2_carry_1;
  wire icmp_ln77_fu_107_p2_carry_2;
  wire icmp_ln77_fu_107_p2_carry_3;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0;
  wire icmp_ln77_fu_107_p2_carry__0_0;
  wire icmp_ln77_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire in_mat_cols_c17_channel_full_n;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][11]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][11]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(in_mat_cols_c17_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .I2(ap_done_reg),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(E));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][11]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][11]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][11]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][11]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][14]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln77_fu_107_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(icmp_ln77_fu_107_p2_carry),
        .I3(icmp_ln77_fu_107_p2_carry__0[5]),
        .I4(ap_loop_init),
        .I5(icmp_ln77_fu_107_p2_carry__0_1),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln77_fu_107_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(icmp_ln77_fu_107_p2_carry),
        .I3(icmp_ln77_fu_107_p2_carry__0[4]),
        .I4(ap_loop_init),
        .I5(icmp_ln77_fu_107_p2_carry__0_0),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][22]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][22]_0 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    icmp_ln77_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln77_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_1 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_1 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_1 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln77_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_1 [0]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln77_fu_107_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(icmp_ln77_fu_107_p2_carry),
        .I3(icmp_ln77_fu_107_p2_carry__0[3]),
        .I4(ap_loop_init),
        .I5(icmp_ln77_fu_107_p2_carry_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln77_fu_107_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(icmp_ln77_fu_107_p2_carry),
        .I3(icmp_ln77_fu_107_p2_carry__0[2]),
        .I4(ap_loop_init),
        .I5(icmp_ln77_fu_107_p2_carry_2),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln77_fu_107_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(icmp_ln77_fu_107_p2_carry),
        .I3(icmp_ln77_fu_107_p2_carry__0[1]),
        .I4(ap_loop_init),
        .I5(icmp_ln77_fu_107_p2_carry_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln77_fu_107_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(icmp_ln77_fu_107_p2_carry),
        .I3(icmp_ln77_fu_107_p2_carry__0[0]),
        .I4(ap_loop_init),
        .I5(icmp_ln77_fu_107_p2_carry_0),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S
   (p_dst_cols_channel_empty_n,
    p_dst_cols_channel_full_n,
    ap_sync_channel_write_p_dst_cols_channel0,
    out,
    ap_clk,
    ap_rst_n_inv,
    Q,
    CO,
    ap_rst_n,
    mOutPtr0,
    empty_n_reg_0,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    in);
  output p_dst_cols_channel_empty_n;
  output p_dst_cols_channel_full_n;
  output ap_sync_channel_write_p_dst_cols_channel0;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input mOutPtr0;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [15:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_p_dst_cols_channel0;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire empty_n_i_1__1_n_9;
  wire empty_n_i_2__1_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_9;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__1_n_9 ;
  wire \mOutPtr[1]_i_1__1_n_9 ;
  wire \mOutPtr[2]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_2__1_n_9 ;
  wire \mOutPtr[3]_i_3__1_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .full_n_reg(ap_sync_channel_write_p_dst_cols_channel0),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_9),
        .I3(p_dst_cols_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(ap_sync_channel_write_p_dst_cols_channel0),
        .O(empty_n_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_9),
        .Q(p_dst_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(p_dst_cols_channel_full_n),
        .O(full_n_i_1__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_9),
        .Q(p_dst_cols_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(ap_sync_channel_write_p_dst_cols_channel0),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_9 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[1]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[2]_i_1__1_n_9 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[2]_i_2__2 
       (.I0(ap_sync_channel_write_p_dst_cols_channel0),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__1_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[3]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'hA2AA0000FBFFAAAA)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(p_dst_cols_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(ap_sync_channel_write_p_dst_cols_channel0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_3__1 
       (.I0(ap_sync_channel_write_p_dst_cols_channel0),
        .I1(p_dst_cols_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .O(\mOutPtr[3]_i_3__1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5
   (p_dst_rows_channel_empty_n,
    p_dst_rows_channel_full_n,
    ap_sync_channel_write_p_dst_rows_channel0,
    Block_entry2_proc_U0_ap_continue,
    ap_done_reg_reg,
    out,
    ap_clk,
    ap_rst_n_inv,
    Q,
    CO,
    ap_rst_n,
    mOutPtr0,
    empty_n_reg_0,
    ap_sync_reg_channel_write_p_dst_cols_channel_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    ap_sync_channel_write_dst_1_rows_channel0,
    ap_sync_reg_channel_write_in_mat_cols_c17_channel,
    ap_sync_channel_write_in_mat_cols_c17_channel0,
    \height_reg_165_reg[15] ,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    dst_1_cols_channel_full_n,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    in);
  output p_dst_rows_channel_empty_n;
  output p_dst_rows_channel_full_n;
  output ap_sync_channel_write_p_dst_rows_channel0;
  output Block_entry2_proc_U0_ap_continue;
  output ap_done_reg_reg;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input mOutPtr0;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_p_dst_cols_channel_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input ap_sync_channel_write_dst_1_rows_channel0;
  input ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  input ap_sync_channel_write_in_mat_cols_c17_channel0;
  input \height_reg_165_reg[15] ;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input dst_1_cols_channel_full_n;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [15:0]in;

  wire Block_entry2_proc_U0_ap_continue;
  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_3_n_9;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_rows_channel0;
  wire ap_sync_channel_write_in_mat_cols_c17_channel0;
  wire ap_sync_channel_write_p_dst_rows_channel0;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c17_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel_reg;
  wire dst_1_cols_channel_full_n;
  wire empty_n_i_1__0_n_9;
  wire empty_n_i_2__0_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_9;
  wire \height_reg_165_reg[15] ;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__0_n_9 ;
  wire \mOutPtr[1]_i_1__0_n_9 ;
  wire \mOutPtr[2]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_2__0_n_9 ;
  wire \mOutPtr[3]_i_3__0_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .full_n_reg(ap_sync_channel_write_p_dst_rows_channel0),
        .\height_reg_165_reg[15] (p_dst_rows_channel_full_n),
        .\height_reg_165_reg[15]_0 (\height_reg_165_reg[15] ),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out));
  LUT6 #(
    .INIT(64'h1110111011100000)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_i_3_n_9),
        .I1(ap_sync_reg_channel_write_p_dst_cols_channel_reg),
        .I2(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I3(ap_sync_channel_write_dst_1_rows_channel0),
        .I4(ap_sync_reg_channel_write_in_mat_cols_c17_channel),
        .I5(ap_sync_channel_write_in_mat_cols_c17_channel0),
        .O(Block_entry2_proc_U0_ap_continue));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_3
       (.I0(\height_reg_165_reg[15] ),
        .I1(p_dst_rows_channel_full_n),
        .I2(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I3(dst_1_cols_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry2_proc_U0_ap_start),
        .O(ap_done_reg_i_3_n_9));
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_i_1
       (.I0(Block_entry2_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_rst_n),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__0_n_9),
        .I3(p_dst_rows_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(ap_sync_channel_write_p_dst_rows_channel0),
        .O(empty_n_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_9),
        .Q(p_dst_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__0_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(p_dst_rows_channel_full_n),
        .O(full_n_i_1__0_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_9),
        .Q(p_dst_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(ap_sync_channel_write_p_dst_rows_channel0),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[1]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[2]_i_1__0_n_9 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[2]_i_2__1 
       (.I0(ap_sync_channel_write_p_dst_rows_channel0),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__0_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[3]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'hA2AA0000FBFFAAAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(p_dst_rows_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(ap_sync_channel_write_p_dst_rows_channel0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ap_sync_channel_write_p_dst_rows_channel0),
        .I1(p_dst_rows_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .O(\mOutPtr[3]_i_3__0_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg
   (full_n_reg,
    out,
    mOutPtr_reg,
    \height_reg_165_reg[15] ,
    \height_reg_165_reg[15]_0 ,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    in,
    ap_clk);
  output full_n_reg;
  output [15:0]out;
  input [3:0]mOutPtr_reg;
  input \height_reg_165_reg[15] ;
  input \height_reg_165_reg[15]_0 ;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [15:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire full_n_reg;
  wire \height_reg_165_reg[15] ;
  wire \height_reg_165_reg[15]_0 ;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\height_reg_165_reg[15] ),
        .I1(\height_reg_165_reg[15]_0 ),
        .I2(ap_done_reg),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12
   (full_n_reg,
    out,
    mOutPtr_reg,
    p_dst_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    in,
    ap_clk);
  output full_n_reg;
  output [15:0]out;
  input [3:0]mOutPtr_reg;
  input p_dst_cols_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [15:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire full_n_reg;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_cols_channel_full_n;

  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(p_dst_cols_channel_full_n),
        .I1(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I2(ap_done_reg),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S
   (\mOutPtr_reg[0]_0 ,
    dst_1_cols_channel_empty_n,
    dst_1_cols_channel_full_n,
    D,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    ap_sync_channel_write_dst_1_cols_channel0,
    empty_n_reg_0,
    S,
    ap_clk_2,
    ap_clk_3,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    \mOutPtr_reg[2]_0 ,
    Block_entry2_proc_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    mOutPtr0,
    in_mat_rows_c16_channel_empty_n,
    p_dst_cols_channel_empty_n,
    dst_1_rows_channel_empty_n,
    int_ap_idle_reg,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output dst_1_cols_channel_empty_n;
  output dst_1_cols_channel_full_n;
  output [31:0]D;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output ap_sync_channel_write_dst_1_cols_channel0;
  output empty_n_reg_0;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input \mOutPtr_reg[2]_0 ;
  input Block_entry2_proc_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input mOutPtr0;
  input in_mat_rows_c16_channel_empty_n;
  input p_dst_cols_channel_empty_n;
  input dst_1_rows_channel_empty_n;
  input int_ap_idle_reg;
  input [31:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_cols_channel0;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_i_1__3_n_9;
  wire empty_n_i_2__3_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__3_n_9;
  wire full_n_i_2__3_n_9;
  wire [31:0]in;
  wire in_mat_rows_c16_channel_empty_n;
  wire int_ap_idle_reg;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__3_n_9 ;
  wire \mOutPtr[2]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_2__3_n_9 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire p_dst_cols_channel_empty_n;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[5][31]_srl6_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .full_n_reg(ap_sync_channel_write_dst_1_cols_channel0),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(dst_1_cols_channel_full_n),
        .out(out));
  LUT4 #(
    .INIT(16'hFF4C)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__3_n_9),
        .I1(dst_1_cols_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(ap_sync_channel_write_dst_1_cols_channel0),
        .O(empty_n_i_1__3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_9),
        .Q(dst_1_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__3
       (.I0(mOutPtr_reg[3]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(full_n_i_2__3_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(dst_1_cols_channel_full_n),
        .O(full_n_i_1__3_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__3_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_9),
        .Q(dst_1_cols_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_5
       (.I0(dst_1_cols_channel_empty_n),
        .I1(in_mat_rows_c16_channel_empty_n),
        .I2(p_dst_cols_channel_empty_n),
        .I3(dst_1_rows_channel_empty_n),
        .I4(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(dst_1_cols_channel_empty_n),
        .I5(ap_sync_channel_write_dst_1_cols_channel0),
        .O(\mOutPtr[1]_i_1__3_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__3_n_9 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__4 
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I3(dst_1_cols_channel_full_n),
        .I4(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I5(dst_1_cols_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__3_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_1__3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0
   (\mOutPtr_reg[0]_0 ,
    dst_1_rows_channel_empty_n,
    dst_1_rows_channel_full_n,
    D,
    out,
    \ap_CS_fsm[3]_i_11 ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
    DI,
    ap_sync_channel_write_dst_1_rows_channel0,
    S,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    CO,
    Q,
    ap_rst_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    \mOutPtr_reg[2]_0 ,
    Block_entry2_proc_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    mOutPtr0,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output dst_1_rows_channel_empty_n;
  output dst_1_rows_channel_full_n;
  output [11:0]D;
  output [11:0]out;
  output [0:0]\ap_CS_fsm[3]_i_11 ;
  output grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  output [1:0]DI;
  output ap_sync_channel_write_dst_1_rows_channel0;
  output [1:0]S;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input \mOutPtr_reg[2]_0 ;
  input Block_entry2_proc_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input mOutPtr0;
  input [31:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]\ap_CS_fsm[3]_i_11 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_rows_channel0;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__2_n_9;
  wire empty_n_i_2__2_n_9;
  wire full_n_i_1__2_n_9;
  wire full_n_i_2__2_n_9;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [31:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__2_n_9 ;
  wire \mOutPtr[2]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_2__2_n_9 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17 U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[5][31]_srl6_0 (\mOutPtr_reg[0]_0 ),
        .\ap_CS_fsm[3]_i_11_0 (\ap_CS_fsm[3]_i_11 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .full_n_reg(ap_sync_channel_write_dst_1_rows_channel0),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(dst_1_rows_channel_full_n),
        .out(out));
  LUT4 #(
    .INIT(16'hFF4C)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__2_n_9),
        .I1(dst_1_rows_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(ap_sync_channel_write_dst_1_rows_channel0),
        .O(empty_n_i_1__2_n_9));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_9),
        .Q(dst_1_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__2
       (.I0(mOutPtr_reg[3]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(full_n_i_2__2_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(dst_1_rows_channel_full_n),
        .O(full_n_i_1__2_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__2_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_9),
        .Q(dst_1_rows_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(dst_1_rows_channel_empty_n),
        .I5(ap_sync_channel_write_dst_1_rows_channel0),
        .O(\mOutPtr[1]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__3 
       (.I0(Block_entry2_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I3(dst_1_rows_channel_full_n),
        .I4(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I5(dst_1_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__2_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_1__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__2_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8
   (ap_sync_ready,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    D,
    out,
    rev_fu_108_p2,
    shift_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_sync_Block_entry2_proc_U0_ap_ready,
    ap_start,
    ap_sync_reg_Block_entry25_proc_U0_ap_ready,
    ap_done_reg,
    ap_rst_n,
    in,
    ap_clk,
    convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
    ap_rst_n_inv);
  output ap_sync_ready;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [31:0]D;
  output [31:0]out;
  output rev_fu_108_p2;
  output shift_c_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_Block_entry2_proc_U0_ap_ready;
  input ap_start;
  input ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_rst_n;
  input [31:0]in;
  input ap_clk;
  input convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read;
  input ap_rst_n_inv;

  wire [31:0]D;
  wire U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry25_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire empty_n_i_1_n_9;
  wire empty_n_i_2_n_9;
  wire full_n_i_1_n_9;
  wire full_n_i_2_n_9;
  wire [31:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr[3]_i_1_n_9 ;
  wire \mOutPtr[3]_i_2_n_9 ;
  wire \mOutPtr[3]_i_3_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [31:0]out;
  wire rev_fu_108_p2;
  wire shift_c_empty_n;
  wire shift_c_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .\p_shift_read_reg_155_reg[0] (\mOutPtr_reg[0]_0 ),
        .rev_fu_108_p2(rev_fu_108_p2),
        .sel(U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9),
        .shift_c_full_n(shift_c_full_n));
  LUT5 #(
    .INIT(32'h00E0A0A0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shift_c_full_n),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h4C4C4C4CFF4C4C4C)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_9),
        .I1(shift_c_empty_n),
        .I2(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(shift_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(empty_n_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_9),
        .Q(shift_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n_i_2_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(shift_c_full_n),
        .O(full_n_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2_n_9));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    full_n_i_3
       (.I0(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I1(shift_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_start),
        .I4(shift_c_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_9),
        .Q(shift_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0A00000E0A0E000)) 
    int_ap_start_i_2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shift_c_full_n),
        .I2(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry25_proc_U0_ap_ready),
        .I5(ap_done_reg),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I1(shift_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_start),
        .I4(shift_c_full_n),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I4(shift_c_empty_n),
        .I5(U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3_n_9 ),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_start),
        .I2(shift_c_full_n),
        .I3(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I4(shift_c_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3_n_9 ),
        .O(\mOutPtr[3]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(shift_c_empty_n),
        .I2(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hF7080808)) 
    \mOutPtr[3]_i_3 
       (.I0(shift_c_full_n),
        .I1(ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shift_c_empty_n),
        .I4(convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .O(\mOutPtr[3]_i_3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg
   (sel,
    out,
    D,
    rev_fu_108_p2,
    shift_c_full_n,
    ap_start,
    \p_shift_read_reg_155_reg[0] ,
    mOutPtr_reg,
    in,
    ap_clk);
  output sel;
  output [31:0]out;
  output [31:0]D;
  output rev_fu_108_p2;
  input shift_c_full_n;
  input ap_start;
  input \p_shift_read_reg_155_reg[0] ;
  input [3:0]mOutPtr_reg;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_start;
  wire [31:0]in;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire \p_shift_read_reg_155_reg[0] ;
  wire rev_fu_108_p2;
  wire sel;
  wire shift_c_full_n;
  wire \sub_i377_i_reg_175[11]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_5_n_9 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_9 ;
  wire [3:3]\NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(shift_c_full_n),
        .I1(ap_start),
        .I2(\p_shift_read_reg_155_reg[0] ),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_170[0]_i_1 
       (.I0(out[31]),
        .O(rev_fu_108_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_2 
       (.I0(out[11]),
        .O(\sub_i377_i_reg_175[11]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_3 
       (.I0(out[10]),
        .O(\sub_i377_i_reg_175[11]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_4 
       (.I0(out[9]),
        .O(\sub_i377_i_reg_175[11]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_5 
       (.I0(out[8]),
        .O(\sub_i377_i_reg_175[11]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_2 
       (.I0(out[15]),
        .O(\sub_i377_i_reg_175[15]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_3 
       (.I0(out[14]),
        .O(\sub_i377_i_reg_175[15]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_4 
       (.I0(out[13]),
        .O(\sub_i377_i_reg_175[15]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_5 
       (.I0(out[12]),
        .O(\sub_i377_i_reg_175[15]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_2 
       (.I0(out[19]),
        .O(\sub_i377_i_reg_175[19]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_3 
       (.I0(out[18]),
        .O(\sub_i377_i_reg_175[19]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_4 
       (.I0(out[17]),
        .O(\sub_i377_i_reg_175[19]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_5 
       (.I0(out[16]),
        .O(\sub_i377_i_reg_175[19]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_2 
       (.I0(out[23]),
        .O(\sub_i377_i_reg_175[23]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_3 
       (.I0(out[22]),
        .O(\sub_i377_i_reg_175[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_4 
       (.I0(out[21]),
        .O(\sub_i377_i_reg_175[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_5 
       (.I0(out[20]),
        .O(\sub_i377_i_reg_175[23]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_2 
       (.I0(out[27]),
        .O(\sub_i377_i_reg_175[27]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_3 
       (.I0(out[26]),
        .O(\sub_i377_i_reg_175[27]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_4 
       (.I0(out[25]),
        .O(\sub_i377_i_reg_175[27]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_5 
       (.I0(out[24]),
        .O(\sub_i377_i_reg_175[27]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_2 
       (.I0(out[31]),
        .O(\sub_i377_i_reg_175[31]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_3 
       (.I0(out[30]),
        .O(\sub_i377_i_reg_175[31]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_4 
       (.I0(out[29]),
        .O(\sub_i377_i_reg_175[31]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_5 
       (.I0(out[28]),
        .O(\sub_i377_i_reg_175[31]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_2 
       (.I0(out[3]),
        .O(\sub_i377_i_reg_175[3]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_3 
       (.I0(out[2]),
        .O(\sub_i377_i_reg_175[3]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_4 
       (.I0(out[1]),
        .O(\sub_i377_i_reg_175[3]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_2 
       (.I0(out[7]),
        .O(\sub_i377_i_reg_175[7]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_3 
       (.I0(out[6]),
        .O(\sub_i377_i_reg_175[7]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_4 
       (.I0(out[5]),
        .O(\sub_i377_i_reg_175[7]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_5 
       (.I0(out[4]),
        .O(\sub_i377_i_reg_175[7]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[11]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[7]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[11]_i_1_n_9 ,\sub_i377_i_reg_175_reg[11]_i_1_n_10 ,\sub_i377_i_reg_175_reg[11]_i_1_n_11 ,\sub_i377_i_reg_175_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\sub_i377_i_reg_175[11]_i_2_n_9 ,\sub_i377_i_reg_175[11]_i_3_n_9 ,\sub_i377_i_reg_175[11]_i_4_n_9 ,\sub_i377_i_reg_175[11]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[15]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[11]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[15]_i_1_n_9 ,\sub_i377_i_reg_175_reg[15]_i_1_n_10 ,\sub_i377_i_reg_175_reg[15]_i_1_n_11 ,\sub_i377_i_reg_175_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\sub_i377_i_reg_175[15]_i_2_n_9 ,\sub_i377_i_reg_175[15]_i_3_n_9 ,\sub_i377_i_reg_175[15]_i_4_n_9 ,\sub_i377_i_reg_175[15]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[19]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[15]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[19]_i_1_n_9 ,\sub_i377_i_reg_175_reg[19]_i_1_n_10 ,\sub_i377_i_reg_175_reg[19]_i_1_n_11 ,\sub_i377_i_reg_175_reg[19]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S({\sub_i377_i_reg_175[19]_i_2_n_9 ,\sub_i377_i_reg_175[19]_i_3_n_9 ,\sub_i377_i_reg_175[19]_i_4_n_9 ,\sub_i377_i_reg_175[19]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[23]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[19]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[23]_i_1_n_9 ,\sub_i377_i_reg_175_reg[23]_i_1_n_10 ,\sub_i377_i_reg_175_reg[23]_i_1_n_11 ,\sub_i377_i_reg_175_reg[23]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S({\sub_i377_i_reg_175[23]_i_2_n_9 ,\sub_i377_i_reg_175[23]_i_3_n_9 ,\sub_i377_i_reg_175[23]_i_4_n_9 ,\sub_i377_i_reg_175[23]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[27]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[23]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[27]_i_1_n_9 ,\sub_i377_i_reg_175_reg[27]_i_1_n_10 ,\sub_i377_i_reg_175_reg[27]_i_1_n_11 ,\sub_i377_i_reg_175_reg[27]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S({\sub_i377_i_reg_175[27]_i_2_n_9 ,\sub_i377_i_reg_175[27]_i_3_n_9 ,\sub_i377_i_reg_175[27]_i_4_n_9 ,\sub_i377_i_reg_175[27]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[31]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[27]_i_1_n_9 ),
        .CO({\NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED [3],\sub_i377_i_reg_175_reg[31]_i_1_n_10 ,\sub_i377_i_reg_175_reg[31]_i_1_n_11 ,\sub_i377_i_reg_175_reg[31]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:28]),
        .S({\sub_i377_i_reg_175[31]_i_2_n_9 ,\sub_i377_i_reg_175[31]_i_3_n_9 ,\sub_i377_i_reg_175[31]_i_4_n_9 ,\sub_i377_i_reg_175[31]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_i377_i_reg_175_reg[3]_i_1_n_9 ,\sub_i377_i_reg_175_reg[3]_i_1_n_10 ,\sub_i377_i_reg_175_reg[3]_i_1_n_11 ,\sub_i377_i_reg_175_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(D[3:0]),
        .S({\sub_i377_i_reg_175[3]_i_2_n_9 ,\sub_i377_i_reg_175[3]_i_3_n_9 ,\sub_i377_i_reg_175[3]_i_4_n_9 ,out[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[7]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[3]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[7]_i_1_n_9 ,\sub_i377_i_reg_175_reg[7]_i_1_n_10 ,\sub_i377_i_reg_175_reg[7]_i_1_n_11 ,\sub_i377_i_reg_175_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\sub_i377_i_reg_175[7]_i_2_n_9 ,\sub_i377_i_reg_175[7]_i_3_n_9 ,\sub_i377_i_reg_175[7]_i_4_n_9 ,\sub_i377_i_reg_175[7]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17
   (D,
    out,
    \ap_CS_fsm[3]_i_11_0 ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
    DI,
    full_n_reg,
    S,
    CO,
    Q,
    mOutPtr_reg,
    \SRL_SIG_reg[5][31]_srl6_0 ,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    in,
    ap_clk);
  output [11:0]D;
  output [11:0]out;
  output [0:0]\ap_CS_fsm[3]_i_11_0 ;
  output grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  output [1:0]DI;
  output full_n_reg;
  output [1:0]S;
  input [0:0]CO;
  input [0:0]Q;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][31]_srl6_0 ;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][31]_srl6_0 ;
  wire [2:0]addr;
  wire \ap_CS_fsm[3]_i_10_n_9 ;
  wire [0:0]\ap_CS_fsm[3]_i_11_0 ;
  wire \ap_CS_fsm[3]_i_11_n_9 ;
  wire \ap_CS_fsm[3]_i_13_n_9 ;
  wire \ap_CS_fsm[3]_i_14_n_9 ;
  wire \ap_CS_fsm[3]_i_15_n_9 ;
  wire \ap_CS_fsm[3]_i_16_n_9 ;
  wire \ap_CS_fsm[3]_i_17_n_9 ;
  wire \ap_CS_fsm[3]_i_18_n_9 ;
  wire \ap_CS_fsm[3]_i_19_n_9 ;
  wire \ap_CS_fsm[3]_i_20_n_9 ;
  wire \ap_CS_fsm[3]_i_4_n_9 ;
  wire \ap_CS_fsm[3]_i_5_n_9 ;
  wire \ap_CS_fsm[3]_i_6_n_9 ;
  wire \ap_CS_fsm[3]_i_7_n_9 ;
  wire \ap_CS_fsm[3]_i_8_n_9 ;
  wire \ap_CS_fsm[3]_i_9_n_9 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_9 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire [31:12]dst_1_rows_channel_dout;
  wire full_n_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [31:0]in;
  wire [2:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [11:0]out;
  wire \sub13_reg_169[11]_i_2_n_9 ;
  wire \sub13_reg_169[11]_i_3_n_9 ;
  wire \sub13_reg_169[11]_i_4_n_9 ;
  wire \sub13_reg_169[4]_i_2_n_9 ;
  wire \sub13_reg_169[4]_i_3_n_9 ;
  wire \sub13_reg_169[4]_i_4_n_9 ;
  wire \sub13_reg_169[4]_i_5_n_9 ;
  wire \sub13_reg_169[8]_i_2_n_9 ;
  wire \sub13_reg_169[8]_i_3_n_9 ;
  wire \sub13_reg_169[8]_i_4_n_9 ;
  wire \sub13_reg_169[8]_i_5_n_9 ;
  wire \sub13_reg_169_reg[11]_i_1_n_11 ;
  wire \sub13_reg_169_reg[11]_i_1_n_12 ;
  wire \sub13_reg_169_reg[4]_i_1_n_10 ;
  wire \sub13_reg_169_reg[4]_i_1_n_11 ;
  wire \sub13_reg_169_reg[4]_i_1_n_12 ;
  wire \sub13_reg_169_reg[4]_i_1_n_9 ;
  wire \sub13_reg_169_reg[8]_i_1_n_10 ;
  wire \sub13_reg_169_reg[8]_i_1_n_11 ;
  wire \sub13_reg_169_reg[8]_i_1_n_12 ;
  wire \sub13_reg_169_reg[8]_i_1_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED ;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I2(ap_done_reg),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(\SRL_SIG_reg[5][31]_srl6_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(dst_1_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(dst_1_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(dst_1_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(dst_1_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(dst_1_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(dst_1_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(dst_1_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(dst_1_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(dst_1_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(dst_1_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(dst_1_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(dst_1_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(dst_1_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(dst_1_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(dst_1_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(dst_1_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(dst_1_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(dst_1_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(dst_1_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(dst_1_rows_channel_dout[26]),
        .I1(dst_1_rows_channel_dout[27]),
        .O(\ap_CS_fsm[3]_i_10_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(dst_1_rows_channel_dout[24]),
        .I1(dst_1_rows_channel_dout[25]),
        .O(\ap_CS_fsm[3]_i_11_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(dst_1_rows_channel_dout[23]),
        .I1(dst_1_rows_channel_dout[22]),
        .O(\ap_CS_fsm[3]_i_13_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(dst_1_rows_channel_dout[21]),
        .I1(dst_1_rows_channel_dout[20]),
        .O(\ap_CS_fsm[3]_i_14_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(dst_1_rows_channel_dout[19]),
        .I1(dst_1_rows_channel_dout[18]),
        .O(\ap_CS_fsm[3]_i_15_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(dst_1_rows_channel_dout[17]),
        .I1(dst_1_rows_channel_dout[16]),
        .O(\ap_CS_fsm[3]_i_16_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(dst_1_rows_channel_dout[22]),
        .I1(dst_1_rows_channel_dout[23]),
        .O(\ap_CS_fsm[3]_i_17_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(dst_1_rows_channel_dout[20]),
        .I1(dst_1_rows_channel_dout[21]),
        .O(\ap_CS_fsm[3]_i_18_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(dst_1_rows_channel_dout[18]),
        .I1(dst_1_rows_channel_dout[19]),
        .O(\ap_CS_fsm[3]_i_19_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(dst_1_rows_channel_dout[16]),
        .I1(dst_1_rows_channel_dout[17]),
        .O(\ap_CS_fsm[3]_i_20_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(dst_1_rows_channel_dout[15]),
        .I1(dst_1_rows_channel_dout[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(dst_1_rows_channel_dout[13]),
        .I1(dst_1_rows_channel_dout[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(dst_1_rows_channel_dout[14]),
        .I1(dst_1_rows_channel_dout[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(dst_1_rows_channel_dout[12]),
        .I1(dst_1_rows_channel_dout[13]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(\ap_CS_fsm[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(dst_1_rows_channel_dout[29]),
        .I1(dst_1_rows_channel_dout[28]),
        .O(\ap_CS_fsm[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(dst_1_rows_channel_dout[27]),
        .I1(dst_1_rows_channel_dout[26]),
        .O(\ap_CS_fsm[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(dst_1_rows_channel_dout[25]),
        .I1(dst_1_rows_channel_dout[24]),
        .O(\ap_CS_fsm[3]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(dst_1_rows_channel_dout[31]),
        .I1(dst_1_rows_channel_dout[30]),
        .O(\ap_CS_fsm[3]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(dst_1_rows_channel_dout[28]),
        .I1(dst_1_rows_channel_dout[29]),
        .O(\ap_CS_fsm[3]_i_9_n_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_9 ),
        .CO({\ap_CS_fsm[3]_i_11_0 ,\ap_CS_fsm_reg[3]_i_2_n_10 ,\ap_CS_fsm_reg[3]_i_2_n_11 ,\ap_CS_fsm_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_4_n_9 ,\ap_CS_fsm[3]_i_5_n_9 ,\ap_CS_fsm[3]_i_6_n_9 ,\ap_CS_fsm[3]_i_7_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_9 ,\ap_CS_fsm[3]_i_9_n_9 ,\ap_CS_fsm[3]_i_10_n_9 ,\ap_CS_fsm[3]_i_11_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(CO),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_9 ,\ap_CS_fsm_reg[3]_i_3_n_10 ,\ap_CS_fsm_reg[3]_i_3_n_11 ,\ap_CS_fsm_reg[3]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_13_n_9 ,\ap_CS_fsm[3]_i_14_n_9 ,\ap_CS_fsm[3]_i_15_n_9 ,\ap_CS_fsm[3]_i_16_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_17_n_9 ,\ap_CS_fsm[3]_i_18_n_9 ,\ap_CS_fsm[3]_i_19_n_9 ,\ap_CS_fsm[3]_i_20_n_9 }));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_11_0 ),
        .I1(Q),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_2 
       (.I0(out[11]),
        .O(\sub13_reg_169[11]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_3 
       (.I0(out[10]),
        .O(\sub13_reg_169[11]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_4 
       (.I0(out[9]),
        .O(\sub13_reg_169[11]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_2 
       (.I0(out[4]),
        .O(\sub13_reg_169[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_3 
       (.I0(out[3]),
        .O(\sub13_reg_169[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_4 
       (.I0(out[2]),
        .O(\sub13_reg_169[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_5 
       (.I0(out[1]),
        .O(\sub13_reg_169[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_2 
       (.I0(out[8]),
        .O(\sub13_reg_169[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_3 
       (.I0(out[7]),
        .O(\sub13_reg_169[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_4 
       (.I0(out[6]),
        .O(\sub13_reg_169[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_5 
       (.I0(out[5]),
        .O(\sub13_reg_169[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[11]_i_1 
       (.CI(\sub13_reg_169_reg[8]_i_1_n_9 ),
        .CO({\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED [3:2],\sub13_reg_169_reg[11]_i_1_n_11 ,\sub13_reg_169_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[10:9]}),
        .O({\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\sub13_reg_169[11]_i_2_n_9 ,\sub13_reg_169[11]_i_3_n_9 ,\sub13_reg_169[11]_i_4_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_reg_169_reg[4]_i_1_n_9 ,\sub13_reg_169_reg[4]_i_1_n_10 ,\sub13_reg_169_reg[4]_i_1_n_11 ,\sub13_reg_169_reg[4]_i_1_n_12 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub13_reg_169[4]_i_2_n_9 ,\sub13_reg_169[4]_i_3_n_9 ,\sub13_reg_169[4]_i_4_n_9 ,\sub13_reg_169[4]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[8]_i_1 
       (.CI(\sub13_reg_169_reg[4]_i_1_n_9 ),
        .CO({\sub13_reg_169_reg[8]_i_1_n_9 ,\sub13_reg_169_reg[8]_i_1_n_10 ,\sub13_reg_169_reg[8]_i_1_n_11 ,\sub13_reg_169_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub13_reg_169[8]_i_2_n_9 ,\sub13_reg_169[8]_i_3_n_9 ,\sub13_reg_169[8]_i_4_n_9 ,\sub13_reg_169[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18
   (D,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    full_n_reg,
    S,
    ap_clk_2,
    ap_clk_3,
    mOutPtr_reg,
    \SRL_SIG_reg[5][31]_srl6_0 ,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_done_reg,
    Block_entry2_proc_U0_ap_start,
    in,
    ap_clk);
  output [31:0]D;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output full_n_reg;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][31]_srl6_0 ;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_done_reg;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][31]_srl6_0 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire [31:12]dst_1_cols_channel_dout;
  wire full_n_reg;
  wire [31:0]in;
  wire [2:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [11:0]out;
  wire \sub_reg_164[12]_i_2_n_9 ;
  wire \sub_reg_164[12]_i_3_n_9 ;
  wire \sub_reg_164[12]_i_4_n_9 ;
  wire \sub_reg_164[12]_i_5_n_9 ;
  wire \sub_reg_164[16]_i_2_n_9 ;
  wire \sub_reg_164[16]_i_3_n_9 ;
  wire \sub_reg_164[16]_i_4_n_9 ;
  wire \sub_reg_164[16]_i_5_n_9 ;
  wire \sub_reg_164[20]_i_2_n_9 ;
  wire \sub_reg_164[20]_i_3_n_9 ;
  wire \sub_reg_164[20]_i_4_n_9 ;
  wire \sub_reg_164[20]_i_5_n_9 ;
  wire \sub_reg_164[24]_i_2_n_9 ;
  wire \sub_reg_164[24]_i_3_n_9 ;
  wire \sub_reg_164[24]_i_4_n_9 ;
  wire \sub_reg_164[24]_i_5_n_9 ;
  wire \sub_reg_164[28]_i_2_n_9 ;
  wire \sub_reg_164[28]_i_3_n_9 ;
  wire \sub_reg_164[28]_i_4_n_9 ;
  wire \sub_reg_164[28]_i_5_n_9 ;
  wire \sub_reg_164[31]_i_3_n_9 ;
  wire \sub_reg_164[31]_i_4_n_9 ;
  wire \sub_reg_164[31]_i_5_n_9 ;
  wire \sub_reg_164[4]_i_2_n_9 ;
  wire \sub_reg_164[4]_i_3_n_9 ;
  wire \sub_reg_164[4]_i_4_n_9 ;
  wire \sub_reg_164[4]_i_5_n_9 ;
  wire \sub_reg_164[8]_i_2_n_9 ;
  wire \sub_reg_164[8]_i_3_n_9 ;
  wire \sub_reg_164[8]_i_4_n_9 ;
  wire \sub_reg_164[8]_i_5_n_9 ;
  wire \sub_reg_164_reg[12]_i_1_n_10 ;
  wire \sub_reg_164_reg[12]_i_1_n_11 ;
  wire \sub_reg_164_reg[12]_i_1_n_12 ;
  wire \sub_reg_164_reg[12]_i_1_n_9 ;
  wire \sub_reg_164_reg[16]_i_1_n_10 ;
  wire \sub_reg_164_reg[16]_i_1_n_11 ;
  wire \sub_reg_164_reg[16]_i_1_n_12 ;
  wire \sub_reg_164_reg[16]_i_1_n_9 ;
  wire \sub_reg_164_reg[20]_i_1_n_10 ;
  wire \sub_reg_164_reg[20]_i_1_n_11 ;
  wire \sub_reg_164_reg[20]_i_1_n_12 ;
  wire \sub_reg_164_reg[20]_i_1_n_9 ;
  wire \sub_reg_164_reg[24]_i_1_n_10 ;
  wire \sub_reg_164_reg[24]_i_1_n_11 ;
  wire \sub_reg_164_reg[24]_i_1_n_12 ;
  wire \sub_reg_164_reg[24]_i_1_n_9 ;
  wire \sub_reg_164_reg[28]_i_1_n_10 ;
  wire \sub_reg_164_reg[28]_i_1_n_11 ;
  wire \sub_reg_164_reg[28]_i_1_n_12 ;
  wire \sub_reg_164_reg[28]_i_1_n_9 ;
  wire \sub_reg_164_reg[31]_i_2_n_11 ;
  wire \sub_reg_164_reg[31]_i_2_n_12 ;
  wire \sub_reg_164_reg[4]_i_1_n_10 ;
  wire \sub_reg_164_reg[4]_i_1_n_11 ;
  wire \sub_reg_164_reg[4]_i_1_n_12 ;
  wire \sub_reg_164_reg[4]_i_1_n_9 ;
  wire \sub_reg_164_reg[8]_i_1_n_10 ;
  wire \sub_reg_164_reg[8]_i_1_n_11 ;
  wire \sub_reg_164_reg[8]_i_1_n_12 ;
  wire \sub_reg_164_reg[8]_i_1_n_9 ;
  wire [3:2]\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED ;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I2(ap_done_reg),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(\SRL_SIG_reg[5][31]_srl6_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(dst_1_cols_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(dst_1_cols_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(dst_1_cols_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(dst_1_cols_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(dst_1_cols_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(dst_1_cols_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(dst_1_cols_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(dst_1_cols_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(dst_1_cols_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(dst_1_cols_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(dst_1_cols_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(dst_1_cols_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(dst_1_cols_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(dst_1_cols_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(dst_1_cols_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(dst_1_cols_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(dst_1_cols_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(dst_1_cols_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(dst_1_cols_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_cols_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__0_i_1
       (.I0(dst_1_cols_channel_dout[14]),
        .I1(dst_1_cols_channel_dout[15]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__0_i_2
       (.I0(dst_1_cols_channel_dout[12]),
        .I1(dst_1_cols_channel_dout[13]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__0_i_5
       (.I0(dst_1_cols_channel_dout[15]),
        .I1(dst_1_cols_channel_dout[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__0_i_6
       (.I0(dst_1_cols_channel_dout[13]),
        .I1(dst_1_cols_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__1_i_1
       (.I0(dst_1_cols_channel_dout[22]),
        .I1(dst_1_cols_channel_dout[23]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__1_i_2
       (.I0(dst_1_cols_channel_dout[20]),
        .I1(dst_1_cols_channel_dout[21]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__1_i_3
       (.I0(dst_1_cols_channel_dout[18]),
        .I1(dst_1_cols_channel_dout[19]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__1_i_4
       (.I0(dst_1_cols_channel_dout[16]),
        .I1(dst_1_cols_channel_dout[17]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__1_i_5
       (.I0(dst_1_cols_channel_dout[23]),
        .I1(dst_1_cols_channel_dout[22]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__1_i_6
       (.I0(dst_1_cols_channel_dout[21]),
        .I1(dst_1_cols_channel_dout[20]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__1_i_7
       (.I0(dst_1_cols_channel_dout[19]),
        .I1(dst_1_cols_channel_dout[18]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__1_i_8
       (.I0(dst_1_cols_channel_dout[17]),
        .I1(dst_1_cols_channel_dout[16]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln102_fu_149_p2_carry__2_i_1
       (.I0(dst_1_cols_channel_dout[30]),
        .I1(dst_1_cols_channel_dout[31]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__2_i_2
       (.I0(dst_1_cols_channel_dout[28]),
        .I1(dst_1_cols_channel_dout[29]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__2_i_3
       (.I0(dst_1_cols_channel_dout[26]),
        .I1(dst_1_cols_channel_dout[27]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln102_fu_149_p2_carry__2_i_4
       (.I0(dst_1_cols_channel_dout[24]),
        .I1(dst_1_cols_channel_dout[25]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__2_i_5
       (.I0(dst_1_cols_channel_dout[30]),
        .I1(dst_1_cols_channel_dout[31]),
        .O(ap_clk_3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__2_i_6
       (.I0(dst_1_cols_channel_dout[29]),
        .I1(dst_1_cols_channel_dout[28]),
        .O(ap_clk_3[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__2_i_7
       (.I0(dst_1_cols_channel_dout[27]),
        .I1(dst_1_cols_channel_dout[26]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln102_fu_149_p2_carry__2_i_8
       (.I0(dst_1_cols_channel_dout[25]),
        .I1(dst_1_cols_channel_dout[24]),
        .O(ap_clk_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_2 
       (.I0(dst_1_cols_channel_dout[12]),
        .O(\sub_reg_164[12]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_3 
       (.I0(out[11]),
        .O(\sub_reg_164[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_4 
       (.I0(out[10]),
        .O(\sub_reg_164[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_5 
       (.I0(out[9]),
        .O(\sub_reg_164[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_2 
       (.I0(dst_1_cols_channel_dout[16]),
        .O(\sub_reg_164[16]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_3 
       (.I0(dst_1_cols_channel_dout[15]),
        .O(\sub_reg_164[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_4 
       (.I0(dst_1_cols_channel_dout[14]),
        .O(\sub_reg_164[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_5 
       (.I0(dst_1_cols_channel_dout[13]),
        .O(\sub_reg_164[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_2 
       (.I0(dst_1_cols_channel_dout[20]),
        .O(\sub_reg_164[20]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_3 
       (.I0(dst_1_cols_channel_dout[19]),
        .O(\sub_reg_164[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_4 
       (.I0(dst_1_cols_channel_dout[18]),
        .O(\sub_reg_164[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_5 
       (.I0(dst_1_cols_channel_dout[17]),
        .O(\sub_reg_164[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_2 
       (.I0(dst_1_cols_channel_dout[24]),
        .O(\sub_reg_164[24]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_3 
       (.I0(dst_1_cols_channel_dout[23]),
        .O(\sub_reg_164[24]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_4 
       (.I0(dst_1_cols_channel_dout[22]),
        .O(\sub_reg_164[24]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_5 
       (.I0(dst_1_cols_channel_dout[21]),
        .O(\sub_reg_164[24]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_2 
       (.I0(dst_1_cols_channel_dout[28]),
        .O(\sub_reg_164[28]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_3 
       (.I0(dst_1_cols_channel_dout[27]),
        .O(\sub_reg_164[28]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_4 
       (.I0(dst_1_cols_channel_dout[26]),
        .O(\sub_reg_164[28]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_5 
       (.I0(dst_1_cols_channel_dout[25]),
        .O(\sub_reg_164[28]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_3 
       (.I0(dst_1_cols_channel_dout[31]),
        .O(\sub_reg_164[31]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_4 
       (.I0(dst_1_cols_channel_dout[30]),
        .O(\sub_reg_164[31]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_5 
       (.I0(dst_1_cols_channel_dout[29]),
        .O(\sub_reg_164[31]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_2 
       (.I0(out[4]),
        .O(\sub_reg_164[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_3 
       (.I0(out[3]),
        .O(\sub_reg_164[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_4 
       (.I0(out[2]),
        .O(\sub_reg_164[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_5 
       (.I0(out[1]),
        .O(\sub_reg_164[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_2 
       (.I0(out[8]),
        .O(\sub_reg_164[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_3 
       (.I0(out[7]),
        .O(\sub_reg_164[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_4 
       (.I0(out[6]),
        .O(\sub_reg_164[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_5 
       (.I0(out[5]),
        .O(\sub_reg_164[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[12]_i_1 
       (.CI(\sub_reg_164_reg[8]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[12]_i_1_n_9 ,\sub_reg_164_reg[12]_i_1_n_10 ,\sub_reg_164_reg[12]_i_1_n_11 ,\sub_reg_164_reg[12]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({dst_1_cols_channel_dout[12],out[11:9]}),
        .O(D[12:9]),
        .S({\sub_reg_164[12]_i_2_n_9 ,\sub_reg_164[12]_i_3_n_9 ,\sub_reg_164[12]_i_4_n_9 ,\sub_reg_164[12]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[16]_i_1 
       (.CI(\sub_reg_164_reg[12]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[16]_i_1_n_9 ,\sub_reg_164_reg[16]_i_1_n_10 ,\sub_reg_164_reg[16]_i_1_n_11 ,\sub_reg_164_reg[16]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[16:13]),
        .O(D[16:13]),
        .S({\sub_reg_164[16]_i_2_n_9 ,\sub_reg_164[16]_i_3_n_9 ,\sub_reg_164[16]_i_4_n_9 ,\sub_reg_164[16]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[20]_i_1 
       (.CI(\sub_reg_164_reg[16]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[20]_i_1_n_9 ,\sub_reg_164_reg[20]_i_1_n_10 ,\sub_reg_164_reg[20]_i_1_n_11 ,\sub_reg_164_reg[20]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[20:17]),
        .O(D[20:17]),
        .S({\sub_reg_164[20]_i_2_n_9 ,\sub_reg_164[20]_i_3_n_9 ,\sub_reg_164[20]_i_4_n_9 ,\sub_reg_164[20]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[24]_i_1 
       (.CI(\sub_reg_164_reg[20]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[24]_i_1_n_9 ,\sub_reg_164_reg[24]_i_1_n_10 ,\sub_reg_164_reg[24]_i_1_n_11 ,\sub_reg_164_reg[24]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[24:21]),
        .O(D[24:21]),
        .S({\sub_reg_164[24]_i_2_n_9 ,\sub_reg_164[24]_i_3_n_9 ,\sub_reg_164[24]_i_4_n_9 ,\sub_reg_164[24]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[28]_i_1 
       (.CI(\sub_reg_164_reg[24]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[28]_i_1_n_9 ,\sub_reg_164_reg[28]_i_1_n_10 ,\sub_reg_164_reg[28]_i_1_n_11 ,\sub_reg_164_reg[28]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[28:25]),
        .O(D[28:25]),
        .S({\sub_reg_164[28]_i_2_n_9 ,\sub_reg_164[28]_i_3_n_9 ,\sub_reg_164[28]_i_4_n_9 ,\sub_reg_164[28]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[31]_i_2 
       (.CI(\sub_reg_164_reg[28]_i_1_n_9 ),
        .CO({\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED [3:2],\sub_reg_164_reg[31]_i_2_n_11 ,\sub_reg_164_reg[31]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dst_1_cols_channel_dout[30:29]}),
        .O({\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,\sub_reg_164[31]_i_3_n_9 ,\sub_reg_164[31]_i_4_n_9 ,\sub_reg_164[31]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_164_reg[4]_i_1_n_9 ,\sub_reg_164_reg[4]_i_1_n_10 ,\sub_reg_164_reg[4]_i_1_n_11 ,\sub_reg_164_reg[4]_i_1_n_12 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub_reg_164[4]_i_2_n_9 ,\sub_reg_164[4]_i_3_n_9 ,\sub_reg_164[4]_i_4_n_9 ,\sub_reg_164[4]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[8]_i_1 
       (.CI(\sub_reg_164_reg[4]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[8]_i_1_n_9 ,\sub_reg_164_reg[8]_i_1_n_10 ,\sub_reg_164_reg[8]_i_1_n_11 ,\sub_reg_164_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub_reg_164[8]_i_2_n_9 ,\sub_reg_164[8]_i_3_n_9 ,\sub_reg_164[8]_i_4_n_9 ,\sub_reg_164[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S
   (dst_1_data_empty_n,
    dst_1_data_full_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    push,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    Q,
    img_out_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    trunc_ln105_reg_237,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 );
  output dst_1_data_empty_n;
  output dst_1_data_full_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input [7:0]trunc_ln105_reg_237;
  input [2:0]\SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [0:0]Q;
  wire [2:0]\SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire empty_n_i_1__15_n_9;
  wire full_n_i_1__15_n_9;
  wire img_out_TREADY_int_regslice;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire push;
  wire [7:0]trunc_ln105_reg_237;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[7] (\mOutPtr_reg_n_9_[0] ),
        .\B_V_data_1_payload_B_reg[7]_0 (\mOutPtr_reg_n_9_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .ap_clk(ap_clk),
        .push(push),
        .trunc_ln105_reg_237(trunc_ln105_reg_237));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I3(dst_1_data_empty_n),
        .I4(push),
        .O(empty_n_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_9),
        .Q(dst_1_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I4(dst_1_data_empty_n),
        .I5(dst_1_data_full_n),
        .O(full_n_i_1__15_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_9),
        .Q(dst_1_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(dst_1_data_empty_n),
        .I1(Q),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(push),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(dst_1_data_empty_n),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg
   (D,
    push,
    trunc_ln105_reg_237,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[7]_0 );
  output [7:0]D;
  input push;
  input [7:0]trunc_ln105_reg_237;
  input ap_clk;
  input [2:0]\SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \B_V_data_1_payload_B_reg[7] ;
  input \B_V_data_1_payload_B_reg[7]_0 ;

  wire \B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire [7:0]D;
  wire \SRL_SIG[0][7]_i_1_n_9 ;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire [2:0]\SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire push;
  wire [7:0]trunc_ln105_reg_237;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(\SRL_SIG_reg[0] [1]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(\SRL_SIG_reg[0] [2]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(\SRL_SIG_reg[0] [3]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(\SRL_SIG_reg[0] [4]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(\SRL_SIG_reg[0] [5]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(\SRL_SIG_reg[0] [6]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(\SRL_SIG_reg[0] [7]),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 [2]),
        .I1(\SRL_SIG_reg[0][0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 [1]),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(push),
        .O(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(trunc_ln105_reg_237[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    D,
    \ap_CS_fsm_reg[0] ,
    DI,
    S,
    \j_fu_72_reg[10] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \sub_reg_164_reg[10] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_1,
    Q,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    CO,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_72_reg[11] ,
    out,
    icmp_ln107_fu_161_p2_carry,
    icmp_ln107_fu_161_p2_carry_0,
    icmp_ln107_fu_161_p2_carry_1,
    icmp_ln107_fu_161_p2_carry_2,
    icmp_ln107_fu_161_p2_carry_3);
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [11:0]D;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [3:0]DI;
  output [3:0]S;
  output [1:0]\j_fu_72_reg[10] ;
  output [1:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\sub_reg_164_reg[10] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_loop_init_int_reg_1;
  input [1:0]Q;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]CO;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [11:0]\j_fu_72_reg[11] ;
  input [11:0]out;
  input [11:0]icmp_ln107_fu_161_p2_carry;
  input icmp_ln107_fu_161_p2_carry_0;
  input icmp_ln107_fu_161_p2_carry_1;
  input icmp_ln107_fu_161_p2_carry_2;
  input icmp_ln107_fu_161_p2_carry_3;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__0_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [1:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]icmp_ln107_fu_161_p2_carry;
  wire icmp_ln107_fu_161_p2_carry_0;
  wire icmp_ln107_fu_161_p2_carry_1;
  wire icmp_ln107_fu_161_p2_carry_2;
  wire icmp_ln107_fu_161_p2_carry_3;
  wire [1:0]\j_fu_72_reg[10] ;
  wire [11:0]\j_fu_72_reg[11] ;
  wire \j_fu_72_reg[11]_i_3_n_11 ;
  wire \j_fu_72_reg[11]_i_3_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_10 ;
  wire \j_fu_72_reg[4]_i_1_n_11 ;
  wire \j_fu_72_reg[4]_i_1_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_9 ;
  wire \j_fu_72_reg[8]_i_1_n_10 ;
  wire \j_fu_72_reg[8]_i_1_n_11 ;
  wire \j_fu_72_reg[8]_i_1_n_12 ;
  wire \j_fu_72_reg[8]_i_1_n_9 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[10] ;
  wire [3:2]\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(dst_1_rows_channel_empty_n),
        .I2(dst_1_cols_channel_empty_n),
        .I3(\ap_CS_fsm[1]_i_2__0_n_9 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0DFF08000D000800)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(CO),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_2__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_reg_1),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln102_fu_149_p2_carry__0_i_3
       (.I0(\j_fu_72_reg[11] [10]),
        .I1(out[10]),
        .I2(\j_fu_72_reg[11] [11]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[11]),
        .O(\j_fu_72_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln102_fu_149_p2_carry__0_i_4
       (.I0(\j_fu_72_reg[11] [8]),
        .I1(out[8]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[9]),
        .I5(\j_fu_72_reg[11] [9]),
        .O(\j_fu_72_reg[10] [0]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln102_fu_149_p2_carry__0_i_7
       (.I0(out[10]),
        .I1(out[11]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_72_reg[11] [10]),
        .I5(\j_fu_72_reg[11] [11]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln102_fu_149_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[9]),
        .I4(\j_fu_72_reg[11] [9]),
        .I5(\j_fu_72_reg[11] [8]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln102_fu_149_p2_carry_i_1
       (.I0(\j_fu_72_reg[11] [6]),
        .I1(out[6]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[7]),
        .I5(\j_fu_72_reg[11] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln102_fu_149_p2_carry_i_2
       (.I0(\j_fu_72_reg[11] [4]),
        .I1(out[4]),
        .I2(\j_fu_72_reg[11] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln102_fu_149_p2_carry_i_3
       (.I0(\j_fu_72_reg[11] [2]),
        .I1(out[2]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[3]),
        .I5(\j_fu_72_reg[11] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln102_fu_149_p2_carry_i_4
       (.I0(\j_fu_72_reg[11] [0]),
        .I1(out[0]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[1]),
        .I5(\j_fu_72_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln102_fu_149_p2_carry_i_5
       (.I0(out[6]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[7]),
        .I4(\j_fu_72_reg[11] [7]),
        .I5(\j_fu_72_reg[11] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln102_fu_149_p2_carry_i_6
       (.I0(out[4]),
        .I1(out[5]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_72_reg[11] [4]),
        .I5(\j_fu_72_reg[11] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln102_fu_149_p2_carry_i_7
       (.I0(out[2]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[3]),
        .I4(\j_fu_72_reg[11] [3]),
        .I5(\j_fu_72_reg[11] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln102_fu_149_p2_carry_i_8
       (.I0(out[0]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[1]),
        .I4(\j_fu_72_reg[11] [1]),
        .I5(\j_fu_72_reg[11] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln107_fu_161_p2_carry_i_1
       (.I0(icmp_ln107_fu_161_p2_carry[10]),
        .I1(icmp_ln107_fu_161_p2_carry[9]),
        .I2(icmp_ln107_fu_161_p2_carry[11]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln107_fu_161_p2_carry_3),
        .O(\sub_reg_164_reg[10] [3]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln107_fu_161_p2_carry_i_2
       (.I0(icmp_ln107_fu_161_p2_carry[7]),
        .I1(icmp_ln107_fu_161_p2_carry[6]),
        .I2(icmp_ln107_fu_161_p2_carry[8]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln107_fu_161_p2_carry_2),
        .O(\sub_reg_164_reg[10] [2]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln107_fu_161_p2_carry_i_3
       (.I0(icmp_ln107_fu_161_p2_carry[4]),
        .I1(icmp_ln107_fu_161_p2_carry[3]),
        .I2(icmp_ln107_fu_161_p2_carry[5]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln107_fu_161_p2_carry_1),
        .O(\sub_reg_164_reg[10] [1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln107_fu_161_p2_carry_i_4
       (.I0(icmp_ln107_fu_161_p2_carry[1]),
        .I1(icmp_ln107_fu_161_p2_carry[0]),
        .I2(icmp_ln107_fu_161_p2_carry[2]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln107_fu_161_p2_carry_0),
        .O(\sub_reg_164_reg[10] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_72[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_fu_72_reg[11] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_6 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_7 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_3 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_4 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [2]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_6 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_3 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_4 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [5]),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[11]_i_3 
       (.CI(\j_fu_72_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_72_reg[11]_i_3_n_11 ,\j_fu_72_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_72_reg[4]_i_1_n_9 ,\j_fu_72_reg[4]_i_1_n_10 ,\j_fu_72_reg[4]_i_1_n_11 ,\j_fu_72_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[8]_i_1 
       (.CI(\j_fu_72_reg[4]_i_1_n_9 ),
        .CO({\j_fu_72_reg[8]_i_1_n_9 ,\j_fu_72_reg[8]_i_1_n_10 ,\j_fu_72_reg[8]_i_1_n_11 ,\j_fu_72_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19
   (ap_block_pp0_stage0_11001__0,
    \ap_CS_fsm_reg[1] ,
    S,
    SR,
    E,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \width_reg_160_reg[6] ,
    \width_reg_160_reg[12] ,
    D,
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
    \col_fu_64_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    Q,
    CO,
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    icmp_ln81_fu_117_p2_carry__0,
    \col_fu_64_reg[12]_0 ,
    ap_enable_reg_pp0_iter1,
    p_dst_data_empty_n,
    ap_enable_reg_pp0_iter3,
    dst_1_data_full_n,
    ap_rst_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    shift_c_empty_n);
  output ap_block_pp0_stage0_11001__0;
  output \ap_CS_fsm_reg[1] ;
  output [2:0]S;
  output [0:0]SR;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]DI;
  output [3:0]\width_reg_160_reg[6] ;
  output [2:0]\width_reg_160_reg[12] ;
  output [1:0]D;
  output grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  output [12:0]\col_fu_64_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [2:0]Q;
  input [0:0]CO;
  input [0:0]grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  input [13:0]icmp_ln81_fu_117_p2_carry__0;
  input [12:0]\col_fu_64_reg[12]_0 ;
  input ap_enable_reg_pp0_iter1;
  input p_dst_data_empty_n;
  input ap_enable_reg_pp0_iter3;
  input dst_1_data_full_n;
  input ap_rst_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input shift_c_empty_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__0_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col_5;
  wire [12:0]\col_fu_64_reg[12] ;
  wire [12:0]\col_fu_64_reg[12]_0 ;
  wire \col_fu_64_reg[12]_i_3_n_10 ;
  wire \col_fu_64_reg[12]_i_3_n_11 ;
  wire \col_fu_64_reg[12]_i_3_n_12 ;
  wire \col_fu_64_reg[4]_i_1_n_10 ;
  wire \col_fu_64_reg[4]_i_1_n_11 ;
  wire \col_fu_64_reg[4]_i_1_n_12 ;
  wire \col_fu_64_reg[4]_i_1_n_9 ;
  wire \col_fu_64_reg[8]_i_1_n_10 ;
  wire \col_fu_64_reg[8]_i_1_n_11 ;
  wire \col_fu_64_reg[8]_i_1_n_12 ;
  wire \col_fu_64_reg[8]_i_1_n_9 ;
  wire dst_1_data_full_n;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire [0:0]grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire [13:0]icmp_ln81_fu_117_p2_carry__0;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire shift_c_empty_n;
  wire [2:0]\width_reg_160_reg[12] ;
  wire [3:0]\width_reg_160_reg[6] ;
  wire [3:3]\NLW_col_fu_64_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h5404040404040404)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .I2(Q[0]),
        .I3(p_dst_cols_channel_empty_n),
        .I4(p_dst_rows_channel_empty_n),
        .I5(shift_c_empty_n),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_3__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8888C000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__4
       (.I0(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__4_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_64[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_64_reg[12]_0 [0]),
        .O(\col_fu_64_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \col_fu_64[12]_i_1 
       (.I0(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \col_fu_64[12]_i_2 
       (.I0(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dst_data_empty_n),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(dst_1_data_full_n),
        .O(E));
  LUT4 #(
    .INIT(16'h4F44)) 
    \col_fu_64[12]_i_4 
       (.I0(dst_1_data_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[12]_i_5 
       (.I0(\col_fu_64_reg[12]_0 [12]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[12]_i_6 
       (.I0(\col_fu_64_reg[12]_0 [11]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[12]_i_7 
       (.I0(\col_fu_64_reg[12]_0 [10]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[12]_i_8 
       (.I0(\col_fu_64_reg[12]_0 [9]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[4]_i_2 
       (.I0(\col_fu_64_reg[12]_0 [0]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[4]_i_3 
       (.I0(\col_fu_64_reg[12]_0 [4]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[4]_i_4 
       (.I0(\col_fu_64_reg[12]_0 [3]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[4]_i_5 
       (.I0(\col_fu_64_reg[12]_0 [2]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[4]_i_6 
       (.I0(\col_fu_64_reg[12]_0 [1]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[8]_i_2 
       (.I0(\col_fu_64_reg[12]_0 [8]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[8]_i_3 
       (.I0(\col_fu_64_reg[12]_0 [7]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[8]_i_4 
       (.I0(\col_fu_64_reg[12]_0 [6]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_64[8]_i_5 
       (.I0(\col_fu_64_reg[12]_0 [5]),
        .I1(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_64_reg[12]_i_3 
       (.CI(\col_fu_64_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_64_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_64_reg[12]_i_3_n_10 ,\col_fu_64_reg[12]_i_3_n_11 ,\col_fu_64_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_64_reg[12] [12:9]),
        .S(ap_sig_allocacmp_col_5[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_64_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_64_reg[4]_i_1_n_9 ,\col_fu_64_reg[4]_i_1_n_10 ,\col_fu_64_reg[4]_i_1_n_11 ,\col_fu_64_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_col_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_64_reg[12] [4:1]),
        .S(ap_sig_allocacmp_col_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_64_reg[8]_i_1 
       (.CI(\col_fu_64_reg[4]_i_1_n_9 ),
        .CO({\col_fu_64_reg[8]_i_1_n_9 ,\col_fu_64_reg[8]_i_1_n_10 ,\col_fu_64_reg[8]_i_1_n_11 ,\col_fu_64_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_64_reg[12] [8:5]),
        .S(ap_sig_allocacmp_col_5[8:5]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln81_fu_117_p2_carry__0_i_2
       (.I0(icmp_ln81_fu_117_p2_carry__0[12]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(\col_fu_64_reg[12]_0 [12]),
        .I4(icmp_ln81_fu_117_p2_carry__0[13]),
        .O(\width_reg_160_reg[12] [2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_117_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_117_p2_carry__0[10]),
        .I1(\col_fu_64_reg[12]_0 [10]),
        .I2(\col_fu_64_reg[12]_0 [11]),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_117_p2_carry__0[11]),
        .O(\width_reg_160_reg[12] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_117_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_117_p2_carry__0[8]),
        .I1(\col_fu_64_reg[12]_0 [8]),
        .I2(\col_fu_64_reg[12]_0 [9]),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_117_p2_carry__0[9]),
        .O(\width_reg_160_reg[12] [0]));
  LUT5 #(
    .INIT(32'h00005999)) 
    icmp_ln81_fu_117_p2_carry__0_i_6
       (.I0(icmp_ln81_fu_117_p2_carry__0[12]),
        .I1(\col_fu_64_reg[12]_0 [12]),
        .I2(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln81_fu_117_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_117_p2_carry__0_i_7
       (.I0(icmp_ln81_fu_117_p2_carry__0[10]),
        .I1(\col_fu_64_reg[12]_0 [10]),
        .I2(icmp_ln81_fu_117_p2_carry__0[11]),
        .I3(\col_fu_64_reg[12]_0 [11]),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_117_p2_carry__0_i_8
       (.I0(icmp_ln81_fu_117_p2_carry__0[8]),
        .I1(\col_fu_64_reg[12]_0 [8]),
        .I2(icmp_ln81_fu_117_p2_carry__0[9]),
        .I3(\col_fu_64_reg[12]_0 [9]),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_117_p2_carry_i_1
       (.I0(icmp_ln81_fu_117_p2_carry__0[6]),
        .I1(\col_fu_64_reg[12]_0 [6]),
        .I2(\col_fu_64_reg[12]_0 [7]),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_117_p2_carry__0[7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_117_p2_carry_i_2
       (.I0(icmp_ln81_fu_117_p2_carry__0[4]),
        .I1(\col_fu_64_reg[12]_0 [4]),
        .I2(\col_fu_64_reg[12]_0 [5]),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_117_p2_carry__0[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_117_p2_carry_i_3
       (.I0(icmp_ln81_fu_117_p2_carry__0[2]),
        .I1(\col_fu_64_reg[12]_0 [2]),
        .I2(\col_fu_64_reg[12]_0 [3]),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_117_p2_carry__0[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_117_p2_carry_i_4
       (.I0(icmp_ln81_fu_117_p2_carry__0[0]),
        .I1(\col_fu_64_reg[12]_0 [0]),
        .I2(\col_fu_64_reg[12]_0 [1]),
        .I3(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_117_p2_carry__0[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_117_p2_carry_i_5
       (.I0(icmp_ln81_fu_117_p2_carry__0[6]),
        .I1(\col_fu_64_reg[12]_0 [6]),
        .I2(icmp_ln81_fu_117_p2_carry__0[7]),
        .I3(\col_fu_64_reg[12]_0 [7]),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [3]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_117_p2_carry_i_6
       (.I0(icmp_ln81_fu_117_p2_carry__0[4]),
        .I1(\col_fu_64_reg[12]_0 [4]),
        .I2(icmp_ln81_fu_117_p2_carry__0[5]),
        .I3(\col_fu_64_reg[12]_0 [5]),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_117_p2_carry_i_7
       (.I0(icmp_ln81_fu_117_p2_carry__0[2]),
        .I1(\col_fu_64_reg[12]_0 [2]),
        .I2(icmp_ln81_fu_117_p2_carry__0[3]),
        .I3(\col_fu_64_reg[12]_0 [3]),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_117_p2_carry_i_8
       (.I0(icmp_ln81_fu_117_p2_carry__0[0]),
        .I1(\col_fu_64_reg[12]_0 [0]),
        .I2(icmp_ln81_fu_117_p2_carry__0[1]),
        .I3(\col_fu_64_reg[12]_0 [1]),
        .I4(grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20
   (DI,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \j_02_fu_60_reg[10] ,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \j_02_fu_60_reg[11] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    D,
    Q,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    addr,
    icmp_ln77_fu_107_p2_carry__0_i_7,
    icmp_ln77_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    CO,
    in_mat_data_full_n,
    \j_02_fu_60_reg[11]_0 ,
    img_inp_TVALID_int_regslice,
    \ap_CS_fsm_reg[1]_0 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n);
  output [3:0]DI;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output [1:0]\j_02_fu_60_reg[10] ;
  output ap_loop_init_int_reg_4;
  output ap_loop_init_int_reg_5;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [11:0]\j_02_fu_60_reg[11] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]D;
  input [11:0]Q;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input addr;
  input [5:0]icmp_ln77_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln77_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input [0:0]CO;
  input in_mat_data_full_n;
  input \j_02_fu_60_reg[11]_0 ;
  input img_inp_TVALID_int_regslice;
  input \ap_CS_fsm_reg[1]_0 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [11:0]Q;
  wire [0:0]SR;
  wire addr;
  wire \ap_CS_fsm[2]_i_3__2_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_9;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_loop_init_int_reg_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln77_fu_107_p2_carry__0_i_7_0;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [1:0]\j_02_fu_60_reg[10] ;
  wire [11:0]\j_02_fu_60_reg[11] ;
  wire \j_02_fu_60_reg[11]_0 ;
  wire \j_02_fu_60_reg[11]_i_3_n_11 ;
  wire \j_02_fu_60_reg[11]_i_3_n_12 ;
  wire \j_02_fu_60_reg[4]_i_1_n_10 ;
  wire \j_02_fu_60_reg[4]_i_1_n_11 ;
  wire \j_02_fu_60_reg[4]_i_1_n_12 ;
  wire \j_02_fu_60_reg[4]_i_1_n_9 ;
  wire \j_02_fu_60_reg[8]_i_1_n_10 ;
  wire \j_02_fu_60_reg[8]_i_1_n_11 ;
  wire \j_02_fu_60_reg[8]_i_1_n_12 ;
  wire \j_02_fu_60_reg[8]_i_1_n_9 ;
  wire [11:0]p_0_in;
  wire [3:2]\NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000D55500008000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(\ap_CS_fsm[2]_i_3__2_n_9 ),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3__2_n_9 ),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00F0DDF000000000)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(\j_02_fu_60_reg[11]_0 ),
        .I1(in_mat_data_full_n),
        .I2(ap_done_cache),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__2_n_9 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1
       (.I0(in_mat_data_full_n),
        .I1(\j_02_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBBB3FBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1_n_9));
  LUT5 #(
    .INIT(32'h44F44444)) 
    ap_loop_init_int_i_2
       (.I0(in_mat_data_full_n),
        .I1(\j_02_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(img_inp_TVALID_int_regslice),
        .I4(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln77_fu_107_p2_carry__0_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[9]),
        .I3(addr),
        .I4(icmp_ln77_fu_107_p2_carry__0_i_7[4]),
        .I5(icmp_ln77_fu_107_p2_carry__0_i_7_0[4]),
        .O(ap_loop_init_int_reg_4));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln77_fu_107_p2_carry__0_i_3
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[11]),
        .O(\j_02_fu_60_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln77_fu_107_p2_carry__0_i_4
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[9]),
        .O(\j_02_fu_60_reg[10] [0]));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln77_fu_107_p2_carry__0_i_9
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[11]),
        .I3(addr),
        .I4(icmp_ln77_fu_107_p2_carry__0_i_7[5]),
        .I5(icmp_ln77_fu_107_p2_carry__0_i_7_0[5]),
        .O(ap_loop_init_int_reg_5));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln77_fu_107_p2_carry_i_1
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln77_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln77_fu_107_p2_carry_i_11
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[7]),
        .I3(addr),
        .I4(icmp_ln77_fu_107_p2_carry__0_i_7[3]),
        .I5(icmp_ln77_fu_107_p2_carry__0_i_7_0[3]),
        .O(ap_loop_init_int_reg_3));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln77_fu_107_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[5]),
        .I3(addr),
        .I4(icmp_ln77_fu_107_p2_carry__0_i_7[2]),
        .I5(icmp_ln77_fu_107_p2_carry__0_i_7_0[2]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln77_fu_107_p2_carry_i_13
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[3]),
        .I3(addr),
        .I4(icmp_ln77_fu_107_p2_carry__0_i_7[1]),
        .I5(icmp_ln77_fu_107_p2_carry__0_i_7_0[1]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln77_fu_107_p2_carry_i_14
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[1]),
        .I3(addr),
        .I4(icmp_ln77_fu_107_p2_carry__0_i_7[0]),
        .I5(icmp_ln77_fu_107_p2_carry__0_i_7_0[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln77_fu_107_p2_carry_i_2
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln77_fu_107_p2_carry_i_3
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln77_fu_107_p2_carry_i_4
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_02_fu_60[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\j_02_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \j_02_fu_60[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(\j_02_fu_60_reg[11]_0 ),
        .I4(in_mat_data_full_n),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[11]_i_4 
       (.I0(Q[11]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[11]_i_5 
       (.I0(Q[10]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[11]_i_6 
       (.I0(Q[9]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_02_fu_60_reg[11]_i_3 
       (.CI(\j_02_fu_60_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_02_fu_60_reg[11]_i_3_n_11 ,\j_02_fu_60_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_02_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_02_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_02_fu_60_reg[4]_i_1_n_9 ,\j_02_fu_60_reg[4]_i_1_n_10 ,\j_02_fu_60_reg[4]_i_1_n_11 ,\j_02_fu_60_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_02_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_02_fu_60_reg[8]_i_1 
       (.CI(\j_02_fu_60_reg[4]_i_1_n_9 ),
        .CO({\j_02_fu_60_reg[8]_i_1_n_9 ,\j_02_fu_60_reg[8]_i_1_n_10 ,\j_02_fu_60_reg[8]_i_1_n_11 ,\j_02_fu_60_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_02_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23
   (ap_done_cache_2,
    ap_loop_init_int_reg_0,
    D,
    GradientValuesY_fu_68,
    E,
    i_fu_760,
    ap_loop_init_int_reg_1,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
    i_4_fu_194_p2,
    p_0_in,
    \k_fu_80_reg[3] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \ap_CS_fsm_reg[8] ,
    Q,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    ap_enable_reg_pp0_iter2,
    \trunc_ln433_reg_756_reg[7] ,
    \trunc_ln433_reg_756_reg[7]_0 ,
    ap_rst_n,
    k_fu_80);
  output ap_done_cache_2;
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output GradientValuesY_fu_68;
  output [0:0]E;
  output i_fu_760;
  output ap_loop_init_int_reg_1;
  output grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  output [1:0]i_4_fu_194_p2;
  output [0:0]p_0_in;
  output \k_fu_80_reg[3] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \ap_CS_fsm_reg[8] ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[8]_0 ;
  input \ap_CS_fsm_reg[8]_1 ;
  input ap_enable_reg_pp0_iter2;
  input \trunc_ln433_reg_756_reg[7] ;
  input \trunc_ln433_reg_756_reg[7]_0 ;
  input ap_rst_n;
  input [1:0]k_fu_80;

  wire [1:0]D;
  wire [0:0]E;
  wire GradientValuesY_fu_68;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire ap_done_cache_2;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_i_1__2_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire [1:0]k_fu_80;
  wire \k_fu_80_reg[3] ;
  wire [0:0]p_0_in;
  wire \trunc_ln433_reg_756_reg[7] ;
  wire \trunc_ln433_reg_756_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GradientValuesX_fu_72[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(GradientValuesY_fu_68));
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_0 ),
        .I1(ap_done_cache_2),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF444F444F4F4F444)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(ap_done_cache_2),
        .I5(\ap_CS_fsm_reg[8]_1 ),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(\trunc_ln433_reg_756_reg[7] ),
        .I3(\trunc_ln433_reg_756_reg[7]_0 ),
        .O(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__2_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_76[0]_i_1__0 
       (.I0(\trunc_ln433_reg_756_reg[7]_0 ),
        .I1(ap_loop_init_int_reg_0),
        .O(i_4_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \i_fu_76[1]_i_1 
       (.I0(\trunc_ln433_reg_756_reg[7]_0 ),
        .I1(\trunc_ln433_reg_756_reg[7] ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(i_fu_760));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_76[1]_i_2 
       (.I0(\trunc_ln433_reg_756_reg[7]_0 ),
        .I1(\trunc_ln433_reg_756_reg[7] ),
        .I2(ap_loop_init_int_reg_0),
        .O(i_4_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \k_fu_80[3]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(k_fu_80[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \k_fu_80[4]_i_1 
       (.I0(k_fu_80[0]),
        .I1(k_fu_80[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\k_fu_80_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \trunc_ln433_reg_756[7]_i_1 
       (.I0(\trunc_ln433_reg_756_reg[7] ),
        .I1(\trunc_ln433_reg_756_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln433_reg_756[7]_i_3 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .O(ap_loop_init_int_reg_1));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24
   (ap_done_cache_1,
    ap_loop_init_int,
    S,
    DI,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \width_reg_68_reg[12] ,
    D,
    SR,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ,
    P0_fu_118,
    empty_n_reg,
    empty_n_reg_0,
    ap_loop_init_int_reg_0,
    E,
    \col_fu_102_reg[12] ,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
    \col_fu_102_reg[12]_0 ,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \icmp_ln225_reg_682_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    Q,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[5]_2 ,
    CO,
    \col_fu_102_reg[0] ,
    ap_enable_reg_pp0_iter5,
    in_mat_data_empty_n,
    icmp_ln225_reg_682,
    ap_enable_reg_pp0_iter1,
    ap_ce_reg_reg,
    ap_rst_n,
    \col_fu_102_reg[0]_0 ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    ap_enable_reg_pp0_iter6);
  output ap_done_cache_1;
  output ap_loop_init_int;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output [2:0]\width_reg_68_reg[12] ;
  output [1:0]D;
  output [0:0]SR;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  output P0_fu_118;
  output empty_n_reg;
  output [0:0]empty_n_reg_0;
  output ap_loop_init_int_reg_0;
  output [0:0]E;
  output [1:0]\col_fu_102_reg[12] ;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  output [12:0]\col_fu_102_reg[12]_0 ;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [13:0]\icmp_ln225_reg_682_reg[0] ;
  input \ap_CS_fsm_reg[5] ;
  input [12:0]Q;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_CS_fsm_reg[5]_1 ;
  input [0:0]\ap_CS_fsm_reg[6] ;
  input \ap_CS_fsm_reg[5]_2 ;
  input [0:0]CO;
  input \col_fu_102_reg[0] ;
  input ap_enable_reg_pp0_iter5;
  input in_mat_data_empty_n;
  input icmp_ln225_reg_682;
  input ap_enable_reg_pp0_iter1;
  input ap_ce_reg_reg;
  input ap_rst_n;
  input \col_fu_102_reg[0]_0 ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input ap_enable_reg_pp0_iter6;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire P0_fu_118;
  wire [12:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done_cache_1;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:1]ap_sig_allocacmp_col_1;
  wire \col_fu_102[12]_i_5_n_9 ;
  wire \col_fu_102_reg[0] ;
  wire \col_fu_102_reg[0]_0 ;
  wire [1:0]\col_fu_102_reg[12] ;
  wire [12:0]\col_fu_102_reg[12]_0 ;
  wire \col_fu_102_reg[12]_i_3_n_10 ;
  wire \col_fu_102_reg[12]_i_3_n_11 ;
  wire \col_fu_102_reg[12]_i_3_n_12 ;
  wire \col_fu_102_reg[4]_i_1_n_10 ;
  wire \col_fu_102_reg[4]_i_1_n_11 ;
  wire \col_fu_102_reg[4]_i_1_n_12 ;
  wire \col_fu_102_reg[4]_i_1_n_9 ;
  wire \col_fu_102_reg[8]_i_1_n_10 ;
  wire \col_fu_102_reg[8]_i_1_n_11 ;
  wire \col_fu_102_reg[8]_i_1_n_12 ;
  wire \col_fu_102_reg[8]_i_1_n_9 ;
  wire empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  wire [2:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire icmp_ln225_reg_682;
  wire [13:0]\icmp_ln225_reg_682_reg[0] ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  wire in_mat_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire [2:0]\width_reg_68_reg[12] ;
  wire [3:3]\NLW_col_fu_102_reg[12]_i_3_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hF8)) 
    \P1_fu_122[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(empty_n_reg),
        .I2(empty_n_reg_0),
        .O(P0_fu_118));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\ap_CS_fsm_reg[5]_1 ),
        .I2(ap_done_cache_1),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\ap_CS_fsm_reg[6] ),
        .I5(\ap_CS_fsm_reg[5]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF0404040)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_done_cache_1),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(empty_n_reg),
        .I4(\ap_CS_fsm_reg[5]_1 ),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache_1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(in_mat_data_empty_n),
        .I1(icmp_ln225_reg_682),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_ce_reg_reg),
        .I4(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(CO),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm_reg[5]_1 ),
        .I4(empty_n_reg),
        .O(ap_loop_init_int_i_1__1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[5] ),
        .O(\col_fu_102_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_1_reg_674[11]_i_1 
       (.I0(empty_n_reg),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_loop_init_int),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[12]_i_1 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[5] ),
        .O(\col_fu_102_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_102[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\col_fu_102_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \col_fu_102[12]_i_1 
       (.I0(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_loop_init_int),
        .I3(CO),
        .I4(\col_fu_102_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_fu_102[12]_i_2 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(empty_n_reg),
        .I2(CO),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_102[12]_i_5 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[5] ),
        .O(\col_fu_102[12]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[12]_i_6 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[11]),
        .O(ap_sig_allocacmp_col_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[12]_i_7 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[10]),
        .O(ap_sig_allocacmp_col_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[12]_i_8 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[9]),
        .O(ap_sig_allocacmp_col_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[4]_i_2 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[4]),
        .O(ap_sig_allocacmp_col_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[4]_i_3 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .O(ap_sig_allocacmp_col_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[4]_i_4 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[2]),
        .O(ap_sig_allocacmp_col_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[4]_i_5 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(ap_sig_allocacmp_col_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[8]_i_2 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .O(ap_sig_allocacmp_col_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[8]_i_3 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[7]),
        .O(ap_sig_allocacmp_col_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[8]_i_4 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[6]),
        .O(ap_sig_allocacmp_col_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_102[8]_i_5 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .O(ap_sig_allocacmp_col_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_102_reg[12]_i_3 
       (.CI(\col_fu_102_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_102_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_102_reg[12]_i_3_n_10 ,\col_fu_102_reg[12]_i_3_n_11 ,\col_fu_102_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_102_reg[12]_0 [12:9]),
        .S({\col_fu_102[12]_i_5_n_9 ,ap_sig_allocacmp_col_1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_102_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_102_reg[4]_i_1_n_9 ,\col_fu_102_reg[4]_i_1_n_10 ,\col_fu_102_reg[4]_i_1_n_11 ,\col_fu_102_reg[4]_i_1_n_12 }),
        .CYINIT(\col_fu_102_reg[12] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_102_reg[12]_0 [4:1]),
        .S(ap_sig_allocacmp_col_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_102_reg[8]_i_1 
       (.CI(\col_fu_102_reg[4]_i_1_n_9 ),
        .CO({\col_fu_102_reg[8]_i_1_n_9 ,\col_fu_102_reg[8]_i_1_n_10 ,\col_fu_102_reg[8]_i_1_n_11 ,\col_fu_102_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_102_reg[12]_0 [8:5]),
        .S(ap_sig_allocacmp_col_1[8:5]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln225_fu_424_p2_carry__0_i_2
       (.I0(\icmp_ln225_reg_682_reg[0] [12]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_loop_init_int),
        .I3(Q[12]),
        .I4(\icmp_ln225_reg_682_reg[0] [13]),
        .O(\width_reg_68_reg[12] [2]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_424_p2_carry__0_i_3
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[10]),
        .I3(\icmp_ln225_reg_682_reg[0] [10]),
        .I4(Q[11]),
        .I5(\icmp_ln225_reg_682_reg[0] [11]),
        .O(\width_reg_68_reg[12] [1]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_424_p2_carry__0_i_4
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[8]),
        .I3(\icmp_ln225_reg_682_reg[0] [8]),
        .I4(Q[9]),
        .I5(\icmp_ln225_reg_682_reg[0] [9]),
        .O(\width_reg_68_reg[12] [0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln225_fu_424_p2_carry__0_i_6
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(Q[12]),
        .I3(\icmp_ln225_reg_682_reg[0] [12]),
        .I4(\icmp_ln225_reg_682_reg[0] [13]),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_424_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\icmp_ln225_reg_682_reg[0] [10]),
        .I3(\icmp_ln225_reg_682_reg[0] [11]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_424_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(\icmp_ln225_reg_682_reg[0] [8]),
        .I3(\icmp_ln225_reg_682_reg[0] [9]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_424_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[6]),
        .I3(\icmp_ln225_reg_682_reg[0] [6]),
        .I4(Q[7]),
        .I5(\icmp_ln225_reg_682_reg[0] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_424_p2_carry_i_2
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[4]),
        .I3(\icmp_ln225_reg_682_reg[0] [4]),
        .I4(Q[5]),
        .I5(\icmp_ln225_reg_682_reg[0] [5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_424_p2_carry_i_3
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[2]),
        .I3(\icmp_ln225_reg_682_reg[0] [2]),
        .I4(Q[3]),
        .I5(\icmp_ln225_reg_682_reg[0] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_424_p2_carry_i_4
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[0]),
        .I3(\icmp_ln225_reg_682_reg[0] [0]),
        .I4(Q[1]),
        .I5(\icmp_ln225_reg_682_reg[0] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_424_p2_carry_i_5
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\icmp_ln225_reg_682_reg[0] [6]),
        .I3(\icmp_ln225_reg_682_reg[0] [7]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_424_p2_carry_i_6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\icmp_ln225_reg_682_reg[0] [4]),
        .I3(\icmp_ln225_reg_682_reg[0] [5]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_424_p2_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\icmp_ln225_reg_682_reg[0] [2]),
        .I3(\icmp_ln225_reg_682_reg[0] [3]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln225_fu_424_p2_carry_i_8
       (.I0(\icmp_ln225_reg_682_reg[0] [1]),
        .I1(\icmp_ln225_reg_682_reg[0] [0]),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hEAFF)) 
    ram_reg_0_i_13__0
       (.I0(\col_fu_102_reg[0]_0 ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(ap_enable_reg_pp0_iter6),
        .O(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \src_buf3_fu_134[23]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I2(in_mat_data_empty_n),
        .I3(icmp_ln225_reg_682),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_ce_reg_reg),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buf3_fu_134[23]_i_3 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[5] ),
        .O(ap_loop_init_int_reg_0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29
   (ap_done_cache,
    ap_rst_n_0,
    D,
    E,
    we1,
    p_1_in,
    SR,
    address1,
    S,
    DI,
    \col_fu_50_reg[6] ,
    \col_fu_50_reg[6]_0 ,
    \col_fu_50_reg[12] ,
    empty_n_reg,
    \col_fu_50_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    CO,
    \col_fu_50_reg[0]_0 ,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    ram_reg_2,
    ram_reg_2_0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    \col_fu_50_reg[12]_0 ,
    icmp_ln354_fu_114_p2_carry__0,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1);
  output ap_done_cache;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output we1;
  output p_1_in;
  output [0:0]SR;
  output [11:0]address1;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\col_fu_50_reg[6] ;
  output [3:0]\col_fu_50_reg[6]_0 ;
  output [12:0]\col_fu_50_reg[12] ;
  output empty_n_reg;
  output \col_fu_50_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \col_fu_50_reg[0]_0 ;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ram_reg_2_0;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [12:0]\col_fu_50_reg[12]_0 ;
  input [15:0]icmp_ln354_fu_114_p2_carry__0;
  input [0:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [12:12]ap_sig_allocacmp_col_3;
  wire \col_fu_50_reg[0] ;
  wire \col_fu_50_reg[0]_0 ;
  wire [12:0]\col_fu_50_reg[12] ;
  wire [12:0]\col_fu_50_reg[12]_0 ;
  wire \col_fu_50_reg[12]_i_3_n_10 ;
  wire \col_fu_50_reg[12]_i_3_n_11 ;
  wire \col_fu_50_reg[12]_i_3_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_10 ;
  wire \col_fu_50_reg[4]_i_1_n_11 ;
  wire \col_fu_50_reg[4]_i_1_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_50_reg[6] ;
  wire [3:0]\col_fu_50_reg[6]_0 ;
  wire \col_fu_50_reg[8]_i_1_n_10 ;
  wire \col_fu_50_reg[8]_i_1_n_11 ;
  wire \col_fu_50_reg[8]_i_1_n_12 ;
  wire \col_fu_50_reg[8]_i_1_n_9 ;
  wire empty_n_reg;
  wire [0:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1;
  wire [15:0]icmp_ln354_fu_114_p2_carry__0;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire we1;
  wire \zext_ln360_reg_146[0]_i_2_n_9 ;
  wire [3:3]\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFAFFAAAABBBBAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0B000B00FF000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h88A800A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(in_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F377F3F3F3F3)) 
    ap_loop_init_int_i_1__0
       (.I0(CO),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[0]_0 ),
        .I4(in_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__0_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .O(\col_fu_50_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \col_fu_50[12]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0]_0 ),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \col_fu_50[12]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(in_mat_data_empty_n),
        .I3(\col_fu_50_reg[0]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[12]_i_4 
       (.I0(\col_fu_50_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_sig_allocacmp_col_3));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [10]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_7 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[4]_i_2 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [4]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [2]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [8]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [6]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[12]_i_3 
       (.CI(\col_fu_50_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_50_reg[12]_i_3_n_10 ,\col_fu_50_reg[12]_i_3_n_11 ,\col_fu_50_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [12:9]),
        .S({ap_sig_allocacmp_col_3,grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_50_reg[4]_i_1_n_9 ,\col_fu_50_reg[4]_i_1_n_10 ,\col_fu_50_reg[4]_i_1_n_11 ,\col_fu_50_reg[4]_i_1_n_12 }),
        .CYINIT(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [4:1]),
        .S(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[8]_i_1 
       (.CI(\col_fu_50_reg[4]_i_1_n_9 ),
        .CO({\col_fu_50_reg[8]_i_1_n_9 ,\col_fu_50_reg[8]_i_1_n_10 ,\col_fu_50_reg[8]_i_1_n_11 ,\col_fu_50_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [8:5]),
        .S(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8:5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln354_fu_114_p2_carry__0_i_1
       (.I0(icmp_ln354_fu_114_p2_carry__0[14]),
        .I1(icmp_ln354_fu_114_p2_carry__0[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln354_fu_114_p2_carry__0_i_2
       (.I0(icmp_ln354_fu_114_p2_carry__0[12]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[12]_0 [12]),
        .I4(icmp_ln354_fu_114_p2_carry__0[13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry__0_i_3
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(icmp_ln354_fu_114_p2_carry__0[10]),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .I3(icmp_ln354_fu_114_p2_carry__0[11]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry__0_i_4
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(icmp_ln354_fu_114_p2_carry__0[8]),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .I3(icmp_ln354_fu_114_p2_carry__0[9]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln354_fu_114_p2_carry__0_i_5
       (.I0(icmp_ln354_fu_114_p2_carry__0[15]),
        .I1(icmp_ln354_fu_114_p2_carry__0[14]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln354_fu_114_p2_carry__0_i_6
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [12]),
        .I3(icmp_ln354_fu_114_p2_carry__0[12]),
        .I4(icmp_ln354_fu_114_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry__0_i_7
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(icmp_ln354_fu_114_p2_carry__0[10]),
        .I3(icmp_ln354_fu_114_p2_carry__0[11]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry__0_i_8
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(icmp_ln354_fu_114_p2_carry__0[8]),
        .I3(icmp_ln354_fu_114_p2_carry__0[9]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_1
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(icmp_ln354_fu_114_p2_carry__0[6]),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .I3(icmp_ln354_fu_114_p2_carry__0[7]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_2
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(icmp_ln354_fu_114_p2_carry__0[4]),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .I3(icmp_ln354_fu_114_p2_carry__0[5]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_3
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(icmp_ln354_fu_114_p2_carry__0[2]),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .I3(icmp_ln354_fu_114_p2_carry__0[3]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_4
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(icmp_ln354_fu_114_p2_carry__0[0]),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .I3(icmp_ln354_fu_114_p2_carry__0[1]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_5
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(icmp_ln354_fu_114_p2_carry__0[6]),
        .I3(icmp_ln354_fu_114_p2_carry__0[7]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_6
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(icmp_ln354_fu_114_p2_carry__0[4]),
        .I3(icmp_ln354_fu_114_p2_carry__0[5]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_7
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(icmp_ln354_fu_114_p2_carry__0[2]),
        .I3(icmp_ln354_fu_114_p2_carry__0[3]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln354_fu_114_p2_carry_i_8
       (.I0(icmp_ln354_fu_114_p2_carry__0[1]),
        .I1(icmp_ln354_fu_114_p2_carry__0[0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(\col_fu_50_reg[12]_0 [0]),
        .I5(\col_fu_50_reg[12]_0 [1]),
        .O(\col_fu_50_reg[6] [0]));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(CO),
        .O(we1));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_10
       (.I0(ADDRARDADDR[4]),
        .I1(\col_fu_50_reg[12]_0 [4]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_11
       (.I0(ADDRARDADDR[3]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_12
       (.I0(ADDRARDADDR[2]),
        .I1(\col_fu_50_reg[12]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[2]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_13
       (.I0(ADDRARDADDR[1]),
        .I1(\col_fu_50_reg[12]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_14
       (.I0(ADDRARDADDR[0]),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_3
       (.I0(ADDRARDADDR[11]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_4
       (.I0(ADDRARDADDR[10]),
        .I1(\col_fu_50_reg[12]_0 [10]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[10]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_5
       (.I0(ADDRARDADDR[9]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[9]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_6
       (.I0(ADDRARDADDR[8]),
        .I1(\col_fu_50_reg[12]_0 [8]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[8]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_7
       (.I0(ADDRARDADDR[7]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[7]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_8
       (.I0(ADDRARDADDR[6]),
        .I1(\col_fu_50_reg[12]_0 [6]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[6]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_9
       (.I0(ADDRARDADDR[5]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h88F8FFFF88080000)) 
    \zext_ln360_reg_146[0]_i_1 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(\zext_ln360_reg_146[0]_i_2_n_9 ),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(in_mat_data_empty_n),
        .I4(CO),
        .I5(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1),
        .O(\col_fu_50_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \zext_ln360_reg_146[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(\zext_ln360_reg_146[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \zext_ln360_reg_146[11]_i_1 
       (.I0(CO),
        .I1(in_mat_data_empty_n),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int),
        .O(empty_n_reg));
  LUT3 #(
    .INIT(8'hD0)) 
    \zext_ln360_reg_146[11]_i_2 
       (.I0(\col_fu_50_reg[0]_0 ),
        .I1(in_mat_data_empty_n),
        .I2(CO),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9
   (SR,
    ap_block_pp0_stage0_11001__0,
    E,
    ap_enable_reg_pp0_iter1_reg,
    S,
    ap_sig_allocacmp_j_3,
    D,
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    out,
    \ap_CS_fsm_reg[1]_0 ,
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg,
    imgwidth_empty_n,
    height_empty_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter2,
    p_dstgy_data_empty_n,
    p_dstgx_data_empty_n);
  output [0:0]SR;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_j_3;
  output [1:0]D;
  output grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready;
  output [0:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]out;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg;
  input imgwidth_empty_n;
  input height_empty_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter2;
  input p_dstgy_data_empty_n;
  input p_dstgx_data_empty_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg;
  wire [0:0]grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg;
  wire height_empty_n;
  wire icmp_ln81_fu_83_p2_carry_i_5_n_9;
  wire icmp_ln81_fu_83_p2_carry_i_6_n_9;
  wire icmp_ln81_fu_83_p2_carry_i_7_n_9;
  wire icmp_ln81_fu_83_p2_carry_i_8_n_9;
  wire imgwidth_empty_n;
  wire [11:0]out;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;

  LUT5 #(
    .INIT(32'h54040404)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm[2]_i_3_n_9 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(imgwidth_empty_n),
        .I4(height_empty_n),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h1015)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm[2]_i_3_n_9 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(\ap_CS_fsm[2]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__0
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .O(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__3
       (.I0(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__3_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_i_1
       (.I0(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln81_fu_83_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[9]),
        .I4(icmp_ln81_fu_83_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln81_fu_83_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[6]),
        .I4(icmp_ln81_fu_83_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln81_fu_83_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[3]),
        .I4(icmp_ln81_fu_83_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln81_fu_83_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[0]),
        .I4(icmp_ln81_fu_83_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_83_p2_carry_i_5
       (.I0(Q[10]),
        .I1(out[10]),
        .I2(Q[11]),
        .I3(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(out[11]),
        .O(icmp_ln81_fu_83_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_83_p2_carry_i_6
       (.I0(Q[7]),
        .I1(out[7]),
        .I2(Q[8]),
        .I3(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(out[8]),
        .O(icmp_ln81_fu_83_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_83_p2_carry_i_7
       (.I0(Q[4]),
        .I1(out[4]),
        .I2(Q[5]),
        .I3(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(out[5]),
        .O(icmp_ln81_fu_83_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_83_p2_carry_i_8
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(Q[2]),
        .I3(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(out[2]),
        .O(icmp_ln81_fu_83_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_89_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_46[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_46[11]_i_1 
       (.I0(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_46[11]_i_2 
       (.I0(CO),
        .I1(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(E));
  LUT5 #(
    .INIT(32'h44F4F4F4)) 
    \j_fu_46[11]_i_3 
       (.I0(p_dst_data_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgy_data_empty_n),
        .I4(p_dstgx_data_empty_n),
        .O(ap_block_pp0_stage0_11001__0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    img_inp_TVALID_int_regslice,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    push,
    E,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    img_inp_TVALID,
    Q,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    in_mat_data_full_n,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_inp_TVALID_int_regslice;
  output [0:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output push;
  output [0:0]E;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input img_inp_TVALID;
  input [0:0]Q;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input in_mat_data_full_n;
  input [23:0]img_inp_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1_n_9 ;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[10] ;
  wire \B_V_data_1_payload_A_reg_n_9_[11] ;
  wire \B_V_data_1_payload_A_reg_n_9_[12] ;
  wire \B_V_data_1_payload_A_reg_n_9_[13] ;
  wire \B_V_data_1_payload_A_reg_n_9_[14] ;
  wire \B_V_data_1_payload_A_reg_n_9_[15] ;
  wire \B_V_data_1_payload_A_reg_n_9_[16] ;
  wire \B_V_data_1_payload_A_reg_n_9_[17] ;
  wire \B_V_data_1_payload_A_reg_n_9_[18] ;
  wire \B_V_data_1_payload_A_reg_n_9_[19] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[20] ;
  wire \B_V_data_1_payload_A_reg_n_9_[21] ;
  wire \B_V_data_1_payload_A_reg_n_9_[22] ;
  wire \B_V_data_1_payload_A_reg_n_9_[23] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire \B_V_data_1_payload_A_reg_n_9_[8] ;
  wire \B_V_data_1_payload_A_reg_n_9_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[10] ;
  wire \B_V_data_1_payload_B_reg_n_9_[11] ;
  wire \B_V_data_1_payload_B_reg_n_9_[12] ;
  wire \B_V_data_1_payload_B_reg_n_9_[13] ;
  wire \B_V_data_1_payload_B_reg_n_9_[14] ;
  wire \B_V_data_1_payload_B_reg_n_9_[15] ;
  wire \B_V_data_1_payload_B_reg_n_9_[16] ;
  wire \B_V_data_1_payload_B_reg_n_9_[17] ;
  wire \B_V_data_1_payload_B_reg_n_9_[18] ;
  wire \B_V_data_1_payload_B_reg_n_9_[19] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[20] ;
  wire \B_V_data_1_payload_B_reg_n_9_[21] ;
  wire \B_V_data_1_payload_B_reg_n_9_[22] ;
  wire \B_V_data_1_payload_B_reg_n_9_[23] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire \B_V_data_1_payload_B_reg_n_9_[8] ;
  wire \B_V_data_1_payload_B_reg_n_9_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_9;
  wire \B_V_data_1_state[0]_i_1_n_9 ;
  wire \B_V_data_1_state[1]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [0:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY_int_regslice;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire push;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_inp_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_inp_TVALID_int_regslice),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(img_inp_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_inp_TREADY_int_regslice),
        .I2(img_inp_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_inp_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_mat_data_full_n),
        .O(img_inp_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_inp_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_inp_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_9 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_9 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(Q),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \j_02_fu_60[11]_i_2 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1
   (img_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_TREADY,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    axi_last_reg_194,
    dst_1_data_empty_n,
    Q,
    img_out_TREADY_int_regslice);
  output [0:0]img_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_TREADY;
  input xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  input axi_last_reg_194;
  input dst_1_data_empty_n;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_9 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_9 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_9;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_9_[0] ;
  wire \B_V_data_1_state_reg_n_9_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire dst_1_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_9_[1] ),
        .I1(dst_1_data_empty_n),
        .I2(Q),
        .I3(img_out_TREADY_int_regslice),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF7C0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_9_[1] ),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF755)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_9_[0] ),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_9_[1] ),
        .I4(img_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_9 ),
        .Q(\B_V_data_1_state_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    ap_rst_n_0,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \B_V_data_1_state_reg[1]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr0,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    mOutPtr0_0,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    dst_1_data_empty_n,
    img_out_TREADY,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    CO,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    ap_loop_init_int,
    \ap_CS_fsm_reg[2]_1 ,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    ap_done_cache,
    \mOutPtr_reg[0]_1 ,
    ap_sync_channel_write_dst_1_rows_channel0,
    \mOutPtr_reg[0]_2 ,
    ap_sync_channel_write_dst_1_cols_channel0,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  output ap_rst_n_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]SR;
  output [0:0]E;
  output \B_V_data_1_state_reg[1]_1 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [2:0]D;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  output grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr0;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  output mOutPtr0_0;
  output [7:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input dst_1_data_empty_n;
  input img_out_TREADY;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input ap_done_cache;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_sync_channel_write_dst_1_rows_channel0;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input ap_sync_channel_write_dst_1_cols_channel0;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__0_n_9 ;
  wire \ap_CS_fsm[2]_i_3__1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_cols_channel0;
  wire ap_sync_channel_write_dst_1_rows_channel0;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [7:0]img_out_TDATA;
  wire img_out_TREADY;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_2 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q[2]),
        .I3(dst_1_data_empty_n),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF5F5F5FC0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[1]_2 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[2]),
        .I4(dst_1_data_empty_n),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF5555)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(dst_1_data_empty_n),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_out_TREADY),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(dst_1_data_empty_n),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(dst_1_rows_channel_empty_n),
        .I1(dst_1_cols_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(Q[2]),
        .I2(dst_1_data_empty_n),
        .O(\B_V_data_1_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE040EF40)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(CO),
        .I1(\ap_CS_fsm[2]_i_3__1_n_9 ),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(Q[2]),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(Q[2]),
        .I1(dst_1_data_empty_n),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_9 ));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7FFF7555)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_loop_init_int_i_2__0
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_rows_channel_empty_n),
        .I5(ap_sync_channel_write_dst_1_rows_channel0),
        .O(mOutPtr0));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_cols_channel_empty_n),
        .I5(ap_sync_channel_write_dst_1_cols_channel0),
        .O(mOutPtr0_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .O(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_72[11]_i_1 
       (.I0(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \j_fu_72[11]_i_2 
       (.I0(CO),
        .I1(dst_1_data_empty_n),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4000555500000000)) 
    \j_fu_72[11]_i_4 
       (.I0(CO),
        .I1(dst_1_data_empty_n),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__2 
       (.I0(empty_n_reg),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__3 
       (.I0(empty_n_reg_0),
        .I1(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3__2 
       (.I0(ap_sync_channel_write_dst_1_rows_channel0),
        .I1(dst_1_rows_channel_empty_n),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3__3 
       (.I0(ap_sync_channel_write_dst_1_cols_channel0),
        .I1(dst_1_cols_channel_empty_n),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0
   (Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    start_once_reg,
    pop__0,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
    push__0,
    in_mat_rows_c16_channel_empty_n,
    in_mat_cols_c17_channel_empty_n);
  output Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  output start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg;
  input pop__0;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  input push__0;
  input in_mat_rows_c16_channel_empty_n;
  input in_mat_cols_c17_channel_empty_n;

  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__12_n_9;
  wire full_n_i_1__12_n_9;
  wire in_mat_cols_c17_channel_empty_n;
  wire in_mat_rows_c16_channel_empty_n;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire pop__0;
  wire push__0;
  wire start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready),
        .I3(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I4(push__0),
        .O(empty_n_i_1__12_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_9),
        .Q(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_once_reg),
        .I4(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .I5(pop__0),
        .O(full_n_i_1__12_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_9),
        .Q(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h55559555AAAA6AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(pop__0),
        .I1(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .I2(in_mat_rows_c16_channel_empty_n),
        .I3(in_mat_cols_c17_channel_empty_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(pop__0),
        .I5(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s
   (ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init_int_reg_6,
    ap_loop_init_int_reg_7,
    ap_loop_init_int_reg_8,
    ap_loop_init_int_reg_9,
    ap_loop_init_int_reg_10,
    Q,
    \out_pix_6_reg_125_reg[8]_0 ,
    \GradientValuesX_fu_72_reg[11] ,
    \GradientValuesX_fu_72_reg[11]_0 ,
    \GradientValuesX_fu_72_reg[10] ,
    ap_enable_reg_pp0_iter2,
    \b0_val_read_reg_120_reg[7]_0 ,
    ap_clk);
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init_int_reg_5;
  output ap_loop_init_int_reg_6;
  output ap_loop_init_int_reg_7;
  output ap_loop_init_int_reg_8;
  output ap_loop_init_int_reg_9;
  output ap_loop_init_int_reg_10;
  input [7:0]Q;
  input [7:0]\out_pix_6_reg_125_reg[8]_0 ;
  input \GradientValuesX_fu_72_reg[11] ;
  input \GradientValuesX_fu_72_reg[11]_0 ;
  input [10:0]\GradientValuesX_fu_72_reg[10] ;
  input ap_enable_reg_pp0_iter2;
  input [7:0]\b0_val_read_reg_120_reg[7]_0 ;
  input ap_clk;

  wire [10:0]\GradientValuesX_fu_72_reg[10] ;
  wire \GradientValuesX_fu_72_reg[11] ;
  wire \GradientValuesX_fu_72_reg[11]_0 ;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_10;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_loop_init_int_reg_5;
  wire ap_loop_init_int_reg_6;
  wire ap_loop_init_int_reg_7;
  wire ap_loop_init_int_reg_8;
  wire ap_loop_init_int_reg_9;
  wire [7:0]b0_val_read_reg_120;
  wire [7:0]\b0_val_read_reg_120_reg[7]_0 ;
  wire [14:1]out_pix_6_fu_96_p2;
  wire out_pix_6_fu_96_p2_carry__0_i_1_n_9;
  wire out_pix_6_fu_96_p2_carry__0_i_2_n_9;
  wire out_pix_6_fu_96_p2_carry__0_i_3_n_9;
  wire out_pix_6_fu_96_p2_carry__0_i_4_n_9;
  wire out_pix_6_fu_96_p2_carry__0_i_5_n_9;
  wire out_pix_6_fu_96_p2_carry__0_i_6_n_9;
  wire out_pix_6_fu_96_p2_carry__0_i_7_n_9;
  wire out_pix_6_fu_96_p2_carry__0_n_10;
  wire out_pix_6_fu_96_p2_carry__0_n_11;
  wire out_pix_6_fu_96_p2_carry__0_n_12;
  wire out_pix_6_fu_96_p2_carry__0_n_9;
  wire out_pix_6_fu_96_p2_carry__1_i_1_n_9;
  wire out_pix_6_fu_96_p2_carry__1_i_2_n_9;
  wire out_pix_6_fu_96_p2_carry__1_n_12;
  wire out_pix_6_fu_96_p2_carry_i_1_n_9;
  wire out_pix_6_fu_96_p2_carry_i_2_n_9;
  wire out_pix_6_fu_96_p2_carry_i_3_n_9;
  wire out_pix_6_fu_96_p2_carry_i_4_n_9;
  wire out_pix_6_fu_96_p2_carry_i_5_n_9;
  wire out_pix_6_fu_96_p2_carry_i_6_n_9;
  wire out_pix_6_fu_96_p2_carry_i_7_n_9;
  wire out_pix_6_fu_96_p2_carry_i_8_n_9;
  wire out_pix_6_fu_96_p2_carry_n_10;
  wire out_pix_6_fu_96_p2_carry_n_11;
  wire out_pix_6_fu_96_p2_carry_n_12;
  wire out_pix_6_fu_96_p2_carry_n_9;
  wire [14:0]out_pix_6_reg_125;
  wire [7:0]\out_pix_6_reg_125_reg[8]_0 ;
  wire [10:0]out_pix_fu_109_p2;
  wire out_pix_fu_109_p2_carry__0_i_1_n_9;
  wire out_pix_fu_109_p2_carry__0_i_2_n_9;
  wire out_pix_fu_109_p2_carry__0_i_3_n_9;
  wire out_pix_fu_109_p2_carry__0_i_4_n_9;
  wire out_pix_fu_109_p2_carry__0_i_5__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_6_n_9;
  wire out_pix_fu_109_p2_carry__0_i_7_n_9;
  wire out_pix_fu_109_p2_carry__0_i_8_n_9;
  wire out_pix_fu_109_p2_carry__0_n_10;
  wire out_pix_fu_109_p2_carry__0_n_11;
  wire out_pix_fu_109_p2_carry__0_n_12;
  wire out_pix_fu_109_p2_carry__0_n_9;
  wire out_pix_fu_109_p2_carry__1_i_1__0_n_9;
  wire out_pix_fu_109_p2_carry__1_i_2__0_n_9;
  wire out_pix_fu_109_p2_carry__1_i_3__0_n_9;
  wire out_pix_fu_109_p2_carry__1_i_4__0_n_9;
  wire out_pix_fu_109_p2_carry__1_n_11;
  wire out_pix_fu_109_p2_carry__1_n_12;
  wire out_pix_fu_109_p2_carry__1_n_9;
  wire out_pix_fu_109_p2_carry_i_1_n_9;
  wire out_pix_fu_109_p2_carry_i_2_n_9;
  wire out_pix_fu_109_p2_carry_i_3_n_9;
  wire out_pix_fu_109_p2_carry_i_4_n_9;
  wire out_pix_fu_109_p2_carry_i_5_n_9;
  wire out_pix_fu_109_p2_carry_i_6__0_n_9;
  wire out_pix_fu_109_p2_carry_i_7_n_9;
  wire out_pix_fu_109_p2_carry_n_10;
  wire out_pix_fu_109_p2_carry_n_11;
  wire out_pix_fu_109_p2_carry_n_12;
  wire out_pix_fu_109_p2_carry_n_9;
  wire [3:1]NLW_out_pix_6_fu_96_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_96_p2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[0]_i_1 
       (.I0(out_pix_fu_109_p2[0]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [0]),
        .O(ap_loop_init_int_reg));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[10]_i_2 
       (.I0(out_pix_fu_109_p2[10]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [10]),
        .O(ap_loop_init_int_reg_9));
  LUT4 #(
    .INIT(16'h1500)) 
    \GradientValuesX_fu_72[15]_i_1 
       (.I0(out_pix_fu_109_p2_carry__1_n_9),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_loop_init_int_reg_10));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[1]_i_1 
       (.I0(out_pix_fu_109_p2[1]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [1]),
        .O(ap_loop_init_int_reg_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[2]_i_1 
       (.I0(out_pix_fu_109_p2[2]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [2]),
        .O(ap_loop_init_int_reg_1));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[3]_i_1 
       (.I0(out_pix_fu_109_p2[3]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [3]),
        .O(ap_loop_init_int_reg_2));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[4]_i_1 
       (.I0(out_pix_fu_109_p2[4]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [4]),
        .O(ap_loop_init_int_reg_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[5]_i_1 
       (.I0(out_pix_fu_109_p2[5]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [5]),
        .O(ap_loop_init_int_reg_4));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[6]_i_1 
       (.I0(out_pix_fu_109_p2[6]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [6]),
        .O(ap_loop_init_int_reg_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[7]_i_1 
       (.I0(out_pix_fu_109_p2[7]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [7]),
        .O(ap_loop_init_int_reg_6));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[8]_i_1 
       (.I0(out_pix_fu_109_p2[8]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [8]),
        .O(ap_loop_init_int_reg_7));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[9]_i_1 
       (.I0(out_pix_fu_109_p2[9]),
        .I1(\GradientValuesX_fu_72_reg[11] ),
        .I2(\GradientValuesX_fu_72_reg[11]_0 ),
        .I3(\GradientValuesX_fu_72_reg[10] [9]),
        .O(ap_loop_init_int_reg_8));
  FDRE \b0_val_read_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [0]),
        .Q(b0_val_read_reg_120[0]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [1]),
        .Q(b0_val_read_reg_120[1]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [2]),
        .Q(b0_val_read_reg_120[2]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [3]),
        .Q(b0_val_read_reg_120[3]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [4]),
        .Q(b0_val_read_reg_120[4]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [5]),
        .Q(b0_val_read_reg_120[5]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [6]),
        .Q(b0_val_read_reg_120[6]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [7]),
        .Q(b0_val_read_reg_120[7]),
        .R(1'b0));
  CARRY4 out_pix_6_fu_96_p2_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_96_p2_carry_n_9,out_pix_6_fu_96_p2_carry_n_10,out_pix_6_fu_96_p2_carry_n_11,out_pix_6_fu_96_p2_carry_n_12}),
        .CYINIT(out_pix_6_fu_96_p2_carry_i_1_n_9),
        .DI({out_pix_6_fu_96_p2_carry_i_2_n_9,out_pix_6_fu_96_p2_carry_i_3_n_9,out_pix_6_fu_96_p2_carry_i_4_n_9,Q[1]}),
        .O(out_pix_6_fu_96_p2[4:1]),
        .S({out_pix_6_fu_96_p2_carry_i_5_n_9,out_pix_6_fu_96_p2_carry_i_6_n_9,out_pix_6_fu_96_p2_carry_i_7_n_9,out_pix_6_fu_96_p2_carry_i_8_n_9}));
  CARRY4 out_pix_6_fu_96_p2_carry__0
       (.CI(out_pix_6_fu_96_p2_carry_n_9),
        .CO({out_pix_6_fu_96_p2_carry__0_n_9,out_pix_6_fu_96_p2_carry__0_n_10,out_pix_6_fu_96_p2_carry__0_n_11,out_pix_6_fu_96_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\out_pix_6_reg_125_reg[8]_0 [7],out_pix_6_fu_96_p2_carry__0_i_1_n_9,out_pix_6_fu_96_p2_carry__0_i_2_n_9,out_pix_6_fu_96_p2_carry__0_i_3_n_9}),
        .O(out_pix_6_fu_96_p2[8:5]),
        .S({out_pix_6_fu_96_p2_carry__0_i_4_n_9,out_pix_6_fu_96_p2_carry__0_i_5_n_9,out_pix_6_fu_96_p2_carry__0_i_6_n_9,out_pix_6_fu_96_p2_carry__0_i_7_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    out_pix_6_fu_96_p2_carry__0_i_1
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_125_reg[8]_0 [5]),
        .O(out_pix_6_fu_96_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    out_pix_6_fu_96_p2_carry__0_i_2
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_125_reg[8]_0 [4]),
        .O(out_pix_6_fu_96_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    out_pix_6_fu_96_p2_carry__0_i_3
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_125_reg[8]_0 [3]),
        .O(out_pix_6_fu_96_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'hE1)) 
    out_pix_6_fu_96_p2_carry__0_i_4
       (.I0(\out_pix_6_reg_125_reg[8]_0 [6]),
        .I1(Q[7]),
        .I2(\out_pix_6_reg_125_reg[8]_0 [7]),
        .O(out_pix_6_fu_96_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    out_pix_6_fu_96_p2_carry__0_i_5
       (.I0(\out_pix_6_reg_125_reg[8]_0 [5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\out_pix_6_reg_125_reg[8]_0 [6]),
        .O(out_pix_6_fu_96_p2_carry__0_i_5_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    out_pix_6_fu_96_p2_carry__0_i_6
       (.I0(\out_pix_6_reg_125_reg[8]_0 [4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\out_pix_6_reg_125_reg[8]_0 [5]),
        .O(out_pix_6_fu_96_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    out_pix_6_fu_96_p2_carry__0_i_7
       (.I0(\out_pix_6_reg_125_reg[8]_0 [3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\out_pix_6_reg_125_reg[8]_0 [4]),
        .O(out_pix_6_fu_96_p2_carry__0_i_7_n_9));
  CARRY4 out_pix_6_fu_96_p2_carry__1
       (.CI(out_pix_6_fu_96_p2_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_96_p2_carry__1_CO_UNCONNECTED[3:1],out_pix_6_fu_96_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_6_fu_96_p2_carry__1_i_1_n_9}),
        .O({NLW_out_pix_6_fu_96_p2_carry__1_O_UNCONNECTED[3:2],out_pix_6_fu_96_p2[14],out_pix_6_fu_96_p2[9]}),
        .S({1'b0,1'b0,1'b1,out_pix_6_fu_96_p2_carry__1_i_2_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_6_fu_96_p2_carry__1_i_1
       (.I0(\out_pix_6_reg_125_reg[8]_0 [7]),
        .O(out_pix_6_fu_96_p2_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_6_fu_96_p2_carry__1_i_2
       (.I0(\out_pix_6_reg_125_reg[8]_0 [7]),
        .O(out_pix_6_fu_96_p2_carry__1_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_6_fu_96_p2_carry_i_1
       (.I0(Q[0]),
        .O(out_pix_6_fu_96_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    out_pix_6_fu_96_p2_carry_i_2
       (.I0(Q[3]),
        .I1(\out_pix_6_reg_125_reg[8]_0 [2]),
        .O(out_pix_6_fu_96_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    out_pix_6_fu_96_p2_carry_i_3
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_125_reg[8]_0 [1]),
        .O(out_pix_6_fu_96_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_6_fu_96_p2_carry_i_4
       (.I0(Q[1]),
        .O(out_pix_6_fu_96_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    out_pix_6_fu_96_p2_carry_i_5
       (.I0(\out_pix_6_reg_125_reg[8]_0 [2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\out_pix_6_reg_125_reg[8]_0 [3]),
        .O(out_pix_6_fu_96_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    out_pix_6_fu_96_p2_carry_i_6
       (.I0(\out_pix_6_reg_125_reg[8]_0 [1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\out_pix_6_reg_125_reg[8]_0 [2]),
        .O(out_pix_6_fu_96_p2_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_96_p2_carry_i_7
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\out_pix_6_reg_125_reg[8]_0 [1]),
        .O(out_pix_6_fu_96_p2_carry_i_7_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_6_fu_96_p2_carry_i_8
       (.I0(Q[1]),
        .I1(\out_pix_6_reg_125_reg[8]_0 [0]),
        .O(out_pix_6_fu_96_p2_carry_i_8_n_9));
  FDRE \out_pix_6_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(out_pix_6_reg_125[0]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[14]),
        .Q(out_pix_6_reg_125[14]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[1]),
        .Q(out_pix_6_reg_125[1]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[2]),
        .Q(out_pix_6_reg_125[2]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[3]),
        .Q(out_pix_6_reg_125[3]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[4]),
        .Q(out_pix_6_reg_125[4]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[5]),
        .Q(out_pix_6_reg_125[5]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[6]),
        .Q(out_pix_6_reg_125[6]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[7]),
        .Q(out_pix_6_reg_125[7]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[8]),
        .Q(out_pix_6_reg_125[8]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[9]),
        .Q(out_pix_6_reg_125[9]),
        .R(1'b0));
  CARRY4 out_pix_fu_109_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_109_p2_carry_n_9,out_pix_fu_109_p2_carry_n_10,out_pix_fu_109_p2_carry_n_11,out_pix_fu_109_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_109_p2_carry_i_1_n_9,out_pix_fu_109_p2_carry_i_2_n_9,out_pix_fu_109_p2_carry_i_3_n_9,b0_val_read_reg_120[0]}),
        .O(out_pix_fu_109_p2[3:0]),
        .S({out_pix_fu_109_p2_carry_i_4_n_9,out_pix_fu_109_p2_carry_i_5_n_9,out_pix_fu_109_p2_carry_i_6__0_n_9,out_pix_fu_109_p2_carry_i_7_n_9}));
  CARRY4 out_pix_fu_109_p2_carry__0
       (.CI(out_pix_fu_109_p2_carry_n_9),
        .CO({out_pix_fu_109_p2_carry__0_n_9,out_pix_fu_109_p2_carry__0_n_10,out_pix_fu_109_p2_carry__0_n_11,out_pix_fu_109_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_109_p2_carry__0_i_1_n_9,out_pix_fu_109_p2_carry__0_i_2_n_9,out_pix_fu_109_p2_carry__0_i_3_n_9,out_pix_fu_109_p2_carry__0_i_4_n_9}),
        .O(out_pix_fu_109_p2[7:4]),
        .S({out_pix_fu_109_p2_carry__0_i_5__0_n_9,out_pix_fu_109_p2_carry__0_i_6_n_9,out_pix_fu_109_p2_carry__0_i_7_n_9,out_pix_fu_109_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry__0_i_1
       (.I0(out_pix_6_reg_125[6]),
        .I1(b0_val_read_reg_120[6]),
        .O(out_pix_fu_109_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry__0_i_2
       (.I0(out_pix_6_reg_125[5]),
        .I1(b0_val_read_reg_120[5]),
        .O(out_pix_fu_109_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry__0_i_3
       (.I0(out_pix_6_reg_125[4]),
        .I1(b0_val_read_reg_120[4]),
        .O(out_pix_fu_109_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry__0_i_4
       (.I0(out_pix_6_reg_125[3]),
        .I1(b0_val_read_reg_120[3]),
        .O(out_pix_fu_109_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_109_p2_carry__0_i_5__0
       (.I0(b0_val_read_reg_120[6]),
        .I1(out_pix_6_reg_125[6]),
        .I2(b0_val_read_reg_120[7]),
        .I3(out_pix_6_reg_125[7]),
        .O(out_pix_fu_109_p2_carry__0_i_5__0_n_9));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_109_p2_carry__0_i_6
       (.I0(b0_val_read_reg_120[5]),
        .I1(out_pix_6_reg_125[5]),
        .I2(b0_val_read_reg_120[6]),
        .I3(out_pix_6_reg_125[6]),
        .O(out_pix_fu_109_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_109_p2_carry__0_i_7
       (.I0(b0_val_read_reg_120[4]),
        .I1(out_pix_6_reg_125[4]),
        .I2(b0_val_read_reg_120[5]),
        .I3(out_pix_6_reg_125[5]),
        .O(out_pix_fu_109_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_109_p2_carry__0_i_8
       (.I0(b0_val_read_reg_120[3]),
        .I1(out_pix_6_reg_125[3]),
        .I2(b0_val_read_reg_120[4]),
        .I3(out_pix_6_reg_125[4]),
        .O(out_pix_fu_109_p2_carry__0_i_8_n_9));
  CARRY4 out_pix_fu_109_p2_carry__1
       (.CI(out_pix_fu_109_p2_carry__0_n_9),
        .CO({out_pix_fu_109_p2_carry__1_n_9,NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED[2],out_pix_fu_109_p2_carry__1_n_11,out_pix_fu_109_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,out_pix_6_reg_125[9:8],out_pix_fu_109_p2_carry__1_i_1__0_n_9}),
        .O({NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED[3],out_pix_fu_109_p2[10:8]}),
        .S({1'b1,out_pix_fu_109_p2_carry__1_i_2__0_n_9,out_pix_fu_109_p2_carry__1_i_3__0_n_9,out_pix_fu_109_p2_carry__1_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry__1_i_1__0
       (.I0(out_pix_6_reg_125[7]),
        .I1(b0_val_read_reg_120[7]),
        .O(out_pix_fu_109_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_109_p2_carry__1_i_2__0
       (.I0(out_pix_6_reg_125[9]),
        .I1(out_pix_6_reg_125[14]),
        .O(out_pix_fu_109_p2_carry__1_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_109_p2_carry__1_i_3__0
       (.I0(out_pix_6_reg_125[8]),
        .I1(out_pix_6_reg_125[9]),
        .O(out_pix_fu_109_p2_carry__1_i_3__0_n_9));
  LUT3 #(
    .INIT(8'h4B)) 
    out_pix_fu_109_p2_carry__1_i_4__0
       (.I0(b0_val_read_reg_120[7]),
        .I1(out_pix_6_reg_125[7]),
        .I2(out_pix_6_reg_125[8]),
        .O(out_pix_fu_109_p2_carry__1_i_4__0_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry_i_1
       (.I0(out_pix_6_reg_125[2]),
        .I1(b0_val_read_reg_120[2]),
        .O(out_pix_fu_109_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_109_p2_carry_i_2
       (.I0(out_pix_6_reg_125[1]),
        .I1(b0_val_read_reg_120[1]),
        .O(out_pix_fu_109_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_109_p2_carry_i_3
       (.I0(b0_val_read_reg_120[0]),
        .O(out_pix_fu_109_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_109_p2_carry_i_4
       (.I0(b0_val_read_reg_120[2]),
        .I1(out_pix_6_reg_125[2]),
        .I2(b0_val_read_reg_120[3]),
        .I3(out_pix_6_reg_125[3]),
        .O(out_pix_fu_109_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_109_p2_carry_i_5
       (.I0(b0_val_read_reg_120[1]),
        .I1(out_pix_6_reg_125[1]),
        .I2(b0_val_read_reg_120[2]),
        .I3(out_pix_6_reg_125[2]),
        .O(out_pix_fu_109_p2_carry_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_109_p2_carry_i_6__0
       (.I0(b0_val_read_reg_120[0]),
        .I1(b0_val_read_reg_120[1]),
        .I2(out_pix_6_reg_125[1]),
        .O(out_pix_fu_109_p2_carry_i_6__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_109_p2_carry_i_7
       (.I0(b0_val_read_reg_120[0]),
        .I1(out_pix_6_reg_125[0]),
        .O(out_pix_fu_109_p2_carry_i_7_n_9));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25
   (D,
    ap_ce_reg_reg,
    \b2_val_read_reg_115_reg[7]_0 ,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    \P0_fu_118_reg[0] ,
    Q,
    ap_loop_init_int,
    \P0_fu_118_reg[11] ,
    \P0_fu_118_reg[14] ,
    \out_pix_6_reg_125_reg[13]_0 ,
    \out_pix_6_reg_125_reg[13]_1 ,
    \out_pix_6_reg_125_reg[13]_2 ,
    \out_pix_6_reg_125_reg[13]_3 ,
    \b0_val_read_reg_120_reg[7]_0 ,
    ap_clk,
    \b2_val_read_reg_115_reg[7]_1 );
  output [11:0]D;
  output [10:0]ap_ce_reg_reg;
  output [7:0]\b2_val_read_reg_115_reg[7]_0 ;
  output [11:0]ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  input \P0_fu_118_reg[0] ;
  input [11:0]Q;
  input ap_loop_init_int;
  input \P0_fu_118_reg[11] ;
  input [14:0]\P0_fu_118_reg[14] ;
  input [7:0]\out_pix_6_reg_125_reg[13]_0 ;
  input [7:0]\out_pix_6_reg_125_reg[13]_1 ;
  input [7:0]\out_pix_6_reg_125_reg[13]_2 ;
  input [7:0]\out_pix_6_reg_125_reg[13]_3 ;
  input [7:0]\b0_val_read_reg_120_reg[7]_0 ;
  input ap_clk;
  input [7:0]\b2_val_read_reg_115_reg[7]_1 ;

  wire [11:0]D;
  wire \P0_fu_118_reg[0] ;
  wire \P0_fu_118_reg[11] ;
  wire [14:0]\P0_fu_118_reg[14] ;
  wire [11:0]Q;
  wire [10:0]ap_ce_reg_reg;
  wire [11:0]ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [7:0]b0_val_read_reg_120;
  wire [7:0]\b0_val_read_reg_120_reg[7]_0 ;
  wire [7:0]\b2_val_read_reg_115_reg[7]_0 ;
  wire [7:0]\b2_val_read_reg_115_reg[7]_1 ;
  wire [13:0]out_pix_6_fu_96_p2;
  wire out_pix_6_fu_96_p2__1_carry__0_i_10_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_11_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_12_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_1_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_2_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_3_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_4_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_5_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_6_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_7_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_8_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_i_9_n_9;
  wire out_pix_6_fu_96_p2__1_carry__0_n_10;
  wire out_pix_6_fu_96_p2__1_carry__0_n_11;
  wire out_pix_6_fu_96_p2__1_carry__0_n_12;
  wire out_pix_6_fu_96_p2__1_carry__0_n_9;
  wire out_pix_6_fu_96_p2__1_carry__1_i_1_n_9;
  wire out_pix_6_fu_96_p2__1_carry__1_i_2_n_9;
  wire out_pix_6_fu_96_p2__1_carry__1_i_3_n_9;
  wire out_pix_6_fu_96_p2__1_carry__1_i_4_n_9;
  wire out_pix_6_fu_96_p2__1_carry__1_n_11;
  wire out_pix_6_fu_96_p2__1_carry__1_n_12;
  wire out_pix_6_fu_96_p2__1_carry_i_1_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_2_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_3_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_4_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_5_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_6_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_7_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_8_n_9;
  wire out_pix_6_fu_96_p2__1_carry_i_9_n_9;
  wire out_pix_6_fu_96_p2__1_carry_n_10;
  wire out_pix_6_fu_96_p2__1_carry_n_11;
  wire out_pix_6_fu_96_p2__1_carry_n_12;
  wire out_pix_6_fu_96_p2__1_carry_n_9;
  wire [13:0]out_pix_6_reg_125;
  wire [7:0]\out_pix_6_reg_125_reg[13]_0 ;
  wire [7:0]\out_pix_6_reg_125_reg[13]_1 ;
  wire [7:0]\out_pix_6_reg_125_reg[13]_2 ;
  wire [7:0]\out_pix_6_reg_125_reg[13]_3 ;
  wire out_pix_fu_109_p2_carry__0_i_1__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_2__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_3__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_4__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_5_n_9;
  wire out_pix_fu_109_p2_carry__0_i_6__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_7__0_n_9;
  wire out_pix_fu_109_p2_carry__0_i_8__0_n_9;
  wire out_pix_fu_109_p2_carry__0_n_10;
  wire out_pix_fu_109_p2_carry__0_n_11;
  wire out_pix_fu_109_p2_carry__0_n_12;
  wire out_pix_fu_109_p2_carry__0_n_9;
  wire out_pix_fu_109_p2_carry__1_i_1_n_9;
  wire out_pix_fu_109_p2_carry__1_i_2_n_9;
  wire out_pix_fu_109_p2_carry__1_i_3_n_9;
  wire out_pix_fu_109_p2_carry__1_i_4_n_9;
  wire out_pix_fu_109_p2_carry__1_n_11;
  wire out_pix_fu_109_p2_carry__1_n_12;
  wire out_pix_fu_109_p2_carry__1_n_9;
  wire out_pix_fu_109_p2_carry_i_1__0_n_9;
  wire out_pix_fu_109_p2_carry_i_2__0_n_9;
  wire out_pix_fu_109_p2_carry_i_3__0_n_9;
  wire out_pix_fu_109_p2_carry_i_4__0_n_9;
  wire out_pix_fu_109_p2_carry_i_5__0_n_9;
  wire out_pix_fu_109_p2_carry_i_6_n_9;
  wire out_pix_fu_109_p2_carry_i_7__0_n_9;
  wire out_pix_fu_109_p2_carry_n_10;
  wire out_pix_fu_109_p2_carry_n_11;
  wire out_pix_fu_109_p2_carry_n_12;
  wire out_pix_fu_109_p2_carry_n_9;
  wire [3:2]NLW_out_pix_6_fu_96_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_6_fu_96_p2__1_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[0]_i_1 
       (.I0(D[0]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[0]),
        .O(ap_ce_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[10]_i_1 
       (.I0(D[10]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[10]),
        .O(ap_ce_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \GradientValuesX_reg_735[14]_i_1 
       (.I0(out_pix_fu_109_p2_carry__1_n_9),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[11]),
        .O(ap_ce_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[1]_i_1 
       (.I0(D[1]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[1]),
        .O(ap_ce_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[2]_i_1 
       (.I0(D[2]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[2]),
        .O(ap_ce_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[3]_i_1 
       (.I0(D[3]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[3]),
        .O(ap_ce_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[4]_i_1 
       (.I0(D[4]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[4]),
        .O(ap_ce_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[5]_i_1 
       (.I0(D[5]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[5]),
        .O(ap_ce_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[6]_i_1 
       (.I0(D[6]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[6]),
        .O(ap_ce_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[7]_i_1 
       (.I0(D[7]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[7]),
        .O(ap_ce_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[8]_i_1 
       (.I0(D[8]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[8]),
        .O(ap_ce_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_reg_735[9]_i_1 
       (.I0(D[9]),
        .I1(\P0_fu_118_reg[0] ),
        .I2(Q[9]),
        .O(ap_ce_reg_reg_0[9]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[0]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[0]),
        .I2(D[0]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [0]),
        .O(ap_ce_reg_reg[0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[10]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[10]),
        .I2(D[10]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [10]),
        .O(ap_ce_reg_reg[10]));
  LUT6 #(
    .INIT(64'hD5FFC0EA153F002A)) 
    \P0_fu_118[11]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\P0_fu_118_reg[11] ),
        .I3(out_pix_fu_109_p2_carry__1_n_9),
        .I4(Q[11]),
        .I5(\P0_fu_118_reg[14] [11]),
        .O(ap_ce_reg_reg_4));
  LUT6 #(
    .INIT(64'hD5FFC0EA153F002A)) 
    \P0_fu_118[12]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\P0_fu_118_reg[11] ),
        .I3(out_pix_fu_109_p2_carry__1_n_9),
        .I4(Q[11]),
        .I5(\P0_fu_118_reg[14] [12]),
        .O(ap_ce_reg_reg_3));
  LUT6 #(
    .INIT(64'hD5FFC0EA153F002A)) 
    \P0_fu_118[13]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\P0_fu_118_reg[11] ),
        .I3(out_pix_fu_109_p2_carry__1_n_9),
        .I4(Q[11]),
        .I5(\P0_fu_118_reg[14] [13]),
        .O(ap_ce_reg_reg_2));
  LUT6 #(
    .INIT(64'hD5FFC0EA153F002A)) 
    \P0_fu_118[14]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\P0_fu_118_reg[11] ),
        .I3(out_pix_fu_109_p2_carry__1_n_9),
        .I4(Q[11]),
        .I5(\P0_fu_118_reg[14] [14]),
        .O(ap_ce_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[1]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[1]),
        .I2(D[1]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [1]),
        .O(ap_ce_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[2]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[2]),
        .I2(D[2]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [2]),
        .O(ap_ce_reg_reg[2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[3]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[3]),
        .I2(D[3]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [3]),
        .O(ap_ce_reg_reg[3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[4]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[4]),
        .I2(D[4]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [4]),
        .O(ap_ce_reg_reg[4]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[5]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[5]),
        .I2(D[5]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [5]),
        .O(ap_ce_reg_reg[5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[6]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[6]),
        .I2(D[6]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [6]),
        .O(ap_ce_reg_reg[6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[7]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[7]),
        .I2(D[7]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [7]),
        .O(ap_ce_reg_reg[7]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[8]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[8]),
        .I2(D[8]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [8]),
        .O(ap_ce_reg_reg[8]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[9]_i_1 
       (.I0(\P0_fu_118_reg[0] ),
        .I1(Q[9]),
        .I2(D[9]),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[11] ),
        .I5(\P0_fu_118_reg[14] [9]),
        .O(ap_ce_reg_reg[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_0_int_reg[14]_i_1 
       (.I0(out_pix_fu_109_p2_carry__1_n_9),
        .O(D[11]));
  FDRE \b0_val_read_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [0]),
        .Q(b0_val_read_reg_120[0]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [1]),
        .Q(b0_val_read_reg_120[1]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [2]),
        .Q(b0_val_read_reg_120[2]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [3]),
        .Q(b0_val_read_reg_120[3]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [4]),
        .Q(b0_val_read_reg_120[4]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [5]),
        .Q(b0_val_read_reg_120[5]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [6]),
        .Q(b0_val_read_reg_120[6]),
        .R(1'b0));
  FDRE \b0_val_read_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b0_val_read_reg_120_reg[7]_0 [7]),
        .Q(b0_val_read_reg_120[7]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [0]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [1]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [2]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [3]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [4]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [5]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [6]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[7]_1 [7]),
        .Q(\b2_val_read_reg_115_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 out_pix_6_fu_96_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_96_p2__1_carry_n_9,out_pix_6_fu_96_p2__1_carry_n_10,out_pix_6_fu_96_p2__1_carry_n_11,out_pix_6_fu_96_p2__1_carry_n_12}),
        .CYINIT(1'b1),
        .DI({out_pix_6_fu_96_p2__1_carry_i_1_n_9,out_pix_6_fu_96_p2__1_carry_i_2_n_9,1'b0,out_pix_6_fu_96_p2__1_carry_i_3_n_9}),
        .O(out_pix_6_fu_96_p2[3:0]),
        .S({out_pix_6_fu_96_p2__1_carry_i_4_n_9,out_pix_6_fu_96_p2__1_carry_i_5_n_9,out_pix_6_fu_96_p2__1_carry_i_6_n_9,out_pix_6_fu_96_p2__1_carry_i_7_n_9}));
  CARRY4 out_pix_6_fu_96_p2__1_carry__0
       (.CI(out_pix_6_fu_96_p2__1_carry_n_9),
        .CO({out_pix_6_fu_96_p2__1_carry__0_n_9,out_pix_6_fu_96_p2__1_carry__0_n_10,out_pix_6_fu_96_p2__1_carry__0_n_11,out_pix_6_fu_96_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_96_p2__1_carry__0_i_1_n_9,out_pix_6_fu_96_p2__1_carry__0_i_2_n_9,out_pix_6_fu_96_p2__1_carry__0_i_3_n_9,out_pix_6_fu_96_p2__1_carry__0_i_4_n_9}),
        .O(out_pix_6_fu_96_p2[7:4]),
        .S({out_pix_6_fu_96_p2__1_carry__0_i_5_n_9,out_pix_6_fu_96_p2__1_carry__0_i_6_n_9,out_pix_6_fu_96_p2__1_carry__0_i_7_n_9,out_pix_6_fu_96_p2__1_carry__0_i_8_n_9}));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    out_pix_6_fu_96_p2__1_carry__0_i_1
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_9_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_0 [6]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [4]),
        .I3(\out_pix_6_reg_125_reg[13]_2 [5]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [4]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_96_p2__1_carry__0_i_10
       (.I0(\out_pix_6_reg_125_reg[13]_1 [4]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [5]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [4]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_10_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_96_p2__1_carry__0_i_11
       (.I0(\out_pix_6_reg_125_reg[13]_1 [3]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [4]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [3]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_11_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_96_p2__1_carry__0_i_12
       (.I0(\out_pix_6_reg_125_reg[13]_1 [6]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [7]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [6]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_12_n_9));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    out_pix_6_fu_96_p2__1_carry__0_i_2
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_10_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_0 [5]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [3]),
        .I3(\out_pix_6_reg_125_reg[13]_2 [4]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [3]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_2_n_9));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    out_pix_6_fu_96_p2__1_carry__0_i_3
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_11_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_0 [4]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [2]),
        .I3(\out_pix_6_reg_125_reg[13]_2 [3]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [2]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_3_n_9));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    out_pix_6_fu_96_p2__1_carry__0_i_4
       (.I0(out_pix_6_fu_96_p2__1_carry_i_9_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_0 [3]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [1]),
        .I3(\out_pix_6_reg_125_reg[13]_2 [2]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [1]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry__0_i_5
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_1_n_9),
        .I1(out_pix_6_fu_96_p2__1_carry__0_i_12_n_9),
        .I2(\out_pix_6_reg_125_reg[13]_0 [7]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [5]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [6]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [5]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry__0_i_6
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_2_n_9),
        .I1(out_pix_6_fu_96_p2__1_carry__0_i_9_n_9),
        .I2(\out_pix_6_reg_125_reg[13]_0 [6]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [4]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [5]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [4]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_6_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry__0_i_7
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_3_n_9),
        .I1(out_pix_6_fu_96_p2__1_carry__0_i_10_n_9),
        .I2(\out_pix_6_reg_125_reg[13]_0 [5]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [3]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [4]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [3]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_7_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry__0_i_8
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_4_n_9),
        .I1(out_pix_6_fu_96_p2__1_carry__0_i_11_n_9),
        .I2(\out_pix_6_reg_125_reg[13]_0 [4]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [2]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [3]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [2]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_8_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_96_p2__1_carry__0_i_9
       (.I0(\out_pix_6_reg_125_reg[13]_1 [5]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [6]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [5]),
        .O(out_pix_6_fu_96_p2__1_carry__0_i_9_n_9));
  CARRY4 out_pix_6_fu_96_p2__1_carry__1
       (.CI(out_pix_6_fu_96_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_96_p2__1_carry__1_CO_UNCONNECTED[3:2],out_pix_6_fu_96_p2__1_carry__1_n_11,out_pix_6_fu_96_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_6_fu_96_p2__1_carry__1_i_1_n_9,out_pix_6_fu_96_p2__1_carry__1_i_2_n_9}),
        .O({NLW_out_pix_6_fu_96_p2__1_carry__1_O_UNCONNECTED[3],out_pix_6_fu_96_p2[13],out_pix_6_fu_96_p2[9:8]}),
        .S({1'b0,1'b1,out_pix_6_fu_96_p2__1_carry__1_i_3_n_9,out_pix_6_fu_96_p2__1_carry__1_i_4_n_9}));
  LUT5 #(
    .INIT(32'h002B2B00)) 
    out_pix_6_fu_96_p2__1_carry__1_i_1
       (.I0(\out_pix_6_reg_125_reg[13]_1 [6]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [7]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [6]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [7]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [7]),
        .O(out_pix_6_fu_96_p2__1_carry__1_i_1_n_9));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    out_pix_6_fu_96_p2__1_carry__1_i_2
       (.I0(out_pix_6_fu_96_p2__1_carry__0_i_12_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_0 [7]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [5]),
        .I3(\out_pix_6_reg_125_reg[13]_2 [6]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [5]),
        .O(out_pix_6_fu_96_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hFF8E71FF)) 
    out_pix_6_fu_96_p2__1_carry__1_i_3
       (.I0(\out_pix_6_reg_125_reg[13]_3 [6]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [7]),
        .I2(\out_pix_6_reg_125_reg[13]_1 [6]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [7]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [7]),
        .O(out_pix_6_fu_96_p2__1_carry__1_i_3_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry__1_i_4
       (.I0(out_pix_6_fu_96_p2__1_carry__1_i_2_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_1 [7]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [7]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [6]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [7]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [6]),
        .O(out_pix_6_fu_96_p2__1_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    out_pix_6_fu_96_p2__1_carry_i_1
       (.I0(out_pix_6_fu_96_p2__1_carry_i_8_n_9),
        .I1(\out_pix_6_reg_125_reg[13]_0 [2]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [0]),
        .I3(\out_pix_6_reg_125_reg[13]_2 [1]),
        .I4(\out_pix_6_reg_125_reg[13]_1 [0]),
        .O(out_pix_6_fu_96_p2__1_carry_i_1_n_9));
  LUT6 #(
    .INIT(64'hEBBE8228EBBEEBBE)) 
    out_pix_6_fu_96_p2__1_carry_i_2
       (.I0(\out_pix_6_reg_125_reg[13]_0 [1]),
        .I1(\out_pix_6_reg_125_reg[13]_1 [0]),
        .I2(\out_pix_6_reg_125_reg[13]_2 [1]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [0]),
        .I4(\out_pix_6_reg_125_reg[13]_0 [0]),
        .I5(\out_pix_6_reg_125_reg[13]_2 [0]),
        .O(out_pix_6_fu_96_p2__1_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_96_p2__1_carry_i_3
       (.I0(\out_pix_6_reg_125_reg[13]_0 [0]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [0]),
        .O(out_pix_6_fu_96_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry_i_4
       (.I0(out_pix_6_fu_96_p2__1_carry_i_1_n_9),
        .I1(out_pix_6_fu_96_p2__1_carry_i_9_n_9),
        .I2(\out_pix_6_reg_125_reg[13]_0 [3]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [1]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [2]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [1]),
        .O(out_pix_6_fu_96_p2__1_carry_i_4_n_9));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    out_pix_6_fu_96_p2__1_carry_i_5
       (.I0(out_pix_6_fu_96_p2__1_carry_i_2_n_9),
        .I1(out_pix_6_fu_96_p2__1_carry_i_8_n_9),
        .I2(\out_pix_6_reg_125_reg[13]_0 [2]),
        .I3(\out_pix_6_reg_125_reg[13]_3 [0]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [1]),
        .I5(\out_pix_6_reg_125_reg[13]_1 [0]),
        .O(out_pix_6_fu_96_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'hD22D2DD22DD2D22D)) 
    out_pix_6_fu_96_p2__1_carry_i_6
       (.I0(\out_pix_6_reg_125_reg[13]_2 [0]),
        .I1(\out_pix_6_reg_125_reg[13]_0 [0]),
        .I2(\out_pix_6_reg_125_reg[13]_0 [1]),
        .I3(\out_pix_6_reg_125_reg[13]_1 [0]),
        .I4(\out_pix_6_reg_125_reg[13]_2 [1]),
        .I5(\out_pix_6_reg_125_reg[13]_3 [0]),
        .O(out_pix_6_fu_96_p2__1_carry_i_6_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_6_fu_96_p2__1_carry_i_7
       (.I0(\out_pix_6_reg_125_reg[13]_2 [0]),
        .I1(\out_pix_6_reg_125_reg[13]_0 [0]),
        .O(out_pix_6_fu_96_p2__1_carry_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_96_p2__1_carry_i_8
       (.I0(\out_pix_6_reg_125_reg[13]_1 [1]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [2]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [1]),
        .O(out_pix_6_fu_96_p2__1_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_96_p2__1_carry_i_9
       (.I0(\out_pix_6_reg_125_reg[13]_1 [2]),
        .I1(\out_pix_6_reg_125_reg[13]_2 [3]),
        .I2(\out_pix_6_reg_125_reg[13]_3 [2]),
        .O(out_pix_6_fu_96_p2__1_carry_i_9_n_9));
  FDRE \out_pix_6_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[0]),
        .Q(out_pix_6_reg_125[0]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[13]),
        .Q(out_pix_6_reg_125[13]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[1]),
        .Q(out_pix_6_reg_125[1]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[2]),
        .Q(out_pix_6_reg_125[2]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[3]),
        .Q(out_pix_6_reg_125[3]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[4]),
        .Q(out_pix_6_reg_125[4]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[5]),
        .Q(out_pix_6_reg_125[5]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[6]),
        .Q(out_pix_6_reg_125[6]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[7]),
        .Q(out_pix_6_reg_125[7]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[8]),
        .Q(out_pix_6_reg_125[8]),
        .R(1'b0));
  FDRE \out_pix_6_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_96_p2[9]),
        .Q(out_pix_6_reg_125[9]),
        .R(1'b0));
  CARRY4 out_pix_fu_109_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_109_p2_carry_n_9,out_pix_fu_109_p2_carry_n_10,out_pix_fu_109_p2_carry_n_11,out_pix_fu_109_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_109_p2_carry_i_1__0_n_9,out_pix_fu_109_p2_carry_i_2__0_n_9,out_pix_fu_109_p2_carry_i_3__0_n_9,out_pix_6_reg_125[0]}),
        .O(D[3:0]),
        .S({out_pix_fu_109_p2_carry_i_4__0_n_9,out_pix_fu_109_p2_carry_i_5__0_n_9,out_pix_fu_109_p2_carry_i_6_n_9,out_pix_fu_109_p2_carry_i_7__0_n_9}));
  CARRY4 out_pix_fu_109_p2_carry__0
       (.CI(out_pix_fu_109_p2_carry_n_9),
        .CO({out_pix_fu_109_p2_carry__0_n_9,out_pix_fu_109_p2_carry__0_n_10,out_pix_fu_109_p2_carry__0_n_11,out_pix_fu_109_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_109_p2_carry__0_i_1__0_n_9,out_pix_fu_109_p2_carry__0_i_2__0_n_9,out_pix_fu_109_p2_carry__0_i_3__0_n_9,out_pix_fu_109_p2_carry__0_i_4__0_n_9}),
        .O(D[7:4]),
        .S({out_pix_fu_109_p2_carry__0_i_5_n_9,out_pix_fu_109_p2_carry__0_i_6__0_n_9,out_pix_fu_109_p2_carry__0_i_7__0_n_9,out_pix_fu_109_p2_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry__0_i_1__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [6]),
        .I1(out_pix_6_reg_125[6]),
        .I2(b0_val_read_reg_120[6]),
        .O(out_pix_fu_109_p2_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry__0_i_2__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [5]),
        .I1(out_pix_6_reg_125[5]),
        .I2(b0_val_read_reg_120[5]),
        .O(out_pix_fu_109_p2_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry__0_i_3__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [4]),
        .I1(out_pix_6_reg_125[4]),
        .I2(b0_val_read_reg_120[4]),
        .O(out_pix_fu_109_p2_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry__0_i_4__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [3]),
        .I1(out_pix_6_reg_125[3]),
        .I2(b0_val_read_reg_120[3]),
        .O(out_pix_fu_109_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry__0_i_5
       (.I0(out_pix_fu_109_p2_carry__0_i_1__0_n_9),
        .I1(\b2_val_read_reg_115_reg[7]_0 [7]),
        .I2(b0_val_read_reg_120[7]),
        .I3(out_pix_6_reg_125[7]),
        .O(out_pix_fu_109_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry__0_i_6__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [6]),
        .I1(out_pix_6_reg_125[6]),
        .I2(b0_val_read_reg_120[6]),
        .I3(out_pix_fu_109_p2_carry__0_i_2__0_n_9),
        .O(out_pix_fu_109_p2_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry__0_i_7__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [5]),
        .I1(out_pix_6_reg_125[5]),
        .I2(b0_val_read_reg_120[5]),
        .I3(out_pix_fu_109_p2_carry__0_i_3__0_n_9),
        .O(out_pix_fu_109_p2_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry__0_i_8__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [4]),
        .I1(out_pix_6_reg_125[4]),
        .I2(b0_val_read_reg_120[4]),
        .I3(out_pix_fu_109_p2_carry__0_i_4__0_n_9),
        .O(out_pix_fu_109_p2_carry__0_i_8__0_n_9));
  CARRY4 out_pix_fu_109_p2_carry__1
       (.CI(out_pix_fu_109_p2_carry__0_n_9),
        .CO({out_pix_fu_109_p2_carry__1_n_9,NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED[2],out_pix_fu_109_p2_carry__1_n_11,out_pix_fu_109_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,out_pix_6_reg_125[9:8],out_pix_fu_109_p2_carry__1_i_1_n_9}),
        .O({NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED[3],D[10:8]}),
        .S({1'b1,out_pix_fu_109_p2_carry__1_i_2_n_9,out_pix_fu_109_p2_carry__1_i_3_n_9,out_pix_fu_109_p2_carry__1_i_4_n_9}));
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry__1_i_1
       (.I0(\b2_val_read_reg_115_reg[7]_0 [7]),
        .I1(out_pix_6_reg_125[7]),
        .I2(b0_val_read_reg_120[7]),
        .O(out_pix_fu_109_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_109_p2_carry__1_i_2
       (.I0(out_pix_6_reg_125[9]),
        .I1(out_pix_6_reg_125[13]),
        .O(out_pix_fu_109_p2_carry__1_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_109_p2_carry__1_i_3
       (.I0(out_pix_6_reg_125[8]),
        .I1(out_pix_6_reg_125[9]),
        .O(out_pix_fu_109_p2_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'hD42B)) 
    out_pix_fu_109_p2_carry__1_i_4
       (.I0(b0_val_read_reg_120[7]),
        .I1(out_pix_6_reg_125[7]),
        .I2(\b2_val_read_reg_115_reg[7]_0 [7]),
        .I3(out_pix_6_reg_125[8]),
        .O(out_pix_fu_109_p2_carry__1_i_4_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry_i_1__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [2]),
        .I1(out_pix_6_reg_125[2]),
        .I2(b0_val_read_reg_120[2]),
        .O(out_pix_fu_109_p2_carry_i_1__0_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    out_pix_fu_109_p2_carry_i_2__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [1]),
        .I1(out_pix_6_reg_125[1]),
        .I2(b0_val_read_reg_120[1]),
        .O(out_pix_fu_109_p2_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_fu_109_p2_carry_i_3__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [0]),
        .I1(b0_val_read_reg_120[0]),
        .O(out_pix_fu_109_p2_carry_i_3__0_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry_i_4__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [3]),
        .I1(out_pix_6_reg_125[3]),
        .I2(b0_val_read_reg_120[3]),
        .I3(out_pix_fu_109_p2_carry_i_1__0_n_9),
        .O(out_pix_fu_109_p2_carry_i_4__0_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry_i_5__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [2]),
        .I1(out_pix_6_reg_125[2]),
        .I2(b0_val_read_reg_120[2]),
        .I3(out_pix_fu_109_p2_carry_i_2__0_n_9),
        .O(out_pix_fu_109_p2_carry_i_5__0_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_109_p2_carry_i_6
       (.I0(\b2_val_read_reg_115_reg[7]_0 [1]),
        .I1(out_pix_6_reg_125[1]),
        .I2(b0_val_read_reg_120[1]),
        .I3(out_pix_fu_109_p2_carry_i_3__0_n_9),
        .O(out_pix_fu_109_p2_carry_i_6_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_109_p2_carry_i_7__0
       (.I0(\b2_val_read_reg_115_reg[7]_0 [0]),
        .I1(b0_val_read_reg_120[0]),
        .I2(out_pix_6_reg_125[0]),
        .O(out_pix_fu_109_p2_carry_i_7__0_n_9));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26
   (\b2_val_read_reg_115_reg[0]_0 ,
    D,
    \b0_val_read_reg_120_reg[0]_0 ,
    ap_ce_reg_reg,
    \b0_val_read_reg_120_reg[0]_1 ,
    Q,
    ap_clk,
    \b2_val_read_reg_115_reg[0]_1 ,
    \P0_fu_118_reg[15] ,
    \P0_fu_118_reg[15]_0 ,
    ap_loop_init_int,
    \P0_fu_118_reg[15]_1 ,
    \P0_fu_118_reg[15]_2 ,
    \P1_fu_122_reg[15] ,
    \P1_fu_122_reg[15]_0 ,
    \P1_fu_122_reg[15]_1 ,
    \P1_fu_122_reg[15]_2 ,
    \out_pix_6_reg_125_reg[0]_0 ,
    \out_pix_6_reg_125_reg[0]_1 );
  output \b2_val_read_reg_115_reg[0]_0 ;
  output [0:0]D;
  output [0:0]\b0_val_read_reg_120_reg[0]_0 ;
  output [0:0]ap_ce_reg_reg;
  output [0:0]\b0_val_read_reg_120_reg[0]_1 ;
  input [0:0]Q;
  input ap_clk;
  input [0:0]\b2_val_read_reg_115_reg[0]_1 ;
  input \P0_fu_118_reg[15] ;
  input [0:0]\P0_fu_118_reg[15]_0 ;
  input ap_loop_init_int;
  input \P0_fu_118_reg[15]_1 ;
  input [0:0]\P0_fu_118_reg[15]_2 ;
  input [0:0]\P1_fu_122_reg[15] ;
  input \P1_fu_122_reg[15]_0 ;
  input \P1_fu_122_reg[15]_1 ;
  input [0:0]\P1_fu_122_reg[15]_2 ;
  input [0:0]\out_pix_6_reg_125_reg[0]_0 ;
  input [0:0]\out_pix_6_reg_125_reg[0]_1 ;

  wire [0:0]D;
  wire \P0_fu_118_reg[15] ;
  wire [0:0]\P0_fu_118_reg[15]_0 ;
  wire \P0_fu_118_reg[15]_1 ;
  wire [0:0]\P0_fu_118_reg[15]_2 ;
  wire [0:0]\P1_fu_122_reg[15] ;
  wire \P1_fu_122_reg[15]_0 ;
  wire \P1_fu_122_reg[15]_1 ;
  wire [0:0]\P1_fu_122_reg[15]_2 ;
  wire [0:0]Q;
  wire [0:0]ap_ce_reg_reg;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [0:0]\b0_val_read_reg_120_reg[0]_0 ;
  wire [0:0]\b0_val_read_reg_120_reg[0]_1 ;
  wire \b0_val_read_reg_120_reg_n_9_[0] ;
  wire \b2_val_read_reg_115_reg[0]_0 ;
  wire [0:0]\b2_val_read_reg_115_reg[0]_1 ;
  wire \out_pix_6_reg_125[0]_i_1_n_9 ;
  wire [0:0]\out_pix_6_reg_125_reg[0]_0 ;
  wire [0:0]\out_pix_6_reg_125_reg[0]_1 ;
  wire \out_pix_6_reg_125_reg_n_9_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \GradientValuesX_reg_735[15]_i_1 
       (.I0(\b0_val_read_reg_120_reg_n_9_[0] ),
        .I1(\b2_val_read_reg_115_reg[0]_0 ),
        .I2(\out_pix_6_reg_125_reg_n_9_[0] ),
        .I3(\P0_fu_118_reg[15] ),
        .I4(\P0_fu_118_reg[15]_0 ),
        .O(\b0_val_read_reg_120_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P0_fu_118[15]_i_1 
       (.I0(\P0_fu_118_reg[15] ),
        .I1(\P0_fu_118_reg[15]_0 ),
        .I2(\b0_val_read_reg_120_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(\P0_fu_118_reg[15]_1 ),
        .I5(\P0_fu_118_reg[15]_2 ),
        .O(D));
  LUT6 #(
    .INIT(64'h4EE4FFFF4EE40000)) 
    \P1_fu_122[15]_i_2 
       (.I0(\P0_fu_118_reg[15] ),
        .I1(\P1_fu_122_reg[15] ),
        .I2(\b2_val_read_reg_115_reg[0]_0 ),
        .I3(\P1_fu_122_reg[15]_0 ),
        .I4(\P1_fu_122_reg[15]_1 ),
        .I5(\P1_fu_122_reg[15]_2 ),
        .O(ap_ce_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_0_int_reg[15]_i_1 
       (.I0(\b0_val_read_reg_120_reg_n_9_[0] ),
        .I1(\b2_val_read_reg_115_reg[0]_0 ),
        .I2(\out_pix_6_reg_125_reg_n_9_[0] ),
        .O(\b0_val_read_reg_120_reg[0]_0 ));
  FDRE \b0_val_read_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\b0_val_read_reg_120_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \b2_val_read_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_115_reg[0]_1 ),
        .Q(\b2_val_read_reg_115_reg[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix_6_reg_125[0]_i_1 
       (.I0(\out_pix_6_reg_125_reg[0]_0 ),
        .I1(\out_pix_6_reg_125_reg[0]_1 ),
        .O(\out_pix_6_reg_125[0]_i_1_n_9 ));
  FDRE \out_pix_6_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_6_reg_125[0]_i_1_n_9 ),
        .Q(\out_pix_6_reg_125_reg_n_9_[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s
   (D,
    Q,
    \GradientValuesY_fu_68_reg[0] ,
    \GradientValuesY_fu_68_reg[0]_0 ,
    \GradientValuesY_fu_68_reg[15] ,
    \out_pix_2_reg_119_reg[7]_0 ,
    \out_pix_2_reg_119_reg[7]_1 ,
    ap_clk,
    \b1_val_read_reg_114_reg[7]_0 );
  output [15:0]D;
  input [7:0]Q;
  input \GradientValuesY_fu_68_reg[0] ;
  input \GradientValuesY_fu_68_reg[0]_0 ;
  input [15:0]\GradientValuesY_fu_68_reg[15] ;
  input [7:0]\out_pix_2_reg_119_reg[7]_0 ;
  input [7:0]\out_pix_2_reg_119_reg[7]_1 ;
  input ap_clk;
  input [7:0]\b1_val_read_reg_114_reg[7]_0 ;

  wire [15:0]D;
  wire \GradientValuesY_fu_68_reg[0] ;
  wire \GradientValuesY_fu_68_reg[0]_0 ;
  wire [15:0]\GradientValuesY_fu_68_reg[15] ;
  wire [8:1]M01_fu_88_p3;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]\b1_val_read_reg_114_reg[7]_0 ;
  wire [14:0]out_pix_2_fu_82_p2;
  wire out_pix_2_fu_82_p2__0_carry__0_i_1_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_2_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_3_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_4_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_5_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_6_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_7_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_i_8_n_9;
  wire out_pix_2_fu_82_p2__0_carry__0_n_10;
  wire out_pix_2_fu_82_p2__0_carry__0_n_11;
  wire out_pix_2_fu_82_p2__0_carry__0_n_12;
  wire out_pix_2_fu_82_p2__0_carry__0_n_9;
  wire out_pix_2_fu_82_p2__0_carry__1_i_1_n_9;
  wire out_pix_2_fu_82_p2__0_carry__1_i_2_n_9;
  wire out_pix_2_fu_82_p2__0_carry__1_i_3_n_9;
  wire out_pix_2_fu_82_p2__0_carry__1_n_11;
  wire out_pix_2_fu_82_p2__0_carry__1_n_12;
  wire out_pix_2_fu_82_p2__0_carry_i_1_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_2_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_3_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_4_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_5_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_6_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_7_n_9;
  wire out_pix_2_fu_82_p2__0_carry_i_8_n_9;
  wire out_pix_2_fu_82_p2__0_carry_n_10;
  wire out_pix_2_fu_82_p2__0_carry_n_11;
  wire out_pix_2_fu_82_p2__0_carry_n_12;
  wire out_pix_2_fu_82_p2__0_carry_n_9;
  wire [14:0]out_pix_2_reg_119;
  wire [7:0]\out_pix_2_reg_119_reg[7]_0 ;
  wire [7:0]\out_pix_2_reg_119_reg[7]_1 ;
  wire [15:1]out_pix_fu_104_p2;
  wire out_pix_fu_104_p2__0_carry__0_i_1_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_2_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_3_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_4_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_5_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_6_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_7_n_9;
  wire out_pix_fu_104_p2__0_carry__0_i_8_n_9;
  wire out_pix_fu_104_p2__0_carry__0_n_10;
  wire out_pix_fu_104_p2__0_carry__0_n_11;
  wire out_pix_fu_104_p2__0_carry__0_n_12;
  wire out_pix_fu_104_p2__0_carry__0_n_9;
  wire out_pix_fu_104_p2__0_carry__1_i_1_n_9;
  wire out_pix_fu_104_p2__0_carry__1_n_10;
  wire out_pix_fu_104_p2__0_carry__1_n_11;
  wire out_pix_fu_104_p2__0_carry__1_n_12;
  wire out_pix_fu_104_p2__0_carry__1_n_9;
  wire out_pix_fu_104_p2__0_carry__2_n_11;
  wire out_pix_fu_104_p2__0_carry__2_n_12;
  wire out_pix_fu_104_p2__0_carry_i_1_n_9;
  wire out_pix_fu_104_p2__0_carry_i_2_n_9;
  wire out_pix_fu_104_p2__0_carry_i_3_n_9;
  wire out_pix_fu_104_p2__0_carry_i_4_n_9;
  wire out_pix_fu_104_p2__0_carry_i_5_n_9;
  wire out_pix_fu_104_p2__0_carry_i_6_n_9;
  wire out_pix_fu_104_p2__0_carry_i_7_n_9;
  wire out_pix_fu_104_p2__0_carry_n_10;
  wire out_pix_fu_104_p2__0_carry_n_11;
  wire out_pix_fu_104_p2__0_carry_n_12;
  wire out_pix_fu_104_p2__0_carry_n_9;
  wire [3:2]NLW_out_pix_2_fu_82_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_2_fu_82_p2__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_104_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_104_p2__0_carry__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[0]_i_1 
       (.I0(out_pix_2_reg_119[0]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[10]_i_1 
       (.I0(out_pix_fu_104_p2[10]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[11]_i_1 
       (.I0(out_pix_fu_104_p2[11]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[12]_i_1 
       (.I0(out_pix_fu_104_p2[12]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[13]_i_1 
       (.I0(out_pix_fu_104_p2[13]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[14]_i_1 
       (.I0(out_pix_fu_104_p2[14]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[15]_i_1 
       (.I0(out_pix_fu_104_p2[15]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[1]_i_1 
       (.I0(out_pix_fu_104_p2[1]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[2]_i_1 
       (.I0(out_pix_fu_104_p2[2]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[3]_i_1 
       (.I0(out_pix_fu_104_p2[3]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[4]_i_1 
       (.I0(out_pix_fu_104_p2[4]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[5]_i_1 
       (.I0(out_pix_fu_104_p2[5]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[6]_i_1 
       (.I0(out_pix_fu_104_p2[6]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[7]_i_1 
       (.I0(out_pix_fu_104_p2[7]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[8]_i_1 
       (.I0(out_pix_fu_104_p2[8]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[9]_i_1 
       (.I0(out_pix_fu_104_p2[9]),
        .I1(\GradientValuesY_fu_68_reg[0] ),
        .I2(\GradientValuesY_fu_68_reg[0]_0 ),
        .I3(\GradientValuesY_fu_68_reg[15] [9]),
        .O(D[9]));
  FDRE \b1_val_read_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [0]),
        .Q(M01_fu_88_p3[1]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [1]),
        .Q(M01_fu_88_p3[2]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [2]),
        .Q(M01_fu_88_p3[3]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [3]),
        .Q(M01_fu_88_p3[4]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [4]),
        .Q(M01_fu_88_p3[5]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [5]),
        .Q(M01_fu_88_p3[6]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [6]),
        .Q(M01_fu_88_p3[7]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [7]),
        .Q(M01_fu_88_p3[8]),
        .R(1'b0));
  CARRY4 out_pix_2_fu_82_p2__0_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_82_p2__0_carry_n_9,out_pix_2_fu_82_p2__0_carry_n_10,out_pix_2_fu_82_p2__0_carry_n_11,out_pix_2_fu_82_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({out_pix_2_fu_82_p2__0_carry_i_1_n_9,out_pix_2_fu_82_p2__0_carry_i_2_n_9,out_pix_2_fu_82_p2__0_carry_i_3_n_9,out_pix_2_fu_82_p2__0_carry_i_4_n_9}),
        .O(out_pix_2_fu_82_p2[3:0]),
        .S({out_pix_2_fu_82_p2__0_carry_i_5_n_9,out_pix_2_fu_82_p2__0_carry_i_6_n_9,out_pix_2_fu_82_p2__0_carry_i_7_n_9,out_pix_2_fu_82_p2__0_carry_i_8_n_9}));
  CARRY4 out_pix_2_fu_82_p2__0_carry__0
       (.CI(out_pix_2_fu_82_p2__0_carry_n_9),
        .CO({out_pix_2_fu_82_p2__0_carry__0_n_9,out_pix_2_fu_82_p2__0_carry__0_n_10,out_pix_2_fu_82_p2__0_carry__0_n_11,out_pix_2_fu_82_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_82_p2__0_carry__0_i_1_n_9,out_pix_2_fu_82_p2__0_carry__0_i_2_n_9,out_pix_2_fu_82_p2__0_carry__0_i_3_n_9,out_pix_2_fu_82_p2__0_carry__0_i_4_n_9}),
        .O(out_pix_2_fu_82_p2[7:4]),
        .S({out_pix_2_fu_82_p2__0_carry__0_i_5_n_9,out_pix_2_fu_82_p2__0_carry__0_i_6_n_9,out_pix_2_fu_82_p2__0_carry__0_i_7_n_9,out_pix_2_fu_82_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_82_p2__0_carry__0_i_1
       (.I0(\out_pix_2_reg_119_reg[7]_1 [6]),
        .I1(Q[5]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [6]),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_82_p2__0_carry__0_i_2
       (.I0(\out_pix_2_reg_119_reg[7]_1 [5]),
        .I1(Q[4]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [5]),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_82_p2__0_carry__0_i_3
       (.I0(\out_pix_2_reg_119_reg[7]_1 [4]),
        .I1(Q[3]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [4]),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_82_p2__0_carry__0_i_4
       (.I0(\out_pix_2_reg_119_reg[7]_1 [3]),
        .I1(Q[2]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [3]),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry__0_i_5
       (.I0(out_pix_2_fu_82_p2__0_carry__0_i_1_n_9),
        .I1(Q[6]),
        .I2(\out_pix_2_reg_119_reg[7]_1 [7]),
        .I3(\out_pix_2_reg_119_reg[7]_0 [7]),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry__0_i_6
       (.I0(\out_pix_2_reg_119_reg[7]_1 [6]),
        .I1(Q[5]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [6]),
        .I3(out_pix_2_fu_82_p2__0_carry__0_i_2_n_9),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry__0_i_7
       (.I0(\out_pix_2_reg_119_reg[7]_1 [5]),
        .I1(Q[4]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [5]),
        .I3(out_pix_2_fu_82_p2__0_carry__0_i_3_n_9),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry__0_i_8
       (.I0(\out_pix_2_reg_119_reg[7]_1 [4]),
        .I1(Q[3]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [4]),
        .I3(out_pix_2_fu_82_p2__0_carry__0_i_4_n_9),
        .O(out_pix_2_fu_82_p2__0_carry__0_i_8_n_9));
  CARRY4 out_pix_2_fu_82_p2__0_carry__1
       (.CI(out_pix_2_fu_82_p2__0_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_82_p2__0_carry__1_CO_UNCONNECTED[3:2],out_pix_2_fu_82_p2__0_carry__1_n_11,out_pix_2_fu_82_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_fu_82_p2__0_carry__1_i_1_n_9,Q[7]}),
        .O({NLW_out_pix_2_fu_82_p2__0_carry__1_O_UNCONNECTED[3],out_pix_2_fu_82_p2[14],out_pix_2_fu_82_p2[9:8]}),
        .S({1'b0,1'b1,out_pix_2_fu_82_p2__0_carry__1_i_2_n_9,out_pix_2_fu_82_p2__0_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_82_p2__0_carry__1_i_1
       (.I0(Q[7]),
        .O(out_pix_2_fu_82_p2__0_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_82_p2__0_carry__1_i_2
       (.I0(Q[7]),
        .O(out_pix_2_fu_82_p2__0_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD42B)) 
    out_pix_2_fu_82_p2__0_carry__1_i_3
       (.I0(\out_pix_2_reg_119_reg[7]_0 [7]),
        .I1(Q[6]),
        .I2(\out_pix_2_reg_119_reg[7]_1 [7]),
        .I3(Q[7]),
        .O(out_pix_2_fu_82_p2__0_carry__1_i_3_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_82_p2__0_carry_i_1
       (.I0(\out_pix_2_reg_119_reg[7]_1 [2]),
        .I1(Q[1]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [2]),
        .O(out_pix_2_fu_82_p2__0_carry_i_1_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_82_p2__0_carry_i_2
       (.I0(\out_pix_2_reg_119_reg[7]_1 [1]),
        .I1(Q[0]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [1]),
        .O(out_pix_2_fu_82_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_2_fu_82_p2__0_carry_i_3
       (.I0(\out_pix_2_reg_119_reg[7]_0 [0]),
        .I1(\out_pix_2_reg_119_reg[7]_1 [0]),
        .O(out_pix_2_fu_82_p2__0_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_82_p2__0_carry_i_4
       (.I0(\out_pix_2_reg_119_reg[7]_1 [0]),
        .I1(\out_pix_2_reg_119_reg[7]_0 [0]),
        .O(out_pix_2_fu_82_p2__0_carry_i_4_n_9));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry_i_5
       (.I0(\out_pix_2_reg_119_reg[7]_1 [3]),
        .I1(Q[2]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [3]),
        .I3(out_pix_2_fu_82_p2__0_carry_i_1_n_9),
        .O(out_pix_2_fu_82_p2__0_carry_i_5_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry_i_6
       (.I0(\out_pix_2_reg_119_reg[7]_1 [2]),
        .I1(Q[1]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [2]),
        .I3(out_pix_2_fu_82_p2__0_carry_i_2_n_9),
        .O(out_pix_2_fu_82_p2__0_carry_i_6_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_82_p2__0_carry_i_7
       (.I0(\out_pix_2_reg_119_reg[7]_1 [1]),
        .I1(Q[0]),
        .I2(\out_pix_2_reg_119_reg[7]_0 [1]),
        .I3(out_pix_2_fu_82_p2__0_carry_i_3_n_9),
        .O(out_pix_2_fu_82_p2__0_carry_i_7_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_2_fu_82_p2__0_carry_i_8
       (.I0(\out_pix_2_reg_119_reg[7]_0 [0]),
        .I1(\out_pix_2_reg_119_reg[7]_1 [0]),
        .O(out_pix_2_fu_82_p2__0_carry_i_8_n_9));
  FDRE \out_pix_2_reg_119_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[0]),
        .Q(out_pix_2_reg_119[0]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[14]),
        .Q(out_pix_2_reg_119[14]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[1]),
        .Q(out_pix_2_reg_119[1]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[2]),
        .Q(out_pix_2_reg_119[2]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[3]),
        .Q(out_pix_2_reg_119[3]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[4]),
        .Q(out_pix_2_reg_119[4]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[5]),
        .Q(out_pix_2_reg_119[5]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[6]),
        .Q(out_pix_2_reg_119[6]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[7]),
        .Q(out_pix_2_reg_119[7]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[8]),
        .Q(out_pix_2_reg_119[8]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[9]),
        .Q(out_pix_2_reg_119[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__0_carry
       (.CI(1'b0),
        .CO({out_pix_fu_104_p2__0_carry_n_9,out_pix_fu_104_p2__0_carry_n_10,out_pix_fu_104_p2__0_carry_n_11,out_pix_fu_104_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_104_p2__0_carry_i_1_n_9,out_pix_fu_104_p2__0_carry_i_2_n_9,out_pix_fu_104_p2__0_carry_i_3_n_9,out_pix_2_reg_119[1]}),
        .O(out_pix_fu_104_p2[4:1]),
        .S({out_pix_fu_104_p2__0_carry_i_4_n_9,out_pix_fu_104_p2__0_carry_i_5_n_9,out_pix_fu_104_p2__0_carry_i_6_n_9,out_pix_fu_104_p2__0_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__0_carry__0
       (.CI(out_pix_fu_104_p2__0_carry_n_9),
        .CO({out_pix_fu_104_p2__0_carry__0_n_9,out_pix_fu_104_p2__0_carry__0_n_10,out_pix_fu_104_p2__0_carry__0_n_11,out_pix_fu_104_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_104_p2__0_carry__0_i_1_n_9,out_pix_fu_104_p2__0_carry__0_i_2_n_9,out_pix_fu_104_p2__0_carry__0_i_3_n_9,out_pix_fu_104_p2__0_carry__0_i_4_n_9}),
        .O(out_pix_fu_104_p2[8:5]),
        .S({out_pix_fu_104_p2__0_carry__0_i_5_n_9,out_pix_fu_104_p2__0_carry__0_i_6_n_9,out_pix_fu_104_p2__0_carry__0_i_7_n_9,out_pix_fu_104_p2__0_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_104_p2__0_carry__0_i_1
       (.I0(out_pix_2_reg_119[7]),
        .I1(M01_fu_88_p3[7]),
        .O(out_pix_fu_104_p2__0_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_104_p2__0_carry__0_i_2
       (.I0(out_pix_2_reg_119[6]),
        .I1(M01_fu_88_p3[6]),
        .O(out_pix_fu_104_p2__0_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_104_p2__0_carry__0_i_3
       (.I0(out_pix_2_reg_119[5]),
        .I1(M01_fu_88_p3[5]),
        .O(out_pix_fu_104_p2__0_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_104_p2__0_carry__0_i_4
       (.I0(out_pix_2_reg_119[4]),
        .I1(M01_fu_88_p3[4]),
        .O(out_pix_fu_104_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_104_p2__0_carry__0_i_5
       (.I0(M01_fu_88_p3[7]),
        .I1(out_pix_2_reg_119[7]),
        .I2(out_pix_2_reg_119[8]),
        .I3(M01_fu_88_p3[8]),
        .O(out_pix_fu_104_p2__0_carry__0_i_5_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_104_p2__0_carry__0_i_6
       (.I0(M01_fu_88_p3[6]),
        .I1(out_pix_2_reg_119[6]),
        .I2(out_pix_2_reg_119[7]),
        .I3(M01_fu_88_p3[7]),
        .O(out_pix_fu_104_p2__0_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_104_p2__0_carry__0_i_7
       (.I0(M01_fu_88_p3[5]),
        .I1(out_pix_2_reg_119[5]),
        .I2(out_pix_2_reg_119[6]),
        .I3(M01_fu_88_p3[6]),
        .O(out_pix_fu_104_p2__0_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_104_p2__0_carry__0_i_8
       (.I0(M01_fu_88_p3[4]),
        .I1(out_pix_2_reg_119[4]),
        .I2(out_pix_2_reg_119[5]),
        .I3(M01_fu_88_p3[5]),
        .O(out_pix_fu_104_p2__0_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__0_carry__1
       (.CI(out_pix_fu_104_p2__0_carry__0_n_9),
        .CO({out_pix_fu_104_p2__0_carry__1_n_9,out_pix_fu_104_p2__0_carry__1_n_10,out_pix_fu_104_p2__0_carry__1_n_11,out_pix_fu_104_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_2_reg_119[9]}),
        .O(out_pix_fu_104_p2[12:9]),
        .S({out_pix_2_reg_119[14],out_pix_2_reg_119[14],out_pix_2_reg_119[14],out_pix_fu_104_p2__0_carry__1_i_1_n_9}));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_104_p2__0_carry__1_i_1
       (.I0(M01_fu_88_p3[8]),
        .I1(out_pix_2_reg_119[8]),
        .I2(out_pix_2_reg_119[9]),
        .O(out_pix_fu_104_p2__0_carry__1_i_1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__0_carry__2
       (.CI(out_pix_fu_104_p2__0_carry__1_n_9),
        .CO({NLW_out_pix_fu_104_p2__0_carry__2_CO_UNCONNECTED[3:2],out_pix_fu_104_p2__0_carry__2_n_11,out_pix_fu_104_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_104_p2__0_carry__2_O_UNCONNECTED[3],out_pix_fu_104_p2[15:13]}),
        .S({1'b0,out_pix_2_reg_119[14],out_pix_2_reg_119[14],out_pix_2_reg_119[14]}));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_104_p2__0_carry_i_1
       (.I0(out_pix_2_reg_119[3]),
        .I1(M01_fu_88_p3[3]),
        .O(out_pix_fu_104_p2__0_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_104_p2__0_carry_i_2
       (.I0(out_pix_2_reg_119[2]),
        .I1(M01_fu_88_p3[2]),
        .O(out_pix_fu_104_p2__0_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_104_p2__0_carry_i_3
       (.I0(M01_fu_88_p3[2]),
        .I1(out_pix_2_reg_119[2]),
        .O(out_pix_fu_104_p2__0_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_104_p2__0_carry_i_4
       (.I0(M01_fu_88_p3[3]),
        .I1(out_pix_2_reg_119[3]),
        .I2(out_pix_2_reg_119[4]),
        .I3(M01_fu_88_p3[4]),
        .O(out_pix_fu_104_p2__0_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_104_p2__0_carry_i_5
       (.I0(M01_fu_88_p3[2]),
        .I1(out_pix_2_reg_119[2]),
        .I2(out_pix_2_reg_119[3]),
        .I3(M01_fu_88_p3[3]),
        .O(out_pix_fu_104_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_104_p2__0_carry_i_6
       (.I0(M01_fu_88_p3[2]),
        .I1(out_pix_2_reg_119[2]),
        .O(out_pix_fu_104_p2__0_carry_i_6_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_104_p2__0_carry_i_7
       (.I0(out_pix_2_reg_119[1]),
        .I1(M01_fu_88_p3[1]),
        .O(out_pix_fu_104_p2__0_carry_i_7_n_9));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27
   (D,
    ap_ce_reg_reg,
    ap_ce_reg_reg_0,
    \P1_fu_122_reg[0] ,
    Q,
    ap_loop_init_int,
    \P1_fu_122_reg[14] ,
    \P1_fu_122_reg[14]_0 ,
    \out_pix_2_reg_119_reg[10]_0 ,
    \out_pix_2_reg_119_reg[10]_1 ,
    \out_pix_2_reg_119_reg[10]_2 ,
    \out_pix_2_reg_119_reg[10]_3 ,
    \ap_return_1_int_reg_reg[7] ,
    ap_clk,
    \b1_val_read_reg_114_reg[7]_0 );
  output [14:0]D;
  output [14:0]ap_ce_reg_reg;
  output [14:0]ap_ce_reg_reg_0;
  input \P1_fu_122_reg[0] ;
  input [14:0]Q;
  input ap_loop_init_int;
  input \P1_fu_122_reg[14] ;
  input [14:0]\P1_fu_122_reg[14]_0 ;
  input [7:0]\out_pix_2_reg_119_reg[10]_0 ;
  input [7:0]\out_pix_2_reg_119_reg[10]_1 ;
  input [7:0]\out_pix_2_reg_119_reg[10]_2 ;
  input [7:0]\out_pix_2_reg_119_reg[10]_3 ;
  input [7:0]\ap_return_1_int_reg_reg[7] ;
  input ap_clk;
  input [7:0]\b1_val_read_reg_114_reg[7]_0 ;

  wire [14:0]D;
  wire [8:1]M01_fu_88_p3;
  wire \P1_fu_122_reg[0] ;
  wire \P1_fu_122_reg[14] ;
  wire [14:0]\P1_fu_122_reg[14]_0 ;
  wire [14:0]Q;
  wire [14:0]ap_ce_reg_reg;
  wire [14:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [7:0]\ap_return_1_int_reg_reg[7] ;
  wire [7:0]\b1_val_read_reg_114_reg[7]_0 ;
  wire [10:0]out_pix_2_fu_82_p2;
  wire out_pix_2_fu_82_p2__1_carry__0_i_10_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_11_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_12_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_13_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_14_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_15_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_16_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_17_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_18_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_19_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_1_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_2_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_3_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_4_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_5_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_6_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_7_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_8_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_i_9_n_9;
  wire out_pix_2_fu_82_p2__1_carry__0_n_10;
  wire out_pix_2_fu_82_p2__1_carry__0_n_11;
  wire out_pix_2_fu_82_p2__1_carry__0_n_12;
  wire out_pix_2_fu_82_p2__1_carry__0_n_9;
  wire out_pix_2_fu_82_p2__1_carry__1_i_1_n_9;
  wire out_pix_2_fu_82_p2__1_carry__1_i_2_n_9;
  wire out_pix_2_fu_82_p2__1_carry__1_n_12;
  wire out_pix_2_fu_82_p2__1_carry_i_10_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_11_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_12_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_13_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_14_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_1_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_2_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_3_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_4_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_5_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_6_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_7_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_8_n_9;
  wire out_pix_2_fu_82_p2__1_carry_i_9_n_9;
  wire out_pix_2_fu_82_p2__1_carry_n_10;
  wire out_pix_2_fu_82_p2__1_carry_n_11;
  wire out_pix_2_fu_82_p2__1_carry_n_12;
  wire out_pix_2_fu_82_p2__1_carry_n_9;
  wire [10:0]out_pix_2_reg_119;
  wire [7:0]\out_pix_2_reg_119_reg[10]_0 ;
  wire [7:0]\out_pix_2_reg_119_reg[10]_1 ;
  wire [7:0]\out_pix_2_reg_119_reg[10]_2 ;
  wire [7:0]\out_pix_2_reg_119_reg[10]_3 ;
  wire out_pix_fu_104_p2__1_carry__0_i_1_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_2_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_3_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_4_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_5_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_6_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_7_n_9;
  wire out_pix_fu_104_p2__1_carry__0_i_8_n_9;
  wire out_pix_fu_104_p2__1_carry__0_n_10;
  wire out_pix_fu_104_p2__1_carry__0_n_11;
  wire out_pix_fu_104_p2__1_carry__0_n_12;
  wire out_pix_fu_104_p2__1_carry__0_n_9;
  wire out_pix_fu_104_p2__1_carry__1_i_1_n_9;
  wire out_pix_fu_104_p2__1_carry__1_i_2_n_9;
  wire out_pix_fu_104_p2__1_carry__1_i_3_n_9;
  wire out_pix_fu_104_p2__1_carry__1_n_10;
  wire out_pix_fu_104_p2__1_carry__1_n_11;
  wire out_pix_fu_104_p2__1_carry__1_n_12;
  wire out_pix_fu_104_p2__1_carry__1_n_9;
  wire out_pix_fu_104_p2__1_carry__2_n_11;
  wire out_pix_fu_104_p2__1_carry__2_n_12;
  wire out_pix_fu_104_p2__1_carry_i_1_n_9;
  wire out_pix_fu_104_p2__1_carry_i_2_n_9;
  wire out_pix_fu_104_p2__1_carry_i_3_n_9;
  wire out_pix_fu_104_p2__1_carry_i_4_n_9;
  wire out_pix_fu_104_p2__1_carry_i_5_n_9;
  wire out_pix_fu_104_p2__1_carry_i_6_n_9;
  wire out_pix_fu_104_p2__1_carry_n_10;
  wire out_pix_fu_104_p2__1_carry_n_11;
  wire out_pix_fu_104_p2__1_carry_n_12;
  wire out_pix_fu_104_p2__1_carry_n_9;
  wire [3:1]NLW_out_pix_2_fu_82_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_82_p2__1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_104_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_104_p2__1_carry__2_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[0]_i_1 
       (.I0(D[0]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[0]),
        .O(ap_ce_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[10]_i_1 
       (.I0(D[10]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[10]),
        .O(ap_ce_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[11]_i_1 
       (.I0(D[11]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[11]),
        .O(ap_ce_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[12]_i_1 
       (.I0(D[12]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[12]),
        .O(ap_ce_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[13]_i_1 
       (.I0(D[13]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[13]),
        .O(ap_ce_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[14]_i_1 
       (.I0(D[14]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[14]),
        .O(ap_ce_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[1]_i_1 
       (.I0(D[1]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[1]),
        .O(ap_ce_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[2]_i_1 
       (.I0(D[2]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[2]),
        .O(ap_ce_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[3]_i_1 
       (.I0(D[3]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[3]),
        .O(ap_ce_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[4]_i_1 
       (.I0(D[4]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[4]),
        .O(ap_ce_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[5]_i_1 
       (.I0(D[5]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[5]),
        .O(ap_ce_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[6]_i_1 
       (.I0(D[6]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[6]),
        .O(ap_ce_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[7]_i_1 
       (.I0(D[7]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[7]),
        .O(ap_ce_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[8]_i_1 
       (.I0(D[8]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[8]),
        .O(ap_ce_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_reg_740[9]_i_1 
       (.I0(D[9]),
        .I1(\P1_fu_122_reg[0] ),
        .I2(Q[9]),
        .O(ap_ce_reg_reg_0[9]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[0]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[0]),
        .I2(D[0]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [0]),
        .O(ap_ce_reg_reg[0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[10]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[10]),
        .I2(D[10]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [10]),
        .O(ap_ce_reg_reg[10]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[11]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[11]),
        .I2(D[11]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [11]),
        .O(ap_ce_reg_reg[11]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[12]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[12]),
        .I2(D[12]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [12]),
        .O(ap_ce_reg_reg[12]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[13]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[13]),
        .I2(D[13]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [13]),
        .O(ap_ce_reg_reg[13]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[14]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[14]),
        .I2(D[14]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [14]),
        .O(ap_ce_reg_reg[14]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[1]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[1]),
        .I2(D[1]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [1]),
        .O(ap_ce_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[2]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[2]),
        .I2(D[2]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [2]),
        .O(ap_ce_reg_reg[2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[3]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[3]),
        .I2(D[3]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [3]),
        .O(ap_ce_reg_reg[3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[4]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[4]),
        .I2(D[4]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [4]),
        .O(ap_ce_reg_reg[4]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[5]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[5]),
        .I2(D[5]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [5]),
        .O(ap_ce_reg_reg[5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[6]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[6]),
        .I2(D[6]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [6]),
        .O(ap_ce_reg_reg[6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[7]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[7]),
        .I2(D[7]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [7]),
        .O(ap_ce_reg_reg[7]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[8]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[8]),
        .I2(D[8]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [8]),
        .O(ap_ce_reg_reg[8]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \P1_fu_122[9]_i_1 
       (.I0(\P1_fu_122_reg[0] ),
        .I1(Q[9]),
        .I2(D[9]),
        .I3(ap_loop_init_int),
        .I4(\P1_fu_122_reg[14] ),
        .I5(\P1_fu_122_reg[14]_0 [9]),
        .O(ap_ce_reg_reg[9]));
  FDRE \b1_val_read_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [0]),
        .Q(M01_fu_88_p3[1]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [1]),
        .Q(M01_fu_88_p3[2]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [2]),
        .Q(M01_fu_88_p3[3]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [3]),
        .Q(M01_fu_88_p3[4]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [4]),
        .Q(M01_fu_88_p3[5]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [5]),
        .Q(M01_fu_88_p3[6]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [6]),
        .Q(M01_fu_88_p3[7]),
        .R(1'b0));
  FDRE \b1_val_read_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_114_reg[7]_0 [7]),
        .Q(M01_fu_88_p3[8]),
        .R(1'b0));
  CARRY4 out_pix_2_fu_82_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_82_p2__1_carry_n_9,out_pix_2_fu_82_p2__1_carry_n_10,out_pix_2_fu_82_p2__1_carry_n_11,out_pix_2_fu_82_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_82_p2__1_carry_i_1_n_9,out_pix_2_fu_82_p2__1_carry_i_2_n_9,out_pix_2_fu_82_p2__1_carry_i_3_n_9,1'b0}),
        .O(out_pix_2_fu_82_p2[4:1]),
        .S({out_pix_2_fu_82_p2__1_carry_i_4_n_9,out_pix_2_fu_82_p2__1_carry_i_5_n_9,out_pix_2_fu_82_p2__1_carry_i_6_n_9,out_pix_2_fu_82_p2__1_carry_i_7_n_9}));
  CARRY4 out_pix_2_fu_82_p2__1_carry__0
       (.CI(out_pix_2_fu_82_p2__1_carry_n_9),
        .CO({out_pix_2_fu_82_p2__1_carry__0_n_9,out_pix_2_fu_82_p2__1_carry__0_n_10,out_pix_2_fu_82_p2__1_carry__0_n_11,out_pix_2_fu_82_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_82_p2__1_carry__0_i_1_n_9,out_pix_2_fu_82_p2__1_carry__0_i_2_n_9,out_pix_2_fu_82_p2__1_carry__0_i_3_n_9,out_pix_2_fu_82_p2__1_carry__0_i_4_n_9}),
        .O(out_pix_2_fu_82_p2[8:5]),
        .S({out_pix_2_fu_82_p2__1_carry__0_i_5_n_9,out_pix_2_fu_82_p2__1_carry__0_i_6_n_9,out_pix_2_fu_82_p2__1_carry__0_i_7_n_9,out_pix_2_fu_82_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_82_p2__1_carry__0_i_1
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_9_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_0 [6]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [5]),
        .I3(\out_pix_2_reg_119_reg[10]_2 [5]),
        .I4(\out_pix_2_reg_119_reg[10]_3 [4]),
        .I5(out_pix_2_fu_82_p2__1_carry__0_i_10_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_82_p2__1_carry__0_i_10
       (.I0(\out_pix_2_reg_119_reg[10]_1 [6]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [5]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [7]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_19_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_10_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_82_p2__1_carry__0_i_11
       (.I0(\out_pix_2_reg_119_reg[10]_2 [5]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [5]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [4]),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_82_p2__1_carry__0_i_12
       (.I0(\out_pix_2_reg_119_reg[10]_1 [5]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [5]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [4]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [6]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_9_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_82_p2__1_carry__0_i_13
       (.I0(\out_pix_2_reg_119_reg[10]_2 [4]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [4]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [3]),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_82_p2__1_carry__0_i_14
       (.I0(\out_pix_2_reg_119_reg[10]_1 [4]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [4]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [3]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [5]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_11_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_82_p2__1_carry__0_i_15
       (.I0(\out_pix_2_reg_119_reg[10]_3 [5]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [6]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [7]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_19_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_15_n_9));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_82_p2__1_carry__0_i_16
       (.I0(\out_pix_2_reg_119_reg[10]_3 [4]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [5]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [5]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [6]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_9_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_82_p2__1_carry__0_i_17
       (.I0(\out_pix_2_reg_119_reg[10]_3 [3]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [4]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [4]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [5]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_11_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_82_p2__1_carry__0_i_18
       (.I0(\out_pix_2_reg_119_reg[10]_3 [2]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [3]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [3]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [4]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_13_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_18_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_82_p2__1_carry__0_i_19
       (.I0(\out_pix_2_reg_119_reg[10]_2 [7]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [7]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [6]),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_19_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_82_p2__1_carry__0_i_2
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_11_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_0 [5]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [4]),
        .I3(\out_pix_2_reg_119_reg[10]_2 [4]),
        .I4(\out_pix_2_reg_119_reg[10]_3 [3]),
        .I5(out_pix_2_fu_82_p2__1_carry__0_i_12_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_82_p2__1_carry__0_i_3
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_13_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_0 [4]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [3]),
        .I3(\out_pix_2_reg_119_reg[10]_2 [3]),
        .I4(\out_pix_2_reg_119_reg[10]_3 [2]),
        .I5(out_pix_2_fu_82_p2__1_carry__0_i_14_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_2_fu_82_p2__1_carry__0_i_4
       (.I0(out_pix_2_fu_82_p2__1_carry_i_8_n_9),
        .I1(out_pix_2_fu_82_p2__1_carry_i_9_n_9),
        .I2(\out_pix_2_reg_119_reg[10]_1 [2]),
        .I3(\out_pix_2_reg_119_reg[10]_3 [1]),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_2_fu_82_p2__1_carry__0_i_5
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_1 [7]),
        .I2(\out_pix_2_reg_119_reg[10]_2 [7]),
        .I3(\out_pix_2_reg_119_reg[10]_3 [6]),
        .I4(\out_pix_2_reg_119_reg[10]_3 [7]),
        .I5(out_pix_2_fu_82_p2__1_carry__0_i_15_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_82_p2__1_carry__0_i_6
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_2_n_9),
        .I1(out_pix_2_fu_82_p2__1_carry__0_i_10_n_9),
        .I2(out_pix_2_fu_82_p2__1_carry__0_i_16_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_82_p2__1_carry__0_i_7
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_3_n_9),
        .I1(out_pix_2_fu_82_p2__1_carry__0_i_12_n_9),
        .I2(out_pix_2_fu_82_p2__1_carry__0_i_17_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_82_p2__1_carry__0_i_8
       (.I0(out_pix_2_fu_82_p2__1_carry__0_i_4_n_9),
        .I1(out_pix_2_fu_82_p2__1_carry__0_i_14_n_9),
        .I2(out_pix_2_fu_82_p2__1_carry__0_i_18_n_9),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_82_p2__1_carry__0_i_9
       (.I0(\out_pix_2_reg_119_reg[10]_2 [6]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [6]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [5]),
        .O(out_pix_2_fu_82_p2__1_carry__0_i_9_n_9));
  CARRY4 out_pix_2_fu_82_p2__1_carry__1
       (.CI(out_pix_2_fu_82_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_82_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_2_fu_82_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_2_fu_82_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_2_fu_82_p2[10:9]}),
        .S({1'b0,1'b0,1'b1,out_pix_2_fu_82_p2__1_carry__1_i_1_n_9}));
  LUT6 #(
    .INIT(64'h080E0E8F0E8F8FEF)) 
    out_pix_2_fu_82_p2__1_carry__1_i_1
       (.I0(out_pix_2_fu_82_p2__1_carry__1_i_2_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_0 [7]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [7]),
        .I3(\out_pix_2_reg_119_reg[10]_3 [6]),
        .I4(\out_pix_2_reg_119_reg[10]_2 [7]),
        .I5(\out_pix_2_reg_119_reg[10]_1 [7]),
        .O(out_pix_2_fu_82_p2__1_carry__1_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_82_p2__1_carry__1_i_2
       (.I0(\out_pix_2_reg_119_reg[10]_3 [5]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [6]),
        .O(out_pix_2_fu_82_p2__1_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_2_fu_82_p2__1_carry_i_1
       (.I0(out_pix_2_fu_82_p2__1_carry_i_8_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_3 [1]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [2]),
        .I3(out_pix_2_fu_82_p2__1_carry_i_9_n_9),
        .O(out_pix_2_fu_82_p2__1_carry_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_82_p2__1_carry_i_10
       (.I0(\out_pix_2_reg_119_reg[10]_3 [1]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [2]),
        .O(out_pix_2_fu_82_p2__1_carry_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_82_p2__1_carry_i_11
       (.I0(\out_pix_2_reg_119_reg[10]_2 [1]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [1]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [0]),
        .O(out_pix_2_fu_82_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_2_fu_82_p2__1_carry_i_12
       (.I0(\out_pix_2_reg_119_reg[10]_3 [1]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [2]),
        .O(out_pix_2_fu_82_p2__1_carry_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_82_p2__1_carry_i_13
       (.I0(\out_pix_2_reg_119_reg[10]_2 [3]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [3]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [2]),
        .O(out_pix_2_fu_82_p2__1_carry_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_82_p2__1_carry_i_14
       (.I0(\out_pix_2_reg_119_reg[10]_3 [0]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [1]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [1]),
        .O(out_pix_2_fu_82_p2__1_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h0909099F099F9F9F)) 
    out_pix_2_fu_82_p2__1_carry_i_2
       (.I0(\out_pix_2_reg_119_reg[10]_2 [2]),
        .I1(\out_pix_2_reg_119_reg[10]_0 [2]),
        .I2(out_pix_2_fu_82_p2__1_carry_i_10_n_9),
        .I3(\out_pix_2_reg_119_reg[10]_3 [0]),
        .I4(\out_pix_2_reg_119_reg[10]_2 [1]),
        .I5(\out_pix_2_reg_119_reg[10]_1 [1]),
        .O(out_pix_2_fu_82_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    out_pix_2_fu_82_p2__1_carry_i_3
       (.I0(out_pix_2_fu_82_p2__1_carry_i_11_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_0 [1]),
        .I2(\out_pix_2_reg_119_reg[10]_0 [0]),
        .I3(\out_pix_2_reg_119_reg[10]_2 [0]),
        .I4(\out_pix_2_reg_119_reg[10]_1 [0]),
        .O(out_pix_2_fu_82_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_2_fu_82_p2__1_carry_i_4
       (.I0(out_pix_2_fu_82_p2__1_carry_i_9_n_9),
        .I1(out_pix_2_fu_82_p2__1_carry_i_12_n_9),
        .I2(\out_pix_2_reg_119_reg[10]_2 [2]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [2]),
        .I4(\out_pix_2_reg_119_reg[10]_0 [3]),
        .I5(out_pix_2_fu_82_p2__1_carry_i_13_n_9),
        .O(out_pix_2_fu_82_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_2_fu_82_p2__1_carry_i_5
       (.I0(out_pix_2_fu_82_p2__1_carry_i_2_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_3 [1]),
        .I2(\out_pix_2_reg_119_reg[10]_1 [2]),
        .I3(out_pix_2_fu_82_p2__1_carry_i_8_n_9),
        .O(out_pix_2_fu_82_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_2_fu_82_p2__1_carry_i_6
       (.I0(out_pix_2_fu_82_p2__1_carry_i_3_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_1 [2]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [1]),
        .I3(\out_pix_2_reg_119_reg[10]_2 [2]),
        .I4(\out_pix_2_reg_119_reg[10]_0 [2]),
        .I5(out_pix_2_fu_82_p2__1_carry_i_14_n_9),
        .O(out_pix_2_fu_82_p2__1_carry_i_6_n_9));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    out_pix_2_fu_82_p2__1_carry_i_7
       (.I0(out_pix_2_fu_82_p2__1_carry_i_11_n_9),
        .I1(\out_pix_2_reg_119_reg[10]_0 [1]),
        .I2(\out_pix_2_reg_119_reg[10]_0 [0]),
        .I3(\out_pix_2_reg_119_reg[10]_2 [0]),
        .I4(\out_pix_2_reg_119_reg[10]_1 [0]),
        .O(out_pix_2_fu_82_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_2_fu_82_p2__1_carry_i_8
       (.I0(\out_pix_2_reg_119_reg[10]_3 [2]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [3]),
        .I2(\out_pix_2_reg_119_reg[10]_2 [3]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [3]),
        .I4(\out_pix_2_reg_119_reg[10]_0 [2]),
        .I5(\out_pix_2_reg_119_reg[10]_2 [2]),
        .O(out_pix_2_fu_82_p2__1_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_82_p2__1_carry_i_9
       (.I0(\out_pix_2_reg_119_reg[10]_1 [3]),
        .I1(\out_pix_2_reg_119_reg[10]_2 [3]),
        .I2(\out_pix_2_reg_119_reg[10]_3 [2]),
        .I3(\out_pix_2_reg_119_reg[10]_0 [4]),
        .I4(out_pix_2_fu_82_p2__1_carry__0_i_13_n_9),
        .O(out_pix_2_fu_82_p2__1_carry_i_9_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \out_pix_2_reg_119[0]_i_1 
       (.I0(\out_pix_2_reg_119_reg[10]_0 [0]),
        .I1(\out_pix_2_reg_119_reg[10]_1 [0]),
        .I2(\out_pix_2_reg_119_reg[10]_2 [0]),
        .O(out_pix_2_fu_82_p2[0]));
  FDRE \out_pix_2_reg_119_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[0]),
        .Q(out_pix_2_reg_119[0]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[10]),
        .Q(out_pix_2_reg_119[10]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[1]),
        .Q(out_pix_2_reg_119[1]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[2]),
        .Q(out_pix_2_reg_119[2]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[3]),
        .Q(out_pix_2_reg_119[3]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[4]),
        .Q(out_pix_2_reg_119[4]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[5]),
        .Q(out_pix_2_reg_119[5]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[6]),
        .Q(out_pix_2_reg_119[6]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[7]),
        .Q(out_pix_2_reg_119[7]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[8]),
        .Q(out_pix_2_reg_119[8]),
        .R(1'b0));
  FDRE \out_pix_2_reg_119_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_82_p2[9]),
        .Q(out_pix_2_reg_119[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_fu_104_p2__1_carry_n_9,out_pix_fu_104_p2__1_carry_n_10,out_pix_fu_104_p2__1_carry_n_11,out_pix_fu_104_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_104_p2__1_carry_i_1_n_9,out_pix_fu_104_p2__1_carry_i_2_n_9,M01_fu_88_p3[1],out_pix_2_reg_119[0]}),
        .O(D[3:0]),
        .S({out_pix_fu_104_p2__1_carry_i_3_n_9,out_pix_fu_104_p2__1_carry_i_4_n_9,out_pix_fu_104_p2__1_carry_i_5_n_9,out_pix_fu_104_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__1_carry__0
       (.CI(out_pix_fu_104_p2__1_carry_n_9),
        .CO({out_pix_fu_104_p2__1_carry__0_n_9,out_pix_fu_104_p2__1_carry__0_n_10,out_pix_fu_104_p2__1_carry__0_n_11,out_pix_fu_104_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_104_p2__1_carry__0_i_1_n_9,out_pix_fu_104_p2__1_carry__0_i_2_n_9,out_pix_fu_104_p2__1_carry__0_i_3_n_9,out_pix_fu_104_p2__1_carry__0_i_4_n_9}),
        .O(D[7:4]),
        .S({out_pix_fu_104_p2__1_carry__0_i_5_n_9,out_pix_fu_104_p2__1_carry__0_i_6_n_9,out_pix_fu_104_p2__1_carry__0_i_7_n_9,out_pix_fu_104_p2__1_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_104_p2__1_carry__0_i_1
       (.I0(\ap_return_1_int_reg_reg[7] [6]),
        .I1(M01_fu_88_p3[6]),
        .I2(out_pix_2_reg_119[6]),
        .O(out_pix_fu_104_p2__1_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_104_p2__1_carry__0_i_2
       (.I0(\ap_return_1_int_reg_reg[7] [5]),
        .I1(M01_fu_88_p3[5]),
        .I2(out_pix_2_reg_119[5]),
        .O(out_pix_fu_104_p2__1_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_104_p2__1_carry__0_i_3
       (.I0(\ap_return_1_int_reg_reg[7] [4]),
        .I1(M01_fu_88_p3[4]),
        .I2(out_pix_2_reg_119[4]),
        .O(out_pix_fu_104_p2__1_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_104_p2__1_carry__0_i_4
       (.I0(\ap_return_1_int_reg_reg[7] [3]),
        .I1(M01_fu_88_p3[3]),
        .I2(out_pix_2_reg_119[3]),
        .O(out_pix_fu_104_p2__1_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_104_p2__1_carry__0_i_5
       (.I0(out_pix_fu_104_p2__1_carry__0_i_1_n_9),
        .I1(out_pix_2_reg_119[7]),
        .I2(\ap_return_1_int_reg_reg[7] [7]),
        .I3(M01_fu_88_p3[7]),
        .O(out_pix_fu_104_p2__1_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_104_p2__1_carry__0_i_6
       (.I0(\ap_return_1_int_reg_reg[7] [6]),
        .I1(M01_fu_88_p3[6]),
        .I2(out_pix_2_reg_119[6]),
        .I3(out_pix_fu_104_p2__1_carry__0_i_2_n_9),
        .O(out_pix_fu_104_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_104_p2__1_carry__0_i_7
       (.I0(\ap_return_1_int_reg_reg[7] [5]),
        .I1(M01_fu_88_p3[5]),
        .I2(out_pix_2_reg_119[5]),
        .I3(out_pix_fu_104_p2__1_carry__0_i_3_n_9),
        .O(out_pix_fu_104_p2__1_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_104_p2__1_carry__0_i_8
       (.I0(\ap_return_1_int_reg_reg[7] [4]),
        .I1(M01_fu_88_p3[4]),
        .I2(out_pix_2_reg_119[4]),
        .I3(out_pix_fu_104_p2__1_carry__0_i_4_n_9),
        .O(out_pix_fu_104_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__1_carry__1
       (.CI(out_pix_fu_104_p2__1_carry__0_n_9),
        .CO({out_pix_fu_104_p2__1_carry__1_n_9,out_pix_fu_104_p2__1_carry__1_n_10,out_pix_fu_104_p2__1_carry__1_n_11,out_pix_fu_104_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_reg_119[9],out_pix_fu_104_p2__1_carry__1_i_1_n_9}),
        .O(D[11:8]),
        .S({out_pix_2_reg_119[10],out_pix_2_reg_119[10],out_pix_fu_104_p2__1_carry__1_i_2_n_9,out_pix_fu_104_p2__1_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_104_p2__1_carry__1_i_1
       (.I0(\ap_return_1_int_reg_reg[7] [7]),
        .I1(M01_fu_88_p3[7]),
        .I2(out_pix_2_reg_119[7]),
        .O(out_pix_fu_104_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_104_p2__1_carry__1_i_2
       (.I0(out_pix_2_reg_119[8]),
        .I1(M01_fu_88_p3[8]),
        .I2(out_pix_2_reg_119[9]),
        .O(out_pix_fu_104_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_104_p2__1_carry__1_i_3
       (.I0(out_pix_2_reg_119[7]),
        .I1(M01_fu_88_p3[7]),
        .I2(\ap_return_1_int_reg_reg[7] [7]),
        .I3(out_pix_2_reg_119[8]),
        .I4(M01_fu_88_p3[8]),
        .O(out_pix_fu_104_p2__1_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_104_p2__1_carry__2
       (.CI(out_pix_fu_104_p2__1_carry__1_n_9),
        .CO({NLW_out_pix_fu_104_p2__1_carry__2_CO_UNCONNECTED[3:2],out_pix_fu_104_p2__1_carry__2_n_11,out_pix_fu_104_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_104_p2__1_carry__2_O_UNCONNECTED[3],D[14:12]}),
        .S({1'b0,out_pix_2_reg_119[10],out_pix_2_reg_119[10],out_pix_2_reg_119[10]}));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_104_p2__1_carry_i_1
       (.I0(\ap_return_1_int_reg_reg[7] [2]),
        .I1(M01_fu_88_p3[2]),
        .I2(out_pix_2_reg_119[2]),
        .O(out_pix_fu_104_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_104_p2__1_carry_i_2
       (.I0(M01_fu_88_p3[2]),
        .I1(\ap_return_1_int_reg_reg[7] [2]),
        .I2(out_pix_2_reg_119[2]),
        .O(out_pix_fu_104_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_104_p2__1_carry_i_3
       (.I0(\ap_return_1_int_reg_reg[7] [3]),
        .I1(M01_fu_88_p3[3]),
        .I2(out_pix_2_reg_119[3]),
        .I3(out_pix_fu_104_p2__1_carry_i_1_n_9),
        .O(out_pix_fu_104_p2__1_carry_i_3_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_104_p2__1_carry_i_4
       (.I0(\ap_return_1_int_reg_reg[7] [2]),
        .I1(M01_fu_88_p3[2]),
        .I2(out_pix_2_reg_119[2]),
        .I3(\ap_return_1_int_reg_reg[7] [1]),
        .I4(out_pix_2_reg_119[1]),
        .O(out_pix_fu_104_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_104_p2__1_carry_i_5
       (.I0(\ap_return_1_int_reg_reg[7] [1]),
        .I1(out_pix_2_reg_119[1]),
        .I2(M01_fu_88_p3[1]),
        .O(out_pix_fu_104_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_104_p2__1_carry_i_6
       (.I0(out_pix_2_reg_119[0]),
        .I1(\ap_return_1_int_reg_reg[7] [0]),
        .O(out_pix_fu_104_p2__1_carry_i_6_n_9));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28
   (\out_pix_2_reg_119_reg[0]_0 ,
    \out_pix_2_reg_119_reg[0]_1 ,
    D,
    ap_clk,
    \GradientValuesY_reg_740_reg[15] ,
    \GradientValuesY_reg_740_reg[15]_0 ,
    Q,
    \out_pix_2_reg_119_reg[0]_2 ,
    \out_pix_2_reg_119_reg[0]_3 ,
    \out_pix_2_reg_119_reg[0]_4 );
  output \out_pix_2_reg_119_reg[0]_0 ;
  output [0:0]\out_pix_2_reg_119_reg[0]_1 ;
  output [0:0]D;
  input ap_clk;
  input \GradientValuesY_reg_740_reg[15] ;
  input \GradientValuesY_reg_740_reg[15]_0 ;
  input [0:0]Q;
  input [0:0]\out_pix_2_reg_119_reg[0]_2 ;
  input [0:0]\out_pix_2_reg_119_reg[0]_3 ;
  input [0:0]\out_pix_2_reg_119_reg[0]_4 ;

  wire [0:0]D;
  wire \GradientValuesY_reg_740_reg[15] ;
  wire \GradientValuesY_reg_740_reg[15]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire \out_pix_2_reg_119[0]_i_1__0_n_9 ;
  wire \out_pix_2_reg_119_reg[0]_0 ;
  wire [0:0]\out_pix_2_reg_119_reg[0]_1 ;
  wire [0:0]\out_pix_2_reg_119_reg[0]_2 ;
  wire [0:0]\out_pix_2_reg_119_reg[0]_3 ;
  wire [0:0]\out_pix_2_reg_119_reg[0]_4 ;

  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \GradientValuesY_reg_740[15]_i_1 
       (.I0(\out_pix_2_reg_119_reg[0]_0 ),
        .I1(\GradientValuesY_reg_740_reg[15] ),
        .I2(\GradientValuesY_reg_740_reg[15]_0 ),
        .I3(Q),
        .O(\out_pix_2_reg_119_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_1_int_reg[15]_i_1 
       (.I0(\out_pix_2_reg_119_reg[0]_0 ),
        .I1(\GradientValuesY_reg_740_reg[15] ),
        .O(D));
  LUT3 #(
    .INIT(8'h96)) 
    \out_pix_2_reg_119[0]_i_1__0 
       (.I0(\out_pix_2_reg_119_reg[0]_2 ),
        .I1(\out_pix_2_reg_119_reg[0]_3 ),
        .I2(\out_pix_2_reg_119_reg[0]_4 ),
        .O(\out_pix_2_reg_119[0]_i_1__0_n_9 ));
  FDRE \out_pix_2_reg_119_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_2_reg_119[0]_i_1__0_n_9 ),
        .Q(\out_pix_2_reg_119_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s
   (\ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    E,
    mOutPtr0__0,
    CO,
    Q,
    mOutPtr0__0_0,
    pop,
    xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
    p_dst_data_din,
    p_dstgx_data_empty_n,
    push,
    mOutPtr,
    p_dstgy_data_empty_n,
    push_1,
    mOutPtr_2,
    p_dst_data_full_n,
    height_empty_n,
    push_3,
    imgwidth_empty_n,
    push_4,
    ap_clk,
    D,
    p_dstgx_data_dout,
    \sub_ln100_reg_168_reg[15] ,
    \sub_ln100_reg_168_reg[15]_0 ,
    \val_src2_reg_162_reg[15] ,
    p_dstgy_data_dout,
    \sub_ln101_reg_173_reg[15] ,
    \sub_ln101_reg_173_reg[15]_0 ,
    ap_rst_n_inv,
    \i_fu_40_reg[0]_0 ,
    ap_rst_n,
    out,
    \ap_CS_fsm_reg[2]_i_2__0_0 );
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output [0:0]E;
  output mOutPtr0__0;
  output [0:0]CO;
  output [1:0]Q;
  output mOutPtr0__0_0;
  output pop;
  output xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;
  output [15:0]p_dst_data_din;
  input p_dstgx_data_empty_n;
  input push;
  input [1:0]mOutPtr;
  input p_dstgy_data_empty_n;
  input push_1;
  input [1:0]mOutPtr_2;
  input p_dst_data_full_n;
  input height_empty_n;
  input push_3;
  input imgwidth_empty_n;
  input push_4;
  input ap_clk;
  input [15:0]D;
  input [0:0]p_dstgx_data_dout;
  input [14:0]\sub_ln100_reg_168_reg[15] ;
  input [14:0]\sub_ln100_reg_168_reg[15]_0 ;
  input [15:0]\val_src2_reg_162_reg[15] ;
  input [0:0]p_dstgy_data_dout;
  input [14:0]\sub_ln101_reg_173_reg[15] ;
  input [14:0]\sub_ln101_reg_173_reg[15]_0 ;
  input ap_rst_n_inv;
  input \i_fu_40_reg[0]_0 ;
  input ap_rst_n;
  input [11:0]out;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_1__0_n_9 ;
  wire \ap_CS_fsm[2]_i_4_n_9 ;
  wire \ap_CS_fsm[2]_i_5_n_9 ;
  wire \ap_CS_fsm[2]_i_6__0_n_9 ;
  wire \ap_CS_fsm[2]_i_7__0_n_9 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_12 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_13;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_14;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_15;
  wire height_empty_n;
  wire \i_fu_40[0]_i_4_n_9 ;
  wire [11:0]i_fu_40_reg;
  wire \i_fu_40_reg[0]_0 ;
  wire \i_fu_40_reg[0]_i_3_n_10 ;
  wire \i_fu_40_reg[0]_i_3_n_11 ;
  wire \i_fu_40_reg[0]_i_3_n_12 ;
  wire \i_fu_40_reg[0]_i_3_n_13 ;
  wire \i_fu_40_reg[0]_i_3_n_14 ;
  wire \i_fu_40_reg[0]_i_3_n_15 ;
  wire \i_fu_40_reg[0]_i_3_n_16 ;
  wire \i_fu_40_reg[0]_i_3_n_9 ;
  wire \i_fu_40_reg[4]_i_1_n_10 ;
  wire \i_fu_40_reg[4]_i_1_n_11 ;
  wire \i_fu_40_reg[4]_i_1_n_12 ;
  wire \i_fu_40_reg[4]_i_1_n_13 ;
  wire \i_fu_40_reg[4]_i_1_n_14 ;
  wire \i_fu_40_reg[4]_i_1_n_15 ;
  wire \i_fu_40_reg[4]_i_1_n_16 ;
  wire \i_fu_40_reg[4]_i_1_n_9 ;
  wire \i_fu_40_reg[8]_i_1_n_10 ;
  wire \i_fu_40_reg[8]_i_1_n_11 ;
  wire \i_fu_40_reg[8]_i_1_n_12 ;
  wire \i_fu_40_reg[8]_i_1_n_13 ;
  wire \i_fu_40_reg[8]_i_1_n_14 ;
  wire \i_fu_40_reg[8]_i_1_n_15 ;
  wire \i_fu_40_reg[8]_i_1_n_16 ;
  wire imgwidth_empty_n;
  wire [1:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr0__0_0;
  wire [1:0]mOutPtr_2;
  wire [11:0]out;
  wire [15:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [0:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire [0:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire pop;
  wire push;
  wire push_1;
  wire push_3;
  wire push_4;
  wire [14:0]\sub_ln100_reg_168_reg[15] ;
  wire [14:0]\sub_ln100_reg_168_reg[15]_0 ;
  wire [14:0]\sub_ln101_reg_173_reg[15] ;
  wire [14:0]\sub_ln101_reg_173_reg[15]_0 ;
  wire [15:0]\val_src2_reg_162_reg[15] ;
  wire xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_40_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hEEEE0CCC)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(Q[0]),
        .I2(imgwidth_empty_n),
        .I3(height_empty_n),
        .I4(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(i_fu_40_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [11]),
        .I3(i_fu_40_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [10]),
        .I5(i_fu_40_reg[10]),
        .O(\ap_CS_fsm[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(i_fu_40_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [8]),
        .I3(i_fu_40_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [7]),
        .I5(i_fu_40_reg[7]),
        .O(\ap_CS_fsm[2]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(i_fu_40_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [5]),
        .I3(i_fu_40_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [4]),
        .I5(i_fu_40_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(i_fu_40_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [2]),
        .I3(i_fu_40_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .I5(i_fu_40_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_9 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_14),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_13),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__0_n_10 ,\ap_CS_fsm_reg[2]_i_2__0_n_11 ,\ap_CS_fsm_reg[2]_i_2__0_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4_n_9 ,\ap_CS_fsm[2]_i_5_n_9 ,\ap_CS_fsm[2]_i_6__0_n_9 ,\ap_CS_fsm[2]_i_7__0_n_9 }));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__2
       (.I0(CO),
        .I1(Q[1]),
        .I2(height_empty_n),
        .I3(push_3),
        .O(mOutPtr0__0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__3
       (.I0(CO),
        .I1(Q[1]),
        .I2(imgwidth_empty_n),
        .I3(push_4),
        .O(mOutPtr0__0_0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56
       (.CO(CO),
        .D({grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_13,grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_14}),
        .E(E),
        .Q({ap_CS_fsm_state3,Q}),
        .\ap_CS_fsm_reg[1] (grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_15),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .height_empty_n(height_empty_n),
        .imgwidth_empty_n(imgwidth_empty_n),
        .mOutPtr(mOutPtr),
        .mOutPtr_2(mOutPtr_2),
        .out(out),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .pop(pop),
        .push(push),
        .push_1(push_1),
        .\sub_ln100_reg_168_reg[15]_0 (\sub_ln100_reg_168_reg[15] ),
        .\sub_ln100_reg_168_reg[15]_1 (\sub_ln100_reg_168_reg[15]_0 ),
        .\sub_ln101_reg_173_reg[15]_0 (\sub_ln101_reg_173_reg[15] ),
        .\sub_ln101_reg_173_reg[15]_1 (\sub_ln101_reg_173_reg[15]_0 ),
        .\val_src1_reg_156_reg[15]_0 (D),
        .\val_src2_reg_162_reg[15]_0 (\val_src2_reg_162_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_15),
        .Q(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_40[0]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .O(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_40[0]_i_4 
       (.I0(i_fu_40_reg[0]),
        .O(\i_fu_40[0]_i_4_n_9 ));
  FDRE \i_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[0]_i_3_n_16 ),
        .Q(i_fu_40_reg[0]),
        .R(\i_fu_40_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_40_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_40_reg[0]_i_3_n_9 ,\i_fu_40_reg[0]_i_3_n_10 ,\i_fu_40_reg[0]_i_3_n_11 ,\i_fu_40_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_40_reg[0]_i_3_n_13 ,\i_fu_40_reg[0]_i_3_n_14 ,\i_fu_40_reg[0]_i_3_n_15 ,\i_fu_40_reg[0]_i_3_n_16 }),
        .S({i_fu_40_reg[3:1],\i_fu_40[0]_i_4_n_9 }));
  FDRE \i_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[8]_i_1_n_14 ),
        .Q(i_fu_40_reg[10]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[8]_i_1_n_13 ),
        .Q(i_fu_40_reg[11]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[0]_i_3_n_15 ),
        .Q(i_fu_40_reg[1]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[0]_i_3_n_14 ),
        .Q(i_fu_40_reg[2]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[0]_i_3_n_13 ),
        .Q(i_fu_40_reg[3]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[4]_i_1_n_16 ),
        .Q(i_fu_40_reg[4]),
        .R(\i_fu_40_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_40_reg[4]_i_1 
       (.CI(\i_fu_40_reg[0]_i_3_n_9 ),
        .CO({\i_fu_40_reg[4]_i_1_n_9 ,\i_fu_40_reg[4]_i_1_n_10 ,\i_fu_40_reg[4]_i_1_n_11 ,\i_fu_40_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_40_reg[4]_i_1_n_13 ,\i_fu_40_reg[4]_i_1_n_14 ,\i_fu_40_reg[4]_i_1_n_15 ,\i_fu_40_reg[4]_i_1_n_16 }),
        .S(i_fu_40_reg[7:4]));
  FDRE \i_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[4]_i_1_n_15 ),
        .Q(i_fu_40_reg[5]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[4]_i_1_n_14 ),
        .Q(i_fu_40_reg[6]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[4]_i_1_n_13 ),
        .Q(i_fu_40_reg[7]),
        .R(\i_fu_40_reg[0]_0 ));
  FDRE \i_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[8]_i_1_n_16 ),
        .Q(i_fu_40_reg[8]),
        .R(\i_fu_40_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_40_reg[8]_i_1 
       (.CI(\i_fu_40_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_40_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_40_reg[8]_i_1_n_10 ,\i_fu_40_reg[8]_i_1_n_11 ,\i_fu_40_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_40_reg[8]_i_1_n_13 ,\i_fu_40_reg[8]_i_1_n_14 ,\i_fu_40_reg[8]_i_1_n_15 ,\i_fu_40_reg[8]_i_1_n_16 }),
        .S(i_fu_40_reg[11:8]));
  FDRE \i_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0),
        .D(\i_fu_40_reg[8]_i_1_n_15 ),
        .Q(i_fu_40_reg[9]),
        .R(\i_fu_40_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .O(xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFMagnitudeKernel_Pipeline_colLoop" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop
   (\ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    pop,
    D,
    \ap_CS_fsm_reg[1] ,
    p_dst_data_din,
    ap_clk,
    ap_rst_n_inv,
    Q,
    p_dstgx_data_empty_n,
    push,
    mOutPtr,
    p_dstgy_data_empty_n,
    push_1,
    mOutPtr_2,
    p_dst_data_full_n,
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
    ap_rst_n,
    out,
    CO,
    imgwidth_empty_n,
    height_empty_n,
    \val_src1_reg_156_reg[15]_0 ,
    p_dstgx_data_dout,
    \sub_ln100_reg_168_reg[15]_0 ,
    \sub_ln100_reg_168_reg[15]_1 ,
    \val_src2_reg_162_reg[15]_0 ,
    p_dstgy_data_dout,
    \sub_ln101_reg_173_reg[15]_0 ,
    \sub_ln101_reg_173_reg[15]_1 );
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output pop;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [15:0]p_dst_data_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input p_dstgx_data_empty_n;
  input push;
  input [1:0]mOutPtr;
  input p_dstgy_data_empty_n;
  input push_1;
  input [1:0]mOutPtr_2;
  input p_dst_data_full_n;
  input grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg;
  input ap_rst_n;
  input [11:0]out;
  input [0:0]CO;
  input imgwidth_empty_n;
  input height_empty_n;
  input [15:0]\val_src1_reg_156_reg[15]_0 ;
  input [0:0]p_dstgx_data_dout;
  input [14:0]\sub_ln100_reg_168_reg[15]_0 ;
  input [14:0]\sub_ln100_reg_168_reg[15]_1 ;
  input [15:0]\val_src2_reg_162_reg[15]_0 ;
  input [0:0]p_dstgy_data_dout;
  input [14:0]\sub_ln101_reg_173_reg[15]_0 ;
  input [14:0]\sub_ln101_reg_173_reg[15]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_9;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready;
  wire grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg;
  wire height_empty_n;
  wire icmp_ln81_fu_83_p2;
  wire icmp_ln81_fu_83_p2_carry_n_10;
  wire icmp_ln81_fu_83_p2_carry_n_11;
  wire icmp_ln81_fu_83_p2_carry_n_12;
  wire imgwidth_empty_n;
  wire [11:0]j_4_fu_89_p2;
  wire j_4_fu_89_p2_carry__0_n_10;
  wire j_4_fu_89_p2_carry__0_n_11;
  wire j_4_fu_89_p2_carry__0_n_12;
  wire j_4_fu_89_p2_carry__0_n_9;
  wire j_4_fu_89_p2_carry__1_n_11;
  wire j_4_fu_89_p2_carry__1_n_12;
  wire j_4_fu_89_p2_carry_n_10;
  wire j_4_fu_89_p2_carry_n_11;
  wire j_4_fu_89_p2_carry_n_12;
  wire j_4_fu_89_p2_carry_n_9;
  wire \j_fu_46_reg_n_9_[0] ;
  wire \j_fu_46_reg_n_9_[10] ;
  wire \j_fu_46_reg_n_9_[11] ;
  wire \j_fu_46_reg_n_9_[1] ;
  wire \j_fu_46_reg_n_9_[2] ;
  wire \j_fu_46_reg_n_9_[3] ;
  wire \j_fu_46_reg_n_9_[4] ;
  wire \j_fu_46_reg_n_9_[5] ;
  wire \j_fu_46_reg_n_9_[6] ;
  wire \j_fu_46_reg_n_9_[7] ;
  wire \j_fu_46_reg_n_9_[8] ;
  wire \j_fu_46_reg_n_9_[9] ;
  wire [1:0]mOutPtr;
  wire [1:0]mOutPtr_2;
  wire [11:0]out;
  wire [15:0]p_dst_data_din;
  wire p_dst_data_din_carry__0_i_5_n_9;
  wire p_dst_data_din_carry__0_i_6_n_9;
  wire p_dst_data_din_carry__0_i_7_n_9;
  wire p_dst_data_din_carry__0_i_8_n_9;
  wire p_dst_data_din_carry__0_n_10;
  wire p_dst_data_din_carry__0_n_11;
  wire p_dst_data_din_carry__0_n_12;
  wire p_dst_data_din_carry__0_n_9;
  wire p_dst_data_din_carry__1_i_5_n_9;
  wire p_dst_data_din_carry__1_i_6_n_9;
  wire p_dst_data_din_carry__1_i_7_n_9;
  wire p_dst_data_din_carry__1_i_8_n_9;
  wire p_dst_data_din_carry__1_n_10;
  wire p_dst_data_din_carry__1_n_11;
  wire p_dst_data_din_carry__1_n_12;
  wire p_dst_data_din_carry__1_n_9;
  wire p_dst_data_din_carry__2_i_4_n_9;
  wire p_dst_data_din_carry__2_i_5_n_9;
  wire p_dst_data_din_carry__2_i_6_n_9;
  wire p_dst_data_din_carry__2_i_7_n_9;
  wire p_dst_data_din_carry__2_n_10;
  wire p_dst_data_din_carry__2_n_11;
  wire p_dst_data_din_carry__2_n_12;
  wire p_dst_data_din_carry_i_5_n_9;
  wire p_dst_data_din_carry_i_6_n_9;
  wire p_dst_data_din_carry_i_7_n_9;
  wire p_dst_data_din_carry_i_8_n_9;
  wire p_dst_data_din_carry_n_10;
  wire p_dst_data_din_carry_n_11;
  wire p_dst_data_din_carry_n_12;
  wire p_dst_data_din_carry_n_9;
  wire p_dst_data_full_n;
  wire [0:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire [0:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire pop;
  wire push;
  wire push_1;
  wire [14:0]q_1_fu_132_p3;
  wire [15:0]sub_ln100_reg_168;
  wire \sub_ln100_reg_168[11]_i_2_n_9 ;
  wire \sub_ln100_reg_168[11]_i_3_n_9 ;
  wire \sub_ln100_reg_168[11]_i_4_n_9 ;
  wire \sub_ln100_reg_168[11]_i_5_n_9 ;
  wire \sub_ln100_reg_168[15]_i_2_n_9 ;
  wire \sub_ln100_reg_168[15]_i_3_n_9 ;
  wire \sub_ln100_reg_168[15]_i_4_n_9 ;
  wire \sub_ln100_reg_168[15]_i_5_n_9 ;
  wire \sub_ln100_reg_168[3]_i_2_n_9 ;
  wire \sub_ln100_reg_168[3]_i_3_n_9 ;
  wire \sub_ln100_reg_168[3]_i_4_n_9 ;
  wire \sub_ln100_reg_168[7]_i_2_n_9 ;
  wire \sub_ln100_reg_168[7]_i_3_n_9 ;
  wire \sub_ln100_reg_168[7]_i_4_n_9 ;
  wire \sub_ln100_reg_168[7]_i_5_n_9 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_10 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_11 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_12 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_13 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_14 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_15 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_16 ;
  wire \sub_ln100_reg_168_reg[11]_i_1_n_9 ;
  wire [14:0]\sub_ln100_reg_168_reg[15]_0 ;
  wire [14:0]\sub_ln100_reg_168_reg[15]_1 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_10 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_11 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_12 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_13 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_14 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_15 ;
  wire \sub_ln100_reg_168_reg[15]_i_1_n_16 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_10 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_11 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_12 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_13 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_14 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_15 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_16 ;
  wire \sub_ln100_reg_168_reg[3]_i_1_n_9 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_10 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_11 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_12 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_13 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_14 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_15 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_16 ;
  wire \sub_ln100_reg_168_reg[7]_i_1_n_9 ;
  wire [15:0]sub_ln101_reg_173;
  wire \sub_ln101_reg_173[11]_i_2_n_9 ;
  wire \sub_ln101_reg_173[11]_i_3_n_9 ;
  wire \sub_ln101_reg_173[11]_i_4_n_9 ;
  wire \sub_ln101_reg_173[11]_i_5_n_9 ;
  wire \sub_ln101_reg_173[15]_i_2_n_9 ;
  wire \sub_ln101_reg_173[15]_i_3_n_9 ;
  wire \sub_ln101_reg_173[15]_i_4_n_9 ;
  wire \sub_ln101_reg_173[15]_i_5_n_9 ;
  wire \sub_ln101_reg_173[3]_i_2_n_9 ;
  wire \sub_ln101_reg_173[3]_i_3_n_9 ;
  wire \sub_ln101_reg_173[3]_i_4_n_9 ;
  wire \sub_ln101_reg_173[7]_i_2_n_9 ;
  wire \sub_ln101_reg_173[7]_i_3_n_9 ;
  wire \sub_ln101_reg_173[7]_i_4_n_9 ;
  wire \sub_ln101_reg_173[7]_i_5_n_9 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_10 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_11 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_12 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_13 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_14 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_15 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_16 ;
  wire \sub_ln101_reg_173_reg[11]_i_1_n_9 ;
  wire [14:0]\sub_ln101_reg_173_reg[15]_0 ;
  wire [14:0]\sub_ln101_reg_173_reg[15]_1 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_10 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_11 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_12 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_13 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_14 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_15 ;
  wire \sub_ln101_reg_173_reg[15]_i_1_n_16 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_10 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_11 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_12 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_13 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_14 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_15 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_16 ;
  wire \sub_ln101_reg_173_reg[3]_i_1_n_9 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_10 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_11 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_12 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_13 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_14 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_15 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_16 ;
  wire \sub_ln101_reg_173_reg[7]_i_1_n_9 ;
  wire [15:0]val_src1_reg_156;
  wire [15:0]\val_src1_reg_156_reg[15]_0 ;
  wire [15:0]val_src2_reg_162;
  wire [15:0]\val_src2_reg_162_reg[15]_0 ;
  wire [3:0]NLW_icmp_ln81_fu_83_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_4_fu_89_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_4_fu_89_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_dst_data_din_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_sub_ln100_reg_168_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln101_reg_173_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8F00000000000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(p_dst_data_full_n),
        .I5(Q[2]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF080FF80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(p_dst_data_full_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln81_fu_83_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q({\j_fu_46_reg_n_9_[11] ,\j_fu_46_reg_n_9_[10] ,\j_fu_46_reg_n_9_[9] ,\j_fu_46_reg_n_9_[8] ,\j_fu_46_reg_n_9_[7] ,\j_fu_46_reg_n_9_[6] ,\j_fu_46_reg_n_9_[5] ,\j_fu_46_reg_n_9_[4] ,\j_fu_46_reg_n_9_[3] ,\j_fu_46_reg_n_9_[2] ,\j_fu_46_reg_n_9_[1] ,\j_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(j_4_fu_89_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_3(ap_sig_allocacmp_j_3),
        .grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready),
        .grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg(grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg),
        .grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(CO),
        .height_empty_n(height_empty_n),
        .imgwidth_empty_n(imgwidth_empty_n),
        .out(out),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n));
  CARRY4 icmp_ln81_fu_83_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_83_p2,icmp_ln81_fu_83_p2_carry_n_10,icmp_ln81_fu_83_p2_carry_n_11,icmp_ln81_fu_83_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln81_fu_83_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_89_p2_carry
       (.CI(1'b0),
        .CO({j_4_fu_89_p2_carry_n_9,j_4_fu_89_p2_carry_n_10,j_4_fu_89_p2_carry_n_11,j_4_fu_89_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_89_p2[4:1]),
        .S(ap_sig_allocacmp_j_3[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_89_p2_carry__0
       (.CI(j_4_fu_89_p2_carry_n_9),
        .CO({j_4_fu_89_p2_carry__0_n_9,j_4_fu_89_p2_carry__0_n_10,j_4_fu_89_p2_carry__0_n_11,j_4_fu_89_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_89_p2[8:5]),
        .S(ap_sig_allocacmp_j_3[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_89_p2_carry__1
       (.CI(j_4_fu_89_p2_carry__0_n_9),
        .CO({NLW_j_4_fu_89_p2_carry__1_CO_UNCONNECTED[3:2],j_4_fu_89_p2_carry__1_n_11,j_4_fu_89_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_4_fu_89_p2_carry__1_O_UNCONNECTED[3],j_4_fu_89_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_j_3[11:9]}));
  FDRE \j_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[0]),
        .Q(\j_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[10]),
        .Q(\j_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[11]),
        .Q(\j_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[1]),
        .Q(\j_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[2]),
        .Q(\j_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[3]),
        .Q(\j_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[4]),
        .Q(\j_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[5]),
        .Q(\j_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[6]),
        .Q(\j_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[7]),
        .Q(\j_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[8]),
        .Q(\j_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_11),
        .D(j_4_fu_89_p2[9]),
        .Q(\j_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[0]_i_1__10 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgy_data_empty_n),
        .I4(push_1),
        .I5(mOutPtr_2[0]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgx_data_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h8080008000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(p_dst_data_full_n),
        .I5(Q[2]),
        .O(pop));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_dst_data_din_carry
       (.CI(1'b0),
        .CO({p_dst_data_din_carry_n_9,p_dst_data_din_carry_n_10,p_dst_data_din_carry_n_11,p_dst_data_din_carry_n_12}),
        .CYINIT(1'b0),
        .DI(q_1_fu_132_p3[3:0]),
        .O(p_dst_data_din[3:0]),
        .S({p_dst_data_din_carry_i_5_n_9,p_dst_data_din_carry_i_6_n_9,p_dst_data_din_carry_i_7_n_9,p_dst_data_din_carry_i_8_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_dst_data_din_carry__0
       (.CI(p_dst_data_din_carry_n_9),
        .CO({p_dst_data_din_carry__0_n_9,p_dst_data_din_carry__0_n_10,p_dst_data_din_carry__0_n_11,p_dst_data_din_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(q_1_fu_132_p3[7:4]),
        .O(p_dst_data_din[7:4]),
        .S({p_dst_data_din_carry__0_i_5_n_9,p_dst_data_din_carry__0_i_6_n_9,p_dst_data_din_carry__0_i_7_n_9,p_dst_data_din_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__0_i_1
       (.I0(sub_ln101_reg_173[7]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[7]),
        .O(q_1_fu_132_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__0_i_2
       (.I0(sub_ln101_reg_173[6]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[6]),
        .O(q_1_fu_132_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__0_i_3
       (.I0(sub_ln101_reg_173[5]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[5]),
        .O(q_1_fu_132_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__0_i_4
       (.I0(sub_ln101_reg_173[4]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[4]),
        .O(q_1_fu_132_p3[4]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__0_i_5
       (.I0(val_src2_reg_162[7]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[7]),
        .I3(val_src1_reg_156[7]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[7]),
        .O(p_dst_data_din_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__0_i_6
       (.I0(val_src2_reg_162[6]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[6]),
        .I3(val_src1_reg_156[6]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[6]),
        .O(p_dst_data_din_carry__0_i_6_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__0_i_7
       (.I0(val_src2_reg_162[5]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[5]),
        .I3(val_src1_reg_156[5]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[5]),
        .O(p_dst_data_din_carry__0_i_7_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__0_i_8
       (.I0(val_src2_reg_162[4]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[4]),
        .I3(val_src1_reg_156[4]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[4]),
        .O(p_dst_data_din_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_dst_data_din_carry__1
       (.CI(p_dst_data_din_carry__0_n_9),
        .CO({p_dst_data_din_carry__1_n_9,p_dst_data_din_carry__1_n_10,p_dst_data_din_carry__1_n_11,p_dst_data_din_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(q_1_fu_132_p3[11:8]),
        .O(p_dst_data_din[11:8]),
        .S({p_dst_data_din_carry__1_i_5_n_9,p_dst_data_din_carry__1_i_6_n_9,p_dst_data_din_carry__1_i_7_n_9,p_dst_data_din_carry__1_i_8_n_9}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__1_i_1
       (.I0(sub_ln101_reg_173[11]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[11]),
        .O(q_1_fu_132_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__1_i_2
       (.I0(sub_ln101_reg_173[10]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[10]),
        .O(q_1_fu_132_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__1_i_3
       (.I0(sub_ln101_reg_173[9]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[9]),
        .O(q_1_fu_132_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__1_i_4
       (.I0(sub_ln101_reg_173[8]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[8]),
        .O(q_1_fu_132_p3[8]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__1_i_5
       (.I0(val_src2_reg_162[11]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[11]),
        .I3(val_src1_reg_156[11]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[11]),
        .O(p_dst_data_din_carry__1_i_5_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__1_i_6
       (.I0(val_src2_reg_162[10]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[10]),
        .I3(val_src1_reg_156[10]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[10]),
        .O(p_dst_data_din_carry__1_i_6_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__1_i_7
       (.I0(val_src2_reg_162[9]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[9]),
        .I3(val_src1_reg_156[9]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[9]),
        .O(p_dst_data_din_carry__1_i_7_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__1_i_8
       (.I0(val_src2_reg_162[8]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[8]),
        .I3(val_src1_reg_156[8]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[8]),
        .O(p_dst_data_din_carry__1_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_dst_data_din_carry__2
       (.CI(p_dst_data_din_carry__1_n_9),
        .CO({NLW_p_dst_data_din_carry__2_CO_UNCONNECTED[3],p_dst_data_din_carry__2_n_10,p_dst_data_din_carry__2_n_11,p_dst_data_din_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,q_1_fu_132_p3[14:12]}),
        .O(p_dst_data_din[15:12]),
        .S({p_dst_data_din_carry__2_i_4_n_9,p_dst_data_din_carry__2_i_5_n_9,p_dst_data_din_carry__2_i_6_n_9,p_dst_data_din_carry__2_i_7_n_9}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__2_i_1
       (.I0(sub_ln101_reg_173[14]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[14]),
        .O(q_1_fu_132_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__2_i_2
       (.I0(sub_ln101_reg_173[13]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[13]),
        .O(q_1_fu_132_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry__2_i_3
       (.I0(sub_ln101_reg_173[12]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[12]),
        .O(q_1_fu_132_p3[12]));
  LUT4 #(
    .INIT(16'h7888)) 
    p_dst_data_din_carry__2_i_4
       (.I0(sub_ln101_reg_173[15]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln100_reg_168[15]),
        .I3(val_src1_reg_156[15]),
        .O(p_dst_data_din_carry__2_i_4_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__2_i_5
       (.I0(val_src2_reg_162[14]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[14]),
        .I3(val_src1_reg_156[14]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[14]),
        .O(p_dst_data_din_carry__2_i_5_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__2_i_6
       (.I0(val_src2_reg_162[13]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[13]),
        .I3(val_src1_reg_156[13]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[13]),
        .O(p_dst_data_din_carry__2_i_6_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry__2_i_7
       (.I0(val_src2_reg_162[12]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[12]),
        .I3(val_src1_reg_156[12]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[12]),
        .O(p_dst_data_din_carry__2_i_7_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry_i_1
       (.I0(sub_ln101_reg_173[3]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[3]),
        .O(q_1_fu_132_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry_i_2
       (.I0(sub_ln101_reg_173[2]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[2]),
        .O(q_1_fu_132_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry_i_3
       (.I0(sub_ln101_reg_173[1]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[1]),
        .O(q_1_fu_132_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_dst_data_din_carry_i_4
       (.I0(sub_ln101_reg_173[0]),
        .I1(val_src2_reg_162[15]),
        .I2(val_src2_reg_162[0]),
        .O(q_1_fu_132_p3[0]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry_i_5
       (.I0(val_src2_reg_162[3]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[3]),
        .I3(val_src1_reg_156[3]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[3]),
        .O(p_dst_data_din_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry_i_6
       (.I0(val_src2_reg_162[2]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[2]),
        .I3(val_src1_reg_156[2]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[2]),
        .O(p_dst_data_din_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry_i_7
       (.I0(val_src2_reg_162[1]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[1]),
        .I3(val_src1_reg_156[1]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[1]),
        .O(p_dst_data_din_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_dst_data_din_carry_i_8
       (.I0(val_src2_reg_162[0]),
        .I1(val_src2_reg_162[15]),
        .I2(sub_ln101_reg_173[0]),
        .I3(val_src1_reg_156[0]),
        .I4(val_src1_reg_156[15]),
        .I5(sub_ln100_reg_168[0]),
        .O(p_dst_data_din_carry_i_8_n_9));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[11]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [10]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [10]),
        .O(\sub_ln100_reg_168[11]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[11]_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [9]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [9]),
        .O(\sub_ln100_reg_168[11]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[11]_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [8]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [8]),
        .O(\sub_ln100_reg_168[11]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[11]_i_5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [7]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [7]),
        .O(\sub_ln100_reg_168[11]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[15]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [14]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [14]),
        .O(\sub_ln100_reg_168[15]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[15]_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [13]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [13]),
        .O(\sub_ln100_reg_168[15]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[15]_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [12]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [12]),
        .O(\sub_ln100_reg_168[15]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[15]_i_5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [11]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [11]),
        .O(\sub_ln100_reg_168[15]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[3]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [2]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [2]),
        .O(\sub_ln100_reg_168[3]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[3]_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [1]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [1]),
        .O(\sub_ln100_reg_168[3]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[3]_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [0]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [0]),
        .O(\sub_ln100_reg_168[3]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[7]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [6]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [6]),
        .O(\sub_ln100_reg_168[7]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[7]_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [5]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [5]),
        .O(\sub_ln100_reg_168[7]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[7]_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [4]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [4]),
        .O(\sub_ln100_reg_168[7]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln100_reg_168[7]_i_5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\sub_ln100_reg_168_reg[15]_0 [3]),
        .I3(\sub_ln100_reg_168_reg[15]_1 [3]),
        .O(\sub_ln100_reg_168[7]_i_5_n_9 ));
  FDRE \sub_ln100_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[3]_i_1_n_16 ),
        .Q(sub_ln100_reg_168[0]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[11]_i_1_n_14 ),
        .Q(sub_ln100_reg_168[10]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[11]_i_1_n_13 ),
        .Q(sub_ln100_reg_168[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln100_reg_168_reg[11]_i_1 
       (.CI(\sub_ln100_reg_168_reg[7]_i_1_n_9 ),
        .CO({\sub_ln100_reg_168_reg[11]_i_1_n_9 ,\sub_ln100_reg_168_reg[11]_i_1_n_10 ,\sub_ln100_reg_168_reg[11]_i_1_n_11 ,\sub_ln100_reg_168_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln100_reg_168_reg[11]_i_1_n_13 ,\sub_ln100_reg_168_reg[11]_i_1_n_14 ,\sub_ln100_reg_168_reg[11]_i_1_n_15 ,\sub_ln100_reg_168_reg[11]_i_1_n_16 }),
        .S({\sub_ln100_reg_168[11]_i_2_n_9 ,\sub_ln100_reg_168[11]_i_3_n_9 ,\sub_ln100_reg_168[11]_i_4_n_9 ,\sub_ln100_reg_168[11]_i_5_n_9 }));
  FDRE \sub_ln100_reg_168_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[15]_i_1_n_16 ),
        .Q(sub_ln100_reg_168[12]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[15]_i_1_n_15 ),
        .Q(sub_ln100_reg_168[13]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[15]_i_1_n_14 ),
        .Q(sub_ln100_reg_168[14]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[15]_i_1_n_13 ),
        .Q(sub_ln100_reg_168[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln100_reg_168_reg[15]_i_1 
       (.CI(\sub_ln100_reg_168_reg[11]_i_1_n_9 ),
        .CO({\NLW_sub_ln100_reg_168_reg[15]_i_1_CO_UNCONNECTED [3],\sub_ln100_reg_168_reg[15]_i_1_n_10 ,\sub_ln100_reg_168_reg[15]_i_1_n_11 ,\sub_ln100_reg_168_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln100_reg_168_reg[15]_i_1_n_13 ,\sub_ln100_reg_168_reg[15]_i_1_n_14 ,\sub_ln100_reg_168_reg[15]_i_1_n_15 ,\sub_ln100_reg_168_reg[15]_i_1_n_16 }),
        .S({\sub_ln100_reg_168[15]_i_2_n_9 ,\sub_ln100_reg_168[15]_i_3_n_9 ,\sub_ln100_reg_168[15]_i_4_n_9 ,\sub_ln100_reg_168[15]_i_5_n_9 }));
  FDRE \sub_ln100_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[3]_i_1_n_15 ),
        .Q(sub_ln100_reg_168[1]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[3]_i_1_n_14 ),
        .Q(sub_ln100_reg_168[2]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[3]_i_1_n_13 ),
        .Q(sub_ln100_reg_168[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln100_reg_168_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln100_reg_168_reg[3]_i_1_n_9 ,\sub_ln100_reg_168_reg[3]_i_1_n_10 ,\sub_ln100_reg_168_reg[3]_i_1_n_11 ,\sub_ln100_reg_168_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sub_ln100_reg_168_reg[3]_i_1_n_13 ,\sub_ln100_reg_168_reg[3]_i_1_n_14 ,\sub_ln100_reg_168_reg[3]_i_1_n_15 ,\sub_ln100_reg_168_reg[3]_i_1_n_16 }),
        .S({\sub_ln100_reg_168[3]_i_2_n_9 ,\sub_ln100_reg_168[3]_i_3_n_9 ,\sub_ln100_reg_168[3]_i_4_n_9 ,p_dstgx_data_dout}));
  FDRE \sub_ln100_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[7]_i_1_n_16 ),
        .Q(sub_ln100_reg_168[4]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[7]_i_1_n_15 ),
        .Q(sub_ln100_reg_168[5]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[7]_i_1_n_14 ),
        .Q(sub_ln100_reg_168[6]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[7]_i_1_n_13 ),
        .Q(sub_ln100_reg_168[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln100_reg_168_reg[7]_i_1 
       (.CI(\sub_ln100_reg_168_reg[3]_i_1_n_9 ),
        .CO({\sub_ln100_reg_168_reg[7]_i_1_n_9 ,\sub_ln100_reg_168_reg[7]_i_1_n_10 ,\sub_ln100_reg_168_reg[7]_i_1_n_11 ,\sub_ln100_reg_168_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln100_reg_168_reg[7]_i_1_n_13 ,\sub_ln100_reg_168_reg[7]_i_1_n_14 ,\sub_ln100_reg_168_reg[7]_i_1_n_15 ,\sub_ln100_reg_168_reg[7]_i_1_n_16 }),
        .S({\sub_ln100_reg_168[7]_i_2_n_9 ,\sub_ln100_reg_168[7]_i_3_n_9 ,\sub_ln100_reg_168[7]_i_4_n_9 ,\sub_ln100_reg_168[7]_i_5_n_9 }));
  FDRE \sub_ln100_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[11]_i_1_n_16 ),
        .Q(sub_ln100_reg_168[8]),
        .R(1'b0));
  FDRE \sub_ln100_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln100_reg_168_reg[11]_i_1_n_15 ),
        .Q(sub_ln100_reg_168[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[11]_i_2 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [10]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [10]),
        .O(\sub_ln101_reg_173[11]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[11]_i_3 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [9]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [9]),
        .O(\sub_ln101_reg_173[11]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[11]_i_4 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [8]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [8]),
        .O(\sub_ln101_reg_173[11]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[11]_i_5 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [7]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [7]),
        .O(\sub_ln101_reg_173[11]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[15]_i_2 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [14]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [14]),
        .O(\sub_ln101_reg_173[15]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[15]_i_3 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [13]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [13]),
        .O(\sub_ln101_reg_173[15]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[15]_i_4 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [12]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [12]),
        .O(\sub_ln101_reg_173[15]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[15]_i_5 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [11]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [11]),
        .O(\sub_ln101_reg_173[15]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[3]_i_2 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [2]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [2]),
        .O(\sub_ln101_reg_173[3]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[3]_i_3 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [1]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [1]),
        .O(\sub_ln101_reg_173[3]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[3]_i_4 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [0]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [0]),
        .O(\sub_ln101_reg_173[3]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[7]_i_2 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [6]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [6]),
        .O(\sub_ln101_reg_173[7]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[7]_i_3 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [5]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [5]),
        .O(\sub_ln101_reg_173[7]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[7]_i_4 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [4]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [4]),
        .O(\sub_ln101_reg_173[7]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \sub_ln101_reg_173[7]_i_5 
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[0]),
        .I2(\sub_ln101_reg_173_reg[15]_0 [3]),
        .I3(\sub_ln101_reg_173_reg[15]_1 [3]),
        .O(\sub_ln101_reg_173[7]_i_5_n_9 ));
  FDRE \sub_ln101_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[3]_i_1_n_16 ),
        .Q(sub_ln101_reg_173[0]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[11]_i_1_n_14 ),
        .Q(sub_ln101_reg_173[10]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[11]_i_1_n_13 ),
        .Q(sub_ln101_reg_173[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln101_reg_173_reg[11]_i_1 
       (.CI(\sub_ln101_reg_173_reg[7]_i_1_n_9 ),
        .CO({\sub_ln101_reg_173_reg[11]_i_1_n_9 ,\sub_ln101_reg_173_reg[11]_i_1_n_10 ,\sub_ln101_reg_173_reg[11]_i_1_n_11 ,\sub_ln101_reg_173_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln101_reg_173_reg[11]_i_1_n_13 ,\sub_ln101_reg_173_reg[11]_i_1_n_14 ,\sub_ln101_reg_173_reg[11]_i_1_n_15 ,\sub_ln101_reg_173_reg[11]_i_1_n_16 }),
        .S({\sub_ln101_reg_173[11]_i_2_n_9 ,\sub_ln101_reg_173[11]_i_3_n_9 ,\sub_ln101_reg_173[11]_i_4_n_9 ,\sub_ln101_reg_173[11]_i_5_n_9 }));
  FDRE \sub_ln101_reg_173_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[15]_i_1_n_16 ),
        .Q(sub_ln101_reg_173[12]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[15]_i_1_n_15 ),
        .Q(sub_ln101_reg_173[13]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[15]_i_1_n_14 ),
        .Q(sub_ln101_reg_173[14]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[15]_i_1_n_13 ),
        .Q(sub_ln101_reg_173[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln101_reg_173_reg[15]_i_1 
       (.CI(\sub_ln101_reg_173_reg[11]_i_1_n_9 ),
        .CO({\NLW_sub_ln101_reg_173_reg[15]_i_1_CO_UNCONNECTED [3],\sub_ln101_reg_173_reg[15]_i_1_n_10 ,\sub_ln101_reg_173_reg[15]_i_1_n_11 ,\sub_ln101_reg_173_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln101_reg_173_reg[15]_i_1_n_13 ,\sub_ln101_reg_173_reg[15]_i_1_n_14 ,\sub_ln101_reg_173_reg[15]_i_1_n_15 ,\sub_ln101_reg_173_reg[15]_i_1_n_16 }),
        .S({\sub_ln101_reg_173[15]_i_2_n_9 ,\sub_ln101_reg_173[15]_i_3_n_9 ,\sub_ln101_reg_173[15]_i_4_n_9 ,\sub_ln101_reg_173[15]_i_5_n_9 }));
  FDRE \sub_ln101_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[3]_i_1_n_15 ),
        .Q(sub_ln101_reg_173[1]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[3]_i_1_n_14 ),
        .Q(sub_ln101_reg_173[2]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[3]_i_1_n_13 ),
        .Q(sub_ln101_reg_173[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln101_reg_173_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln101_reg_173_reg[3]_i_1_n_9 ,\sub_ln101_reg_173_reg[3]_i_1_n_10 ,\sub_ln101_reg_173_reg[3]_i_1_n_11 ,\sub_ln101_reg_173_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sub_ln101_reg_173_reg[3]_i_1_n_13 ,\sub_ln101_reg_173_reg[3]_i_1_n_14 ,\sub_ln101_reg_173_reg[3]_i_1_n_15 ,\sub_ln101_reg_173_reg[3]_i_1_n_16 }),
        .S({\sub_ln101_reg_173[3]_i_2_n_9 ,\sub_ln101_reg_173[3]_i_3_n_9 ,\sub_ln101_reg_173[3]_i_4_n_9 ,p_dstgy_data_dout}));
  FDRE \sub_ln101_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[7]_i_1_n_16 ),
        .Q(sub_ln101_reg_173[4]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[7]_i_1_n_15 ),
        .Q(sub_ln101_reg_173[5]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[7]_i_1_n_14 ),
        .Q(sub_ln101_reg_173[6]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[7]_i_1_n_13 ),
        .Q(sub_ln101_reg_173[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln101_reg_173_reg[7]_i_1 
       (.CI(\sub_ln101_reg_173_reg[3]_i_1_n_9 ),
        .CO({\sub_ln101_reg_173_reg[7]_i_1_n_9 ,\sub_ln101_reg_173_reg[7]_i_1_n_10 ,\sub_ln101_reg_173_reg[7]_i_1_n_11 ,\sub_ln101_reg_173_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln101_reg_173_reg[7]_i_1_n_13 ,\sub_ln101_reg_173_reg[7]_i_1_n_14 ,\sub_ln101_reg_173_reg[7]_i_1_n_15 ,\sub_ln101_reg_173_reg[7]_i_1_n_16 }),
        .S({\sub_ln101_reg_173[7]_i_2_n_9 ,\sub_ln101_reg_173[7]_i_3_n_9 ,\sub_ln101_reg_173[7]_i_4_n_9 ,\sub_ln101_reg_173[7]_i_5_n_9 }));
  FDRE \sub_ln101_reg_173_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[11]_i_1_n_16 ),
        .Q(sub_ln101_reg_173[8]),
        .R(1'b0));
  FDRE \sub_ln101_reg_173_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln101_reg_173_reg[11]_i_1_n_15 ),
        .Q(sub_ln101_reg_173[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F8F008F)) 
    \val_src1_reg_156[15]_i_1 
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(p_dst_data_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \val_src1_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [0]),
        .Q(val_src1_reg_156[0]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [10]),
        .Q(val_src1_reg_156[10]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [11]),
        .Q(val_src1_reg_156[11]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [12]),
        .Q(val_src1_reg_156[12]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [13]),
        .Q(val_src1_reg_156[13]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [14]),
        .Q(val_src1_reg_156[14]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [15]),
        .Q(val_src1_reg_156[15]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [1]),
        .Q(val_src1_reg_156[1]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [2]),
        .Q(val_src1_reg_156[2]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [3]),
        .Q(val_src1_reg_156[3]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [4]),
        .Q(val_src1_reg_156[4]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [5]),
        .Q(val_src1_reg_156[5]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [6]),
        .Q(val_src1_reg_156[6]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [7]),
        .Q(val_src1_reg_156[7]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [8]),
        .Q(val_src1_reg_156[8]),
        .R(1'b0));
  FDRE \val_src1_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src1_reg_156_reg[15]_0 [9]),
        .Q(val_src1_reg_156[9]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [0]),
        .Q(val_src2_reg_162[0]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [10]),
        .Q(val_src2_reg_162[10]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [11]),
        .Q(val_src2_reg_162[11]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [12]),
        .Q(val_src2_reg_162[12]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [13]),
        .Q(val_src2_reg_162[13]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [14]),
        .Q(val_src2_reg_162[14]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [15]),
        .Q(val_src2_reg_162[15]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [1]),
        .Q(val_src2_reg_162[1]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [2]),
        .Q(val_src2_reg_162[2]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [3]),
        .Q(val_src2_reg_162[3]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [4]),
        .Q(val_src2_reg_162[4]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [5]),
        .Q(val_src2_reg_162[5]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [6]),
        .Q(val_src2_reg_162[6]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [7]),
        .Q(val_src2_reg_162[7]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [8]),
        .Q(val_src2_reg_162[8]),
        .R(1'b0));
  FDRE \val_src2_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_src2_reg_162_reg[15]_0 [9]),
        .Q(val_src2_reg_162[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobel3x3_3_1_16_4_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s
   (D,
    ap_ce_reg_reg_0,
    \out_pix_2_reg_119_reg[0] ,
    \b0_val_read_reg_120_reg[0] ,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    ap_clk,
    Q,
    \b2_val_read_reg_115_reg[0] ,
    ap_loop_init_int,
    \P1_fu_122_reg[14] ,
    \P0_fu_118_reg[15] ,
    \P1_fu_122_reg[15] ,
    \P1_fu_122_reg[15]_0 ,
    \out_pix_2_reg_119_reg[0]_0 ,
    \out_pix_6_reg_125_reg[13] ,
    \out_pix_2_reg_119_reg[0]_1 ,
    \out_pix_6_reg_125_reg[13]_0 ,
    \out_pix_2_reg_119_reg[10] ,
    \b1_val_read_reg_114_reg[7] );
  output [11:0]D;
  output [15:0]ap_ce_reg_reg_0;
  output [15:0]\out_pix_2_reg_119_reg[0] ;
  output [12:0]\b0_val_read_reg_120_reg[0] ;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  input ap_ce_reg_reg_5;
  input ap_clk;
  input [8:0]Q;
  input [8:0]\b2_val_read_reg_115_reg[0] ;
  input ap_loop_init_int;
  input \P1_fu_122_reg[14] ;
  input [15:0]\P0_fu_118_reg[15] ;
  input [15:0]\P1_fu_122_reg[15] ;
  input \P1_fu_122_reg[15]_0 ;
  input [8:0]\out_pix_2_reg_119_reg[0]_0 ;
  input [7:0]\out_pix_6_reg_125_reg[13] ;
  input [8:0]\out_pix_2_reg_119_reg[0]_1 ;
  input [7:0]\out_pix_6_reg_125_reg[13]_0 ;
  input [7:0]\out_pix_2_reg_119_reg[10] ;
  input [7:0]\b1_val_read_reg_114_reg[7] ;

  wire [11:0]D;
  wire [15:0]\P0_fu_118_reg[15] ;
  wire \P1_fu_122_reg[14] ;
  wire [15:0]\P1_fu_122_reg[15] ;
  wire \P1_fu_122_reg[15]_0 ;
  wire [8:0]Q;
  wire [15:0]ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_ce_reg_reg_n_9;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [15:0]ap_return_0_int_reg;
  wire [15:0]ap_return_1_int_reg;
  wire [12:0]\b0_val_read_reg_120_reg[0] ;
  wire [7:0]\b1_val_read_reg_114_reg[7] ;
  wire [7:0]b2_val_read_reg_109;
  wire [8:0]\b2_val_read_reg_115_reg[0] ;
  wire grp_xFGradientX3x3_16_4_s_fu_92_n_11;
  wire grp_xFGradientX3x3_16_4_s_fu_92_n_9;
  wire grp_xFGradientY3x3_16_4_s_fu_112_n_11;
  wire grp_xFGradientY3x3_16_4_s_fu_112_n_9;
  wire [15:0]\out_pix_2_reg_119_reg[0] ;
  wire [8:0]\out_pix_2_reg_119_reg[0]_0 ;
  wire [8:0]\out_pix_2_reg_119_reg[0]_1 ;
  wire [7:0]\out_pix_2_reg_119_reg[10] ;
  wire [7:0]\out_pix_6_reg_125_reg[13] ;
  wire [7:0]\out_pix_6_reg_125_reg[13]_0 ;
  wire [14:0]out_pix_fu_104_p2;
  wire [14:0]out_pix_fu_109_p2;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_reg_5),
        .Q(ap_ce_reg_reg_n_9),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[0]),
        .Q(ap_return_0_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[10]),
        .Q(ap_return_0_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[14]),
        .Q(ap_return_0_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_4_s_fu_92_n_11),
        .Q(ap_return_0_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[1]),
        .Q(ap_return_0_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[2]),
        .Q(ap_return_0_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[3]),
        .Q(ap_return_0_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[4]),
        .Q(ap_return_0_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[5]),
        .Q(ap_return_0_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[6]),
        .Q(ap_return_0_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[7]),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[8]),
        .Q(ap_return_0_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_109_p2[9]),
        .Q(ap_return_0_int_reg[9]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[0]),
        .Q(ap_return_1_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[10]),
        .Q(ap_return_1_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[11]),
        .Q(ap_return_1_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[12]),
        .Q(ap_return_1_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[13]),
        .Q(ap_return_1_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[14]),
        .Q(ap_return_1_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_4_s_fu_112_n_11),
        .Q(ap_return_1_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[1]),
        .Q(ap_return_1_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[2]),
        .Q(ap_return_1_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[3]),
        .Q(ap_return_1_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[4]),
        .Q(ap_return_1_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[5]),
        .Q(ap_return_1_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[6]),
        .Q(ap_return_1_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[7]),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[8]),
        .Q(ap_return_1_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(out_pix_fu_104_p2[9]),
        .Q(ap_return_1_int_reg[9]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25 grp_xFGradientX3x3_16_4_s_fu_82
       (.D({out_pix_fu_109_p2[14],out_pix_fu_109_p2[10:0]}),
        .\P0_fu_118_reg[0] (ap_ce_reg_reg_n_9),
        .\P0_fu_118_reg[11] (\P1_fu_122_reg[14] ),
        .\P0_fu_118_reg[14] (\P0_fu_118_reg[15] [14:0]),
        .Q({ap_return_0_int_reg[14],ap_return_0_int_reg[10:0]}),
        .ap_ce_reg_reg(D[10:0]),
        .ap_ce_reg_reg_0(\b0_val_read_reg_120_reg[0] [11:0]),
        .ap_ce_reg_reg_1(ap_ce_reg_reg_1),
        .ap_ce_reg_reg_2(ap_ce_reg_reg_2),
        .ap_ce_reg_reg_3(ap_ce_reg_reg_3),
        .ap_ce_reg_reg_4(ap_ce_reg_reg_4),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .\b0_val_read_reg_120_reg[7]_0 (Q[7:0]),
        .\b2_val_read_reg_115_reg[7]_0 (b2_val_read_reg_109),
        .\b2_val_read_reg_115_reg[7]_1 (\b2_val_read_reg_115_reg[0] [7:0]),
        .\out_pix_6_reg_125_reg[13]_0 (\out_pix_2_reg_119_reg[0]_0 [7:0]),
        .\out_pix_6_reg_125_reg[13]_1 (\out_pix_6_reg_125_reg[13] ),
        .\out_pix_6_reg_125_reg[13]_2 (\out_pix_2_reg_119_reg[0]_1 [7:0]),
        .\out_pix_6_reg_125_reg[13]_3 (\out_pix_6_reg_125_reg[13]_0 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26 grp_xFGradientX3x3_16_4_s_fu_92
       (.D(D[11]),
        .\P0_fu_118_reg[15] (ap_ce_reg_reg_n_9),
        .\P0_fu_118_reg[15]_0 (ap_return_0_int_reg[15]),
        .\P0_fu_118_reg[15]_1 (\P1_fu_122_reg[14] ),
        .\P0_fu_118_reg[15]_2 (\P0_fu_118_reg[15] [15]),
        .\P1_fu_122_reg[15] (ap_return_1_int_reg[15]),
        .\P1_fu_122_reg[15]_0 (grp_xFGradientY3x3_16_4_s_fu_112_n_9),
        .\P1_fu_122_reg[15]_1 (\P1_fu_122_reg[15]_0 ),
        .\P1_fu_122_reg[15]_2 (\P1_fu_122_reg[15] [15]),
        .Q(Q[8]),
        .ap_ce_reg_reg(ap_ce_reg_reg_0[15]),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .\b0_val_read_reg_120_reg[0]_0 (grp_xFGradientX3x3_16_4_s_fu_92_n_11),
        .\b0_val_read_reg_120_reg[0]_1 (\b0_val_read_reg_120_reg[0] [12]),
        .\b2_val_read_reg_115_reg[0]_0 (grp_xFGradientX3x3_16_4_s_fu_92_n_9),
        .\b2_val_read_reg_115_reg[0]_1 (\b2_val_read_reg_115_reg[0] [8]),
        .\out_pix_6_reg_125_reg[0]_0 (\out_pix_2_reg_119_reg[0]_0 [8]),
        .\out_pix_6_reg_125_reg[0]_1 (\out_pix_2_reg_119_reg[0]_1 [8]));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27 grp_xFGradientY3x3_16_4_s_fu_102
       (.D(out_pix_fu_104_p2),
        .\P1_fu_122_reg[0] (ap_ce_reg_reg_n_9),
        .\P1_fu_122_reg[14] (\P1_fu_122_reg[14] ),
        .\P1_fu_122_reg[14]_0 (\P1_fu_122_reg[15] [14:0]),
        .Q(ap_return_1_int_reg[14:0]),
        .ap_ce_reg_reg(ap_ce_reg_reg_0[14:0]),
        .ap_ce_reg_reg_0(\out_pix_2_reg_119_reg[0] [14:0]),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .\ap_return_1_int_reg_reg[7] (b2_val_read_reg_109),
        .\b1_val_read_reg_114_reg[7]_0 (\b1_val_read_reg_114_reg[7] ),
        .\out_pix_2_reg_119_reg[10]_0 (Q[7:0]),
        .\out_pix_2_reg_119_reg[10]_1 (\out_pix_2_reg_119_reg[0]_1 [7:0]),
        .\out_pix_2_reg_119_reg[10]_2 (\out_pix_2_reg_119_reg[0]_0 [7:0]),
        .\out_pix_2_reg_119_reg[10]_3 (\out_pix_2_reg_119_reg[10] ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28 grp_xFGradientY3x3_16_4_s_fu_112
       (.D(grp_xFGradientY3x3_16_4_s_fu_112_n_11),
        .\GradientValuesY_reg_740_reg[15] (grp_xFGradientX3x3_16_4_s_fu_92_n_9),
        .\GradientValuesY_reg_740_reg[15]_0 (ap_ce_reg_reg_n_9),
        .Q(ap_return_1_int_reg[15]),
        .ap_clk(ap_clk),
        .\out_pix_2_reg_119_reg[0]_0 (grp_xFGradientY3x3_16_4_s_fu_112_n_9),
        .\out_pix_2_reg_119_reg[0]_1 (\out_pix_2_reg_119_reg[0] [15]),
        .\out_pix_2_reg_119_reg[0]_2 (Q[8]),
        .\out_pix_2_reg_119_reg[0]_3 (\out_pix_2_reg_119_reg[0]_1 [8]),
        .\out_pix_2_reg_119_reg[0]_4 (\out_pix_2_reg_119_reg[0]_0 [8]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s
   (ap_block_pp0_stage0_subdone_0,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
    CO,
    \cmp_i_i633_i_reg_614_reg[0]_0 ,
    \width_reg_68_reg[14] ,
    ap_done_cache,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_1,
    ap_done_cache_2,
    ap_loop_init_int,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
    ap_loop_exit_ready_pp0_iter5_reg,
    Q,
    \trunc_ln311_reg_594_reg[1]_0 ,
    \i_fu_76_reg[1] ,
    \i_fu_76_reg[0] ,
    \height_reg_73_reg[13] ,
    \trunc_ln311_reg_594_reg[0]_0 ,
    \trunc_ln311_reg_594_reg[0]_1 ,
    D,
    \GradientValuesY_reg_740_reg[15] ,
    \mOutPtr_reg[0] ,
    pop,
    pop__0,
    \ap_CS_fsm_reg[0]_0 ,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
    \ap_CS_fsm_reg[4]_0 ,
    push,
    push_0,
    \GradientValuesX_reg_735_reg[14] ,
    \GradientValuesX_reg_735_reg[14]_0 ,
    \GradientValuesX_reg_735_reg[14]_1 ,
    \GradientValuesX_reg_735_reg[14]_2 ,
    ap_rst_n_inv,
    ap_clk,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    \icmp_ln225_reg_682_reg[0] ,
    \ap_CS_fsm_reg[8]_0 ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
    \cmp_i_i633_i_reg_614_reg[0]_1 ,
    push_1,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    E,
    d1,
    ram_reg_2,
    ram_reg_2_0);
  output ap_block_pp0_stage0_subdone_0;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  output [0:0]CO;
  output \cmp_i_i633_i_reg_614_reg[0]_0 ;
  output [0:0]\width_reg_68_reg[14] ;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_done_cache_1;
  output ap_done_cache_2;
  output ap_loop_init_int;
  output ap_loop_exit_ready_pp0_iter1_reg;
  output grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  output grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  output ap_loop_exit_ready_pp0_iter5_reg;
  output [2:0]Q;
  output [0:0]\trunc_ln311_reg_594_reg[1]_0 ;
  output \i_fu_76_reg[1] ;
  output \i_fu_76_reg[0] ;
  output [0:0]\height_reg_73_reg[13] ;
  output \trunc_ln311_reg_594_reg[0]_0 ;
  output \trunc_ln311_reg_594_reg[0]_1 ;
  output [11:0]D;
  output [15:0]\GradientValuesY_reg_740_reg[15] ;
  output \mOutPtr_reg[0] ;
  output pop;
  output pop__0;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  output \ap_CS_fsm_reg[4]_0 ;
  output push;
  output push_0;
  output \GradientValuesX_reg_735_reg[14] ;
  output \GradientValuesX_reg_735_reg[14]_0 ;
  output \GradientValuesX_reg_735_reg[14]_1 ;
  output \GradientValuesX_reg_735_reg[14]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0;
  input grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  input grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input [15:0]\icmp_ln225_reg_682_reg[0] ;
  input \ap_CS_fsm_reg[8]_0 ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg;
  input [15:0]\cmp_i_i633_i_reg_614_reg[0]_1 ;
  input push_1;
  input \mOutPtr_reg[0]_0 ;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]E;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;

  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire [15:0]GradientValuesX_0_fu_86;
  wire \GradientValuesX_reg_735_reg[14] ;
  wire \GradientValuesX_reg_735_reg[14]_0 ;
  wire \GradientValuesX_reg_735_reg[14]_1 ;
  wire \GradientValuesX_reg_735_reg[14]_2 ;
  wire [15:0]GradientValuesY_0_fu_90;
  wire [15:0]\GradientValuesY_reg_740_reg[15] ;
  wire [2:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready;
  wire Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start;
  wire \ap_CS_fsm[0]_i_10_n_9 ;
  wire \ap_CS_fsm[0]_i_11_n_9 ;
  wire \ap_CS_fsm[0]_i_12_n_9 ;
  wire \ap_CS_fsm[0]_i_13_n_9 ;
  wire \ap_CS_fsm[0]_i_14_n_9 ;
  wire \ap_CS_fsm[0]_i_15_n_9 ;
  wire \ap_CS_fsm[0]_i_16_n_9 ;
  wire \ap_CS_fsm[0]_i_17_n_9 ;
  wire \ap_CS_fsm[0]_i_18_n_9 ;
  wire \ap_CS_fsm[0]_i_4_n_9 ;
  wire \ap_CS_fsm[0]_i_5_n_9 ;
  wire \ap_CS_fsm[0]_i_6_n_9 ;
  wire \ap_CS_fsm[0]_i_7_n_9 ;
  wire \ap_CS_fsm[0]_i_8_n_9 ;
  wire \ap_CS_fsm[0]_i_9_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:1]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_1;
  wire ap_done_cache_2;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]bottom_1_fu_301_p3;
  wire [1:0]bottom_fu_82;
  wire buf_1_U_n_9;
  wire [11:0]buf_1_address1;
  wire [23:0]buf_1_q0;
  wire buf_1_we1;
  wire [23:0]buf_2_q0;
  wire buf_U_n_10;
  wire buf_U_n_35;
  wire [11:0]buf_address1;
  wire buf_ce0;
  wire buf_ce1;
  wire buf_we1;
  wire cmp_i_i633_i_fu_372_p2;
  wire \cmp_i_i633_i_reg_614[0]_i_10_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_11_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_12_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_13_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_14_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_15_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_16_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_17_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_18_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_3_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_4_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_5_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_6_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_7_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_8_n_9 ;
  wire \cmp_i_i633_i_reg_614[0]_i_9_n_9 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_0 ;
  wire [15:0]\cmp_i_i633_i_reg_614_reg[0]_1 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_1_n_10 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_1_n_11 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_1_n_12 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_2_n_10 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_2_n_11 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_2_n_12 ;
  wire \cmp_i_i633_i_reg_614_reg[0]_i_2_n_9 ;
  wire [23:0]d1;
  wire grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_done;
  wire grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0;
  wire [10:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out;
  wire [15:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_14;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_73;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_85;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_86;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_87;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_88;
  wire [15:0]grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out;
  wire [15:0]grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_16;
  wire [0:0]\height_reg_73_reg[13] ;
  wire \i_fu_76_reg[0] ;
  wire \i_fu_76_reg[1] ;
  wire [15:0]\icmp_ln225_reg_682_reg[0] ;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire [4:3]k_fu_80;
  wire [7:0]lshr_ln434_fu_281_p2;
  wire [7:0]lshr_ln435_fu_375_p2;
  wire [7:0]lshr_ln436_fu_469_p2;
  wire [7:0]lshr_ln439_fu_563_p2;
  wire [7:0]lshr_ln441_fu_657_p2;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [1:0]mid_1_fu_332_p3;
  wire [1:0]mid_fu_78;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire pop__0;
  wire push;
  wire push_0;
  wire push_1;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \row_fu_70[0]_i_2_n_9 ;
  wire [12:0]row_fu_70_reg;
  wire \row_fu_70_reg[0]_i_1_n_10 ;
  wire \row_fu_70_reg[0]_i_1_n_11 ;
  wire \row_fu_70_reg[0]_i_1_n_12 ;
  wire \row_fu_70_reg[0]_i_1_n_13 ;
  wire \row_fu_70_reg[0]_i_1_n_14 ;
  wire \row_fu_70_reg[0]_i_1_n_15 ;
  wire \row_fu_70_reg[0]_i_1_n_16 ;
  wire \row_fu_70_reg[0]_i_1_n_9 ;
  wire \row_fu_70_reg[12]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_10 ;
  wire \row_fu_70_reg[4]_i_1_n_11 ;
  wire \row_fu_70_reg[4]_i_1_n_12 ;
  wire \row_fu_70_reg[4]_i_1_n_13 ;
  wire \row_fu_70_reg[4]_i_1_n_14 ;
  wire \row_fu_70_reg[4]_i_1_n_15 ;
  wire \row_fu_70_reg[4]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_9 ;
  wire \row_fu_70_reg[8]_i_1_n_10 ;
  wire \row_fu_70_reg[8]_i_1_n_11 ;
  wire \row_fu_70_reg[8]_i_1_n_12 ;
  wire \row_fu_70_reg[8]_i_1_n_13 ;
  wire \row_fu_70_reg[8]_i_1_n_14 ;
  wire \row_fu_70_reg[8]_i_1_n_15 ;
  wire \row_fu_70_reg[8]_i_1_n_16 ;
  wire \row_fu_70_reg[8]_i_1_n_9 ;
  wire [12:0]row_ind_1_fu_378_p2;
  wire [12:12]row_ind_fu_660_in;
  wire \row_ind_fu_66[12]_i_2_n_9 ;
  wire \row_ind_fu_66[12]_i_4_n_9 ;
  wire \row_ind_fu_66[12]_i_5_n_9 ;
  wire \row_ind_fu_66[1]_i_1_n_9 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_10 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_11 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_12 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_10 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_11 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_12 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_9 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_10 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_11 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_12 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_9 ;
  wire \row_ind_fu_66_reg_n_9_[0] ;
  wire \row_ind_fu_66_reg_n_9_[10] ;
  wire \row_ind_fu_66_reg_n_9_[11] ;
  wire \row_ind_fu_66_reg_n_9_[12] ;
  wire \row_ind_fu_66_reg_n_9_[1] ;
  wire \row_ind_fu_66_reg_n_9_[2] ;
  wire \row_ind_fu_66_reg_n_9_[3] ;
  wire \row_ind_fu_66_reg_n_9_[4] ;
  wire \row_ind_fu_66_reg_n_9_[5] ;
  wire \row_ind_fu_66_reg_n_9_[6] ;
  wire \row_ind_fu_66_reg_n_9_[7] ;
  wire \row_ind_fu_66_reg_n_9_[8] ;
  wire \row_ind_fu_66_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_fu_464_p5;
  wire [23:0]src_buf2_2_fu_475_p5;
  wire [23:0]src_buf3_2_fu_486_p5;
  wire [1:0]tp_1_fu_363_p3;
  wire \tp_1_reg_609[1]_i_2_n_9 ;
  wire \tp_1_reg_609[1]_i_3_n_9 ;
  wire \tp_1_reg_609[1]_i_4_n_9 ;
  wire [1:0]tp_fu_74;
  wire [0:0]trunc_ln311_reg_594;
  wire \trunc_ln311_reg_594_reg[0]_0 ;
  wire \trunc_ln311_reg_594_reg[0]_1 ;
  wire [0:0]\trunc_ln311_reg_594_reg[1]_0 ;
  wire [0:0]\width_reg_68_reg[14] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i633_i_reg_614_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i633_i_reg_614_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED ;

  FDRE \GradientValuesX_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[0]),
        .Q(GradientValuesX_0_fu_86[0]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[10]),
        .Q(GradientValuesX_0_fu_86[10]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[11]),
        .Q(GradientValuesX_0_fu_86[11]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[12]),
        .Q(GradientValuesX_0_fu_86[12]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[13]),
        .Q(GradientValuesX_0_fu_86[13]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[14]),
        .Q(GradientValuesX_0_fu_86[14]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[15]),
        .Q(GradientValuesX_0_fu_86[15]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[1]),
        .Q(GradientValuesX_0_fu_86[1]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[2]),
        .Q(GradientValuesX_0_fu_86[2]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[3]),
        .Q(GradientValuesX_0_fu_86[3]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[4]),
        .Q(GradientValuesX_0_fu_86[4]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[5]),
        .Q(GradientValuesX_0_fu_86[5]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[6]),
        .Q(GradientValuesX_0_fu_86[6]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[7]),
        .Q(GradientValuesX_0_fu_86[7]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[8]),
        .Q(GradientValuesX_0_fu_86[8]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[9]),
        .Q(GradientValuesX_0_fu_86[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesY_0_fu_90[15]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .O(ap_NS_fsm12_out));
  FDRE \GradientValuesY_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[0]),
        .Q(GradientValuesY_0_fu_90[0]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[10]),
        .Q(GradientValuesY_0_fu_90[10]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[11]),
        .Q(GradientValuesY_0_fu_90[11]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[12]),
        .Q(GradientValuesY_0_fu_90[12]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[13]),
        .Q(GradientValuesY_0_fu_90[13]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[14]),
        .Q(GradientValuesY_0_fu_90[14]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[15]),
        .Q(GradientValuesY_0_fu_90[15]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[1]),
        .Q(GradientValuesY_0_fu_90[1]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[2]),
        .Q(GradientValuesY_0_fu_90[2]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[3]),
        .Q(GradientValuesY_0_fu_90[3]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[4]),
        .Q(GradientValuesY_0_fu_90[4]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[5]),
        .Q(GradientValuesY_0_fu_90[5]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[6]),
        .Q(GradientValuesY_0_fu_90[6]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[7]),
        .Q(GradientValuesY_0_fu_90[7]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[8]),
        .Q(GradientValuesY_0_fu_90[8]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[9]),
        .Q(GradientValuesY_0_fu_90[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(\height_reg_73_reg[13] ),
        .I2(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_done));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_10 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [9]),
        .O(\ap_CS_fsm[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_11 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [7]),
        .O(\ap_CS_fsm[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_12 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [5]),
        .O(\ap_CS_fsm[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_13 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [3]),
        .O(\ap_CS_fsm[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_14 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [1]),
        .O(\ap_CS_fsm[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_15 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [7]),
        .O(\ap_CS_fsm[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_16 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [5]),
        .O(\ap_CS_fsm[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_17 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [3]),
        .O(\ap_CS_fsm[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_18 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [1]),
        .O(\ap_CS_fsm[0]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h2EEEEEEE)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I3(in_mat_rows_c_empty_n),
        .I4(in_mat_cols_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [13]),
        .I1(row_fu_70_reg[12]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [12]),
        .O(\ap_CS_fsm[0]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [11]),
        .O(\ap_CS_fsm[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [9]),
        .O(\ap_CS_fsm[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [15]),
        .O(\ap_CS_fsm[0]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [13]),
        .O(\ap_CS_fsm[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_9 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [11]),
        .O(\ap_CS_fsm[0]_i_9_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I3(in_mat_rows_c_empty_n),
        .I4(in_mat_cols_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .I2(\height_reg_73_reg[13] ),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[3] ),
        .I1(ap_CS_fsm_state9),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_done),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(\ap_CS_fsm_reg[0]_i_3_n_9 ),
        .CO({\height_reg_73_reg[13] ,\ap_CS_fsm_reg[0]_i_2_n_10 ,\ap_CS_fsm_reg[0]_i_2_n_11 ,\ap_CS_fsm_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[0]_i_4_n_9 ,\ap_CS_fsm[0]_i_5_n_9 ,\ap_CS_fsm[0]_i_6_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_7_n_9 ,\ap_CS_fsm[0]_i_8_n_9 ,\ap_CS_fsm[0]_i_9_n_9 ,\ap_CS_fsm[0]_i_10_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[0]_i_3_n_9 ,\ap_CS_fsm_reg[0]_i_3_n_10 ,\ap_CS_fsm_reg[0]_i_3_n_11 ,\ap_CS_fsm_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_11_n_9 ,\ap_CS_fsm[0]_i_12_n_9 ,\ap_CS_fsm[0]_i_13_n_9 ,\ap_CS_fsm[0]_i_14_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_15_n_9 ,\ap_CS_fsm[0]_i_16_n_9 ,\ap_CS_fsm[0]_i_17_n_9 ,\ap_CS_fsm[0]_i_18_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[0]_i_1 
       (.I0(bottom_fu_82[0]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(bottom_1_fu_301_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[1]_i_1 
       (.I0(bottom_fu_82[1]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(bottom_1_fu_301_p3[1]));
  FDRE \bottom_1_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(bottom_1_fu_301_p3[0]),
        .Q(bottom_fu_82[0]),
        .R(1'b0));
  FDRE \bottom_1_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(bottom_1_fu_301_p3[1]),
        .Q(bottom_fu_82[1]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb buf_1_U
       (.Q(bottom_fu_82),
        .address1(buf_1_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_1_U_n_9),
        .buf_1_we1(buf_1_we1),
        .ce0(buf_ce0),
        .q0(buf_1_q0),
        .ram_reg_2_0({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .ram_reg_2_1(\cmp_i_i633_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(ap_CS_fsm_state6),
        .ram_reg_2_3(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .ram_reg_2_4(ram_reg_2),
        .\trunc_ln311_reg_594_reg[0] (\trunc_ln311_reg_594_reg[0]_1 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21 buf_2_U
       (.ADDRARDADDR(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .WEA(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ap_clk(ap_clk),
        .ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .q0(buf_2_q0),
        .ram_reg_2_0(ram_reg_2_0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22 buf_U
       (.D(src_buf3_2_fu_486_p5),
        .Q({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .WEA(buf_ce1),
        .address1(buf_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_U_n_35),
        .ce0(buf_ce0),
        .d1(d1),
        .\mid_1_reg_604_reg[0] (src_buf2_2_fu_475_p5),
        .q0(buf_1_q0),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i633_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\src_buf1_2_reg_705_reg[23] (tp_fu_74),
        .\src_buf2_2_reg_711_reg[23] (mid_fu_78),
        .\src_buf3_2_reg_717_reg[0] (bottom_fu_82),
        .\src_buf3_2_reg_717_reg[23] (buf_2_q0),
        .\tp_1_reg_609_reg[0] (src_buf1_2_fu_464_p5),
        .\trunc_ln311_reg_594_reg[0] (\trunc_ln311_reg_594_reg[0]_0 ),
        .\trunc_ln311_reg_594_reg[1] (buf_U_n_10),
        .we1(buf_we1));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i633_i_reg_614[0]_i_10 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [9]),
        .O(\cmp_i_i633_i_reg_614[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i633_i_reg_614[0]_i_11 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [6]),
        .I1(row_fu_70_reg[6]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [7]),
        .I3(row_fu_70_reg[7]),
        .O(\cmp_i_i633_i_reg_614[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i633_i_reg_614[0]_i_12 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [4]),
        .I1(row_fu_70_reg[4]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [5]),
        .I3(row_fu_70_reg[5]),
        .O(\cmp_i_i633_i_reg_614[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i633_i_reg_614[0]_i_13 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [2]),
        .I1(row_fu_70_reg[2]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [3]),
        .I3(row_fu_70_reg[3]),
        .O(\cmp_i_i633_i_reg_614[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i633_i_reg_614[0]_i_14 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [0]),
        .I1(row_fu_70_reg[0]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [1]),
        .I3(row_fu_70_reg[1]),
        .O(\cmp_i_i633_i_reg_614[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i633_i_reg_614[0]_i_15 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [7]),
        .O(\cmp_i_i633_i_reg_614[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i633_i_reg_614[0]_i_16 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [5]),
        .O(\cmp_i_i633_i_reg_614[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i633_i_reg_614[0]_i_17 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [3]),
        .O(\cmp_i_i633_i_reg_614[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i633_i_reg_614[0]_i_18 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [1]),
        .O(\cmp_i_i633_i_reg_614[0]_i_18_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i_i633_i_reg_614[0]_i_3 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [15]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [14]),
        .O(\cmp_i_i633_i_reg_614[0]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \cmp_i_i633_i_reg_614[0]_i_4 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [13]),
        .O(\cmp_i_i633_i_reg_614[0]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i633_i_reg_614[0]_i_5 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [10]),
        .I1(row_fu_70_reg[10]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [11]),
        .I3(row_fu_70_reg[11]),
        .O(\cmp_i_i633_i_reg_614[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i633_i_reg_614[0]_i_6 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [8]),
        .I1(row_fu_70_reg[8]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [9]),
        .I3(row_fu_70_reg[9]),
        .O(\cmp_i_i633_i_reg_614[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i_i633_i_reg_614[0]_i_7 
       (.I0(\cmp_i_i633_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [15]),
        .O(\cmp_i_i633_i_reg_614[0]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp_i_i633_i_reg_614[0]_i_8 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i633_i_reg_614_reg[0]_1 [13]),
        .O(\cmp_i_i633_i_reg_614[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i633_i_reg_614[0]_i_9 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i633_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i633_i_reg_614_reg[0]_1 [11]),
        .O(\cmp_i_i633_i_reg_614[0]_i_9_n_9 ));
  FDRE \cmp_i_i633_i_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(cmp_i_i633_i_fu_372_p2),
        .Q(\cmp_i_i633_i_reg_614_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i633_i_reg_614_reg[0]_i_1 
       (.CI(\cmp_i_i633_i_reg_614_reg[0]_i_2_n_9 ),
        .CO({cmp_i_i633_i_fu_372_p2,\cmp_i_i633_i_reg_614_reg[0]_i_1_n_10 ,\cmp_i_i633_i_reg_614_reg[0]_i_1_n_11 ,\cmp_i_i633_i_reg_614_reg[0]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i633_i_reg_614[0]_i_3_n_9 ,\cmp_i_i633_i_reg_614[0]_i_4_n_9 ,\cmp_i_i633_i_reg_614[0]_i_5_n_9 ,\cmp_i_i633_i_reg_614[0]_i_6_n_9 }),
        .O(\NLW_cmp_i_i633_i_reg_614_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i633_i_reg_614[0]_i_7_n_9 ,\cmp_i_i633_i_reg_614[0]_i_8_n_9 ,\cmp_i_i633_i_reg_614[0]_i_9_n_9 ,\cmp_i_i633_i_reg_614[0]_i_10_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i633_i_reg_614_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cmp_i_i633_i_reg_614_reg[0]_i_2_n_9 ,\cmp_i_i633_i_reg_614_reg[0]_i_2_n_10 ,\cmp_i_i633_i_reg_614_reg[0]_i_2_n_11 ,\cmp_i_i633_i_reg_614_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i633_i_reg_614[0]_i_11_n_9 ,\cmp_i_i633_i_reg_614[0]_i_12_n_9 ,\cmp_i_i633_i_reg_614[0]_i_13_n_9 ,\cmp_i_i633_i_reg_614[0]_i_14_n_9 }),
        .O(\NLW_cmp_i_i633_i_reg_614_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i633_i_reg_614[0]_i_15_n_9 ,\cmp_i_i633_i_reg_614[0]_i_16_n_9 ,\cmp_i_i633_i_reg_614[0]_i_17_n_9 ,\cmp_i_i633_i_reg_614[0]_i_18_n_9 }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg_i_1
       (.I0(E),
        .I1(Q[1]),
        .I2(\height_reg_73_reg[13] ),
        .I3(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168
       (.ADDRARDADDR(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .CO(\width_reg_68_reg[14] ),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,Q[0]}),
        .address1(buf_address1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln354_fu_114_p2_carry__0_0(\icmp_ln225_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .ram_reg_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_14),
        .we1(buf_we1),
        .\zext_ln360_reg_146_reg[11]_0 (buf_1_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .R(ap_rst_n_inv));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177
       (.CO(CO),
        .D(ap_NS_fsm[6:5]),
        .E(ap_block_pp0_stage0_subdone_0),
        .\GradientValuesX_fu_72_reg[15] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .\GradientValuesX_fu_72_reg[15]_0 (ap_loop_init_int),
        .\GradientValuesX_reg_735_reg[14]_0 (\GradientValuesX_reg_735_reg[14] ),
        .\GradientValuesX_reg_735_reg[14]_1 (\GradientValuesX_reg_735_reg[14]_0 ),
        .\GradientValuesX_reg_735_reg[14]_2 (\GradientValuesX_reg_735_reg[14]_1 ),
        .\GradientValuesX_reg_735_reg[14]_3 (\GradientValuesX_reg_735_reg[14]_2 ),
        .\GradientValuesX_reg_735_reg[15]_0 (D),
        .\GradientValuesY_reg_740_reg[15]_0 (\GradientValuesY_reg_740_reg[15] ),
        .\P0_fu_118_reg[10]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\P0_fu_118_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_73),
        .\P0_fu_118_reg[12]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_85),
        .\P0_fu_118_reg[13]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_86),
        .\P0_fu_118_reg[14]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_87),
        .\P0_fu_118_reg[15]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_88),
        .\P0_fu_118_reg[15]_1 (GradientValuesX_0_fu_86),
        .\P1_fu_122_reg[15]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .\P1_fu_122_reg[15]_1 (GradientValuesY_0_fu_90),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0][15] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out),
        .\SRL_SIG_reg[0][15]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] [1]),
        .WEA(buf_ce1),
        .\ap_CS_fsm_reg[5] (\row_ind_fu_66[12]_i_2_n_9 ),
        .ap_ce_reg_reg(\cmp_i_i633_i_reg_614_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_1(ap_done_cache_1),
        .ap_done_cache_reg(ap_done_cache_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .ap_enable_reg_pp0_iter2_reg_0(buf_ce0),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0_0(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bottom_1_reg_599_reg[1] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .buf_1_we1(buf_1_we1),
        .ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .\col_1_reg_674_pp0_iter1_reg_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\col_1_reg_674_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .empty_n_reg(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_14),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .\icmp_ln225_reg_682_reg[0]_0 (\icmp_ln225_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .k_fu_80(k_fu_80),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .push_1(push_1),
        .ram_reg_0(buf_1_U_n_9),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_2_0(bottom_fu_82[1]),
        .ram_reg_2_1({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .ram_reg_2_2(buf_U_n_10),
        .ram_reg_2_3(buf_U_n_35),
        .\src_buf1_2_reg_705_reg[23]_0 (src_buf1_2_fu_464_p5),
        .\src_buf1_3_reg_723_reg[15]_0 (lshr_ln439_fu_563_p2),
        .\src_buf1_fu_106_reg[23]_0 (lshr_ln434_fu_281_p2),
        .\src_buf2_2_reg_711_reg[23]_0 (src_buf2_2_fu_475_p5),
        .\src_buf2_fu_110_reg[23]_0 (lshr_ln435_fu_375_p2),
        .\src_buf3_1_fu_114_reg[23]_0 (lshr_ln436_fu_469_p2),
        .\src_buf3_2_reg_717_reg[23]_0 (src_buf3_2_fu_486_p5),
        .\src_buf3_3_reg_729_reg[15]_0 (lshr_ln441_fu_657_p2),
        .\trunc_ln438_reg_767_reg[0] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_16));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .R(ap_rst_n_inv));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205
       (.D(ap_NS_fsm[8:7]),
        .\GradientValuesX_fu_72_reg[10]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\GradientValuesX_fu_72_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_73),
        .\GradientValuesX_fu_72_reg[12]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_85),
        .\GradientValuesX_fu_72_reg[13]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_86),
        .\GradientValuesX_fu_72_reg[14]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_87),
        .\GradientValuesX_fu_72_reg[15]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out),
        .\GradientValuesX_fu_72_reg[15]_1 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_88),
        .\GradientValuesY_fu_68_reg[0]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .\GradientValuesY_fu_68_reg[15]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out),
        .\GradientValuesY_fu_68_reg[15]_1 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,Q[2]}),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_2(ap_done_cache_2),
        .ap_done_cache_reg(ap_done_cache_reg_1),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_loop_init_int_reg_0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_16),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i_fu_76_reg[0]_0 (\i_fu_76_reg[0] ),
        .\i_fu_76_reg[1]_0 (\i_fu_76_reg[1] ),
        .k_fu_80(k_fu_80),
        .\trunc_ln433_reg_756_reg[7]_0 (lshr_ln436_fu_469_p2),
        .\trunc_ln435_reg_745_reg[7]_0 (lshr_ln434_fu_281_p2),
        .\trunc_ln436_reg_751_reg[7]_0 (lshr_ln435_fu_375_p2),
        .\trunc_ln438_reg_767_reg[7]_0 (lshr_ln441_fu_657_p2),
        .\trunc_ln441_reg_762_reg[7]_0 (lshr_ln439_fu_563_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000888880008000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(Q[1]),
        .I3(\height_reg_73_reg[13] ),
        .I4(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(pop__0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \mid_1_reg_604[0]_i_1 
       (.I0(mid_fu_78[0]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \mid_1_reg_604[1]_i_1 
       (.I0(mid_fu_78[1]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\tp_1_reg_609[1]_i_2_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[1]));
  FDRE \mid_1_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(mid_1_fu_332_p3[0]),
        .Q(mid_fu_78[0]),
        .R(1'b0));
  FDRE \mid_1_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(mid_1_fu_332_p3[1]),
        .Q(mid_fu_78[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_70[0]_i_2 
       (.I0(row_fu_70_reg[0]),
        .O(\row_fu_70[0]_i_2_n_9 ));
  FDSE \row_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_16 ),
        .Q(row_fu_70_reg[0]),
        .S(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\row_fu_70_reg[0]_i_1_n_9 ,\row_fu_70_reg[0]_i_1_n_10 ,\row_fu_70_reg[0]_i_1_n_11 ,\row_fu_70_reg[0]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_70_reg[0]_i_1_n_13 ,\row_fu_70_reg[0]_i_1_n_14 ,\row_fu_70_reg[0]_i_1_n_15 ,\row_fu_70_reg[0]_i_1_n_16 }),
        .S({row_fu_70_reg[3:1],\row_fu_70[0]_i_2_n_9 }));
  FDRE \row_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_14 ),
        .Q(row_fu_70_reg[10]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_13 ),
        .Q(row_fu_70_reg[11]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[12]_i_1_n_16 ),
        .Q(row_fu_70_reg[12]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[12]_i_1 
       (.CI(\row_fu_70_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_70_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_70_reg[12]}));
  FDRE \row_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_15 ),
        .Q(row_fu_70_reg[1]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_14 ),
        .Q(row_fu_70_reg[2]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_13 ),
        .Q(row_fu_70_reg[3]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_16 ),
        .Q(row_fu_70_reg[4]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[4]_i_1 
       (.CI(\row_fu_70_reg[0]_i_1_n_9 ),
        .CO({\row_fu_70_reg[4]_i_1_n_9 ,\row_fu_70_reg[4]_i_1_n_10 ,\row_fu_70_reg[4]_i_1_n_11 ,\row_fu_70_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[4]_i_1_n_13 ,\row_fu_70_reg[4]_i_1_n_14 ,\row_fu_70_reg[4]_i_1_n_15 ,\row_fu_70_reg[4]_i_1_n_16 }),
        .S(row_fu_70_reg[7:4]));
  FDRE \row_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_15 ),
        .Q(row_fu_70_reg[5]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_14 ),
        .Q(row_fu_70_reg[6]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_13 ),
        .Q(row_fu_70_reg[7]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_16 ),
        .Q(row_fu_70_reg[8]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[8]_i_1 
       (.CI(\row_fu_70_reg[4]_i_1_n_9 ),
        .CO({\row_fu_70_reg[8]_i_1_n_9 ,\row_fu_70_reg[8]_i_1_n_10 ,\row_fu_70_reg[8]_i_1_n_11 ,\row_fu_70_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[8]_i_1_n_13 ,\row_fu_70_reg[8]_i_1_n_14 ,\row_fu_70_reg[8]_i_1_n_15 ,\row_fu_70_reg[8]_i_1_n_16 }),
        .S(row_fu_70_reg[11:8]));
  FDRE \row_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_15 ),
        .Q(row_fu_70_reg[9]),
        .R(ap_NS_fsm[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_fu_66[0]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[0] ),
        .O(row_ind_1_fu_378_p2[0]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \row_ind_fu_66[12]_i_1 
       (.I0(grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(\row_ind_fu_66[12]_i_4_n_9 ),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(\row_ind_fu_66[12]_i_2_n_9 ),
        .I5(\row_ind_fu_66[12]_i_5_n_9 ),
        .O(row_ind_fu_660_in));
  LUT2 #(
    .INIT(4'h2)) 
    \row_ind_fu_66[12]_i_2 
       (.I0(Q[1]),
        .I1(\height_reg_73_reg[13] ),
        .O(\row_ind_fu_66[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_4 
       (.I0(row_ind_1_fu_378_p2[4]),
        .I1(row_ind_1_fu_378_p2[5]),
        .I2(row_ind_1_fu_378_p2[2]),
        .I3(row_ind_1_fu_378_p2[3]),
        .I4(row_ind_1_fu_378_p2[7]),
        .I5(row_ind_1_fu_378_p2[6]),
        .O(\row_ind_fu_66[12]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_5 
       (.I0(row_ind_1_fu_378_p2[10]),
        .I1(row_ind_1_fu_378_p2[11]),
        .I2(row_ind_1_fu_378_p2[8]),
        .I3(row_ind_1_fu_378_p2[9]),
        .I4(\row_ind_fu_66_reg_n_9_[0] ),
        .I5(row_ind_1_fu_378_p2[12]),
        .O(\row_ind_fu_66[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3A0AFA0A)) 
    \row_ind_fu_66[1]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[1] ),
        .I1(\row_ind_fu_66[12]_i_5_n_9 ),
        .I2(\row_ind_fu_66[12]_i_2_n_9 ),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(\row_ind_fu_66[12]_i_4_n_9 ),
        .I5(ap_NS_fsm[1]),
        .O(\row_ind_fu_66[1]_i_1_n_9 ));
  FDRE \row_ind_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[0]),
        .Q(\row_ind_fu_66_reg_n_9_[0] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[10]),
        .Q(\row_ind_fu_66_reg_n_9_[10] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[11]),
        .Q(\row_ind_fu_66_reg_n_9_[11] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[12]),
        .Q(\row_ind_fu_66_reg_n_9_[12] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[12]_i_3 
       (.CI(\row_ind_fu_66_reg[8]_i_1_n_9 ),
        .CO({\NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED [3],\row_ind_fu_66_reg[12]_i_3_n_10 ,\row_ind_fu_66_reg[12]_i_3_n_11 ,\row_ind_fu_66_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[12:9]),
        .S({\row_ind_fu_66_reg_n_9_[12] ,\row_ind_fu_66_reg_n_9_[11] ,\row_ind_fu_66_reg_n_9_[10] ,\row_ind_fu_66_reg_n_9_[9] }));
  FDRE \row_ind_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_66[1]_i_1_n_9 ),
        .Q(\row_ind_fu_66_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[2]),
        .Q(\row_ind_fu_66_reg_n_9_[2] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[3]),
        .Q(\row_ind_fu_66_reg_n_9_[3] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[4]),
        .Q(\row_ind_fu_66_reg_n_9_[4] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_ind_fu_66_reg[4]_i_1_n_9 ,\row_ind_fu_66_reg[4]_i_1_n_10 ,\row_ind_fu_66_reg[4]_i_1_n_11 ,\row_ind_fu_66_reg[4]_i_1_n_12 }),
        .CYINIT(\row_ind_fu_66_reg_n_9_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[4:1]),
        .S({\row_ind_fu_66_reg_n_9_[4] ,\row_ind_fu_66_reg_n_9_[3] ,\row_ind_fu_66_reg_n_9_[2] ,\row_ind_fu_66_reg_n_9_[1] }));
  FDRE \row_ind_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[5]),
        .Q(\row_ind_fu_66_reg_n_9_[5] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[6]),
        .Q(\row_ind_fu_66_reg_n_9_[6] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[7]),
        .Q(\row_ind_fu_66_reg_n_9_[7] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[8]),
        .Q(\row_ind_fu_66_reg_n_9_[8] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[8]_i_1 
       (.CI(\row_ind_fu_66_reg[4]_i_1_n_9 ),
        .CO({\row_ind_fu_66_reg[8]_i_1_n_9 ,\row_ind_fu_66_reg[8]_i_1_n_10 ,\row_ind_fu_66_reg[8]_i_1_n_11 ,\row_ind_fu_66_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[8:5]),
        .S({\row_ind_fu_66_reg_n_9_[8] ,\row_ind_fu_66_reg_n_9_[7] ,\row_ind_fu_66_reg_n_9_[6] ,\row_ind_fu_66_reg_n_9_[5] }));
  FDRE \row_ind_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[9]),
        .Q(\row_ind_fu_66_reg_n_9_[9] ),
        .R(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \tp_1_reg_609[0]_i_1 
       (.I0(tp_fu_74[0]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\tp_1_reg_609[1]_i_2_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(tp_1_fu_363_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \tp_1_reg_609[1]_i_1 
       (.I0(tp_fu_74[1]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(tp_1_fu_363_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tp_1_reg_609[1]_i_2 
       (.I0(\row_ind_fu_66_reg_n_9_[12] ),
        .I1(\row_ind_fu_66_reg_n_9_[11] ),
        .I2(\row_ind_fu_66_reg_n_9_[2] ),
        .I3(\tp_1_reg_609[1]_i_3_n_9 ),
        .I4(\tp_1_reg_609[1]_i_4_n_9 ),
        .O(\tp_1_reg_609[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_1_reg_609[1]_i_3 
       (.I0(\row_ind_fu_66_reg_n_9_[8] ),
        .I1(\row_ind_fu_66_reg_n_9_[7] ),
        .I2(\row_ind_fu_66_reg_n_9_[10] ),
        .I3(\row_ind_fu_66_reg_n_9_[9] ),
        .O(\tp_1_reg_609[1]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_1_reg_609[1]_i_4 
       (.I0(\row_ind_fu_66_reg_n_9_[4] ),
        .I1(\row_ind_fu_66_reg_n_9_[3] ),
        .I2(\row_ind_fu_66_reg_n_9_[6] ),
        .I3(\row_ind_fu_66_reg_n_9_[5] ),
        .O(\tp_1_reg_609[1]_i_4_n_9 ));
  FDRE \tp_1_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(tp_1_fu_363_p3[0]),
        .Q(tp_fu_74[0]),
        .R(1'b0));
  FDRE \tp_1_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(tp_1_fu_363_p3[1]),
        .Q(tp_fu_74[1]),
        .R(1'b0));
  FDRE \trunc_ln311_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[0] ),
        .Q(trunc_ln311_reg_594),
        .R(1'b0));
  FDRE \trunc_ln311_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[1] ),
        .Q(\trunc_ln311_reg_594_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb
   (\bottom_1_reg_599_reg[0] ,
    \trunc_ln311_reg_594_reg[0] ,
    q0,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ap_clk,
    buf_1_we1,
    ce0,
    address1,
    ram_reg_2_3,
    ram_reg_2_4);
  output \bottom_1_reg_599_reg[0] ;
  output \trunc_ln311_reg_594_reg[0] ;
  output [23:0]q0;
  input [1:0]Q;
  input [1:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [0:0]ram_reg_2_2;
  input ap_clk;
  input buf_1_we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_3;
  input [23:0]ram_reg_2_4;

  wire [1:0]Q;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire buf_1_we1;
  wire ce0;
  wire [23:0]q0;
  wire [1:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [0:0]ram_reg_2_2;
  wire [11:0]ram_reg_2_3;
  wire [23:0]ram_reg_2_4;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_3,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_4[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_4[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h08FF)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_2_0[0]),
        .I1(ram_reg_2_1),
        .I2(ram_reg_2_0[1]),
        .I3(ram_reg_2_2),
        .O(\trunc_ln311_reg_594_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_26__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_3,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_4[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_4[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_3,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_4[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21
   (q0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    Q,
    ram_reg_2_0);
  output [23:0]q0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [11:0]ADDRARDADDR;
  input [11:0]Q;
  input [23:0]ram_reg_2_0;

  wire [11:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22
   (\trunc_ln311_reg_594_reg[0] ,
    \trunc_ln311_reg_594_reg[1] ,
    D,
    \bottom_1_reg_599_reg[0] ,
    \tp_1_reg_609_reg[0] ,
    \mid_1_reg_604_reg[0] ,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    \src_buf3_2_reg_717_reg[0] ,
    q0,
    \src_buf3_2_reg_717_reg[23] ,
    \src_buf1_2_reg_705_reg[23] ,
    \src_buf2_2_reg_711_reg[23] ,
    ap_clk,
    we1,
    ce0,
    address1,
    ram_reg_2_2,
    d1,
    WEA);
  output \trunc_ln311_reg_594_reg[0] ;
  output \trunc_ln311_reg_594_reg[1] ;
  output [23:0]D;
  output \bottom_1_reg_599_reg[0] ;
  output [23:0]\tp_1_reg_609_reg[0] ;
  output [23:0]\mid_1_reg_604_reg[0] ;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]\src_buf3_2_reg_717_reg[0] ;
  input [23:0]q0;
  input [23:0]\src_buf3_2_reg_717_reg[23] ;
  input [1:0]\src_buf1_2_reg_705_reg[23] ;
  input [1:0]\src_buf2_2_reg_711_reg[23] ;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]d1;
  input [0:0]WEA;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire [23:0]buf_q0;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]\mid_1_reg_604_reg[0] ;
  wire [23:0]q0;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [1:0]\src_buf1_2_reg_705_reg[23] ;
  wire [1:0]\src_buf2_2_reg_711_reg[23] ;
  wire [1:0]\src_buf3_2_reg_717_reg[0] ;
  wire [23:0]\src_buf3_2_reg_717_reg[23] ;
  wire [23:0]\tp_1_reg_609_reg[0] ;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire \trunc_ln311_reg_594_reg[1] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],buf_q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],buf_q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_i_27
       (.I0(Q[0]),
        .I1(ram_reg_2_0),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .O(\trunc_ln311_reg_594_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_i_29
       (.I0(Q[1]),
        .I1(ram_reg_2_0),
        .I2(Q[0]),
        .O(\trunc_ln311_reg_594_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_31
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(\src_buf3_2_reg_717_reg[0] [1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],buf_q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],buf_q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],buf_q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[0]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[23] [0]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[10]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[23] [10]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[11]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[23] [11]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[12]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[23] [12]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[13]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[23] [13]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[14]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[23] [14]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[15]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[23] [15]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[16]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[23] [16]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[17]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[23] [17]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[18]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[23] [18]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[19]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[23] [19]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[1]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[23] [1]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[20]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[23] [20]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[21]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[23] [21]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[22]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[23] [22]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[23]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[23] [23]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[2]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[23] [2]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[3]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[23] [3]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[4]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[23] [4]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[5]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[23] [5]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[6]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[23] [6]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[7]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[23] [7]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[8]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[23] [8]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_2_reg_705[9]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[23] [9]),
        .I4(\src_buf1_2_reg_705_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[0]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[23] [0]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[10]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[23] [10]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[11]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[23] [11]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[12]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[23] [12]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[13]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[23] [13]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[14]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[23] [14]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[15]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[23] [15]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[16]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[23] [16]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[17]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[23] [17]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[18]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[23] [18]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[19]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[23] [19]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[1]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[23] [1]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[20]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[23] [20]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[21]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[23] [21]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[22]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[23] [22]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[23]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[23] [23]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[2]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[23] [2]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[3]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[23] [3]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[4]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[23] [4]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[5]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[23] [5]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[6]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[23] [6]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[7]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[23] [7]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[8]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[23] [8]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[9]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[23] [9]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[0]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[10]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[11]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[12]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[13]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[14]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[15]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[16]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[17]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[18]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[19]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[1]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[20]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[21]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[22]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[23]_i_2 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[2]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[3]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[4]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[5]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[6]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[7]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[8]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[9]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
   (CO,
    ap_done_cache,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    we1,
    address1,
    \zext_ln360_reg_146_reg[11]_0 ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter1_reg_1,
    Q,
    ram_reg_2,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    icmp_ln354_fu_114_p2_carry__0_0);
  output [0:0]CO;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we1;
  output [11:0]address1;
  output [11:0]\zext_ln360_reg_146_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [2:0]Q;
  input ram_reg_2;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [15:0]icmp_ln354_fu_114_p2_carry__0_0;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]col_4_fu_120_p2;
  wire col_fu_50;
  wire \col_fu_50_reg_n_9_[0] ;
  wire \col_fu_50_reg_n_9_[10] ;
  wire \col_fu_50_reg_n_9_[11] ;
  wire \col_fu_50_reg_n_9_[12] ;
  wire \col_fu_50_reg_n_9_[1] ;
  wire \col_fu_50_reg_n_9_[2] ;
  wire \col_fu_50_reg_n_9_[3] ;
  wire \col_fu_50_reg_n_9_[4] ;
  wire \col_fu_50_reg_n_9_[5] ;
  wire \col_fu_50_reg_n_9_[6] ;
  wire \col_fu_50_reg_n_9_[7] ;
  wire \col_fu_50_reg_n_9_[8] ;
  wire \col_fu_50_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;
  wire [15:0]icmp_ln354_fu_114_p2_carry__0_0;
  wire icmp_ln354_fu_114_p2_carry__0_n_10;
  wire icmp_ln354_fu_114_p2_carry__0_n_11;
  wire icmp_ln354_fu_114_p2_carry__0_n_12;
  wire icmp_ln354_fu_114_p2_carry_n_10;
  wire icmp_ln354_fu_114_p2_carry_n_11;
  wire icmp_ln354_fu_114_p2_carry_n_12;
  wire icmp_ln354_fu_114_p2_carry_n_9;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_0_i_26_n_9;
  wire ram_reg_2;
  wire we1;
  wire [11:0]\zext_ln360_reg_146_reg[11]_0 ;
  wire [3:0]NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[0]),
        .Q(\col_fu_50_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[10]),
        .Q(\col_fu_50_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[11]),
        .Q(\col_fu_50_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[12]),
        .Q(\col_fu_50_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[1]),
        .Q(\col_fu_50_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[2]),
        .Q(\col_fu_50_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[3]),
        .Q(\col_fu_50_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[4]),
        .Q(\col_fu_50_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[5]),
        .Q(\col_fu_50_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[6]),
        .Q(\col_fu_50_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[7]),
        .Q(\col_fu_50_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[8]),
        .Q(\col_fu_50_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[9]),
        .Q(\col_fu_50_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .E(col_fu_50),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .address1(address1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_50_reg[0] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\col_fu_50_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_50_reg[12] (col_4_fu_120_p2),
        .\col_fu_50_reg[12]_0 ({\col_fu_50_reg_n_9_[12] ,\col_fu_50_reg_n_9_[11] ,\col_fu_50_reg_n_9_[10] ,\col_fu_50_reg_n_9_[9] ,\col_fu_50_reg_n_9_[8] ,\col_fu_50_reg_n_9_[7] ,\col_fu_50_reg_n_9_[6] ,\col_fu_50_reg_n_9_[5] ,\col_fu_50_reg_n_9_[4] ,\col_fu_50_reg_n_9_[3] ,\col_fu_50_reg_n_9_[2] ,\col_fu_50_reg_n_9_[1] ,\col_fu_50_reg_n_9_[0] }),
        .\col_fu_50_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .\col_fu_50_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_58),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .icmp_ln354_fu_114_p2_carry__0(icmp_ln354_fu_114_p2_carry__0_0),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_1_in(p_1_in),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_0_i_26_n_9),
        .we1(we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln354_fu_114_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln354_fu_114_p2_carry_n_9,icmp_ln354_fu_114_p2_carry_n_10,icmp_ln354_fu_114_p2_carry_n_11,icmp_ln354_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .O(NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln354_fu_114_p2_carry__0
       (.CI(icmp_ln354_fu_114_p2_carry_n_9),
        .CO({CO,icmp_ln354_fu_114_p2_carry__0_n_10,icmp_ln354_fu_114_p2_carry__0_n_11,icmp_ln354_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .O(NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_10__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[3]),
        .I1(ADDRARDADDR[3]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_11__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[2]),
        .I1(ADDRARDADDR[2]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_12__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[1]),
        .I1(ADDRARDADDR[1]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_13__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .I1(ADDRARDADDR[0]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h2F)) 
    ram_reg_0_i_26
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(ram_reg_0_i_26_n_9));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_2__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[11]),
        .I1(ADDRARDADDR[11]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [11]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_3__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[10]),
        .I1(ADDRARDADDR[10]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [10]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_4__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[9]),
        .I1(ADDRARDADDR[9]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [9]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_5__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[8]),
        .I1(ADDRARDADDR[8]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [8]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_6__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[7]),
        .I1(ADDRARDADDR[7]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_7__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[6]),
        .I1(ADDRARDADDR[6]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_8__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[5]),
        .I1(ADDRARDADDR[5]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [5]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_9__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[4]),
        .I1(ADDRARDADDR[4]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [4]));
  FDRE \zext_ln360_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .R(1'b0));
  FDRE \zext_ln360_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop
   (E,
    CO,
    ap_done_cache_1,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0_0,
    WEA,
    empty_n_reg,
    D,
    \bottom_1_reg_599_reg[1] ,
    buf_1_we1,
    ce0,
    ap_enable_reg_pp0_iter2_reg_0,
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0 ,
    \src_buf3_3_reg_729_reg[15]_0 ,
    \src_buf1_3_reg_723_reg[15]_0 ,
    \src_buf3_1_fu_114_reg[23]_0 ,
    \src_buf2_fu_110_reg[23]_0 ,
    \src_buf1_fu_106_reg[23]_0 ,
    \P0_fu_118_reg[11]_0 ,
    \P0_fu_118_reg[10]_0 ,
    \P0_fu_118_reg[12]_0 ,
    \P0_fu_118_reg[13]_0 ,
    \P0_fu_118_reg[14]_0 ,
    \P0_fu_118_reg[15]_0 ,
    \GradientValuesX_reg_735_reg[15]_0 ,
    \GradientValuesY_reg_740_reg[15]_0 ,
    \mOutPtr_reg[0] ,
    pop,
    push,
    push_0,
    \GradientValuesX_reg_735_reg[14]_0 ,
    \GradientValuesX_reg_735_reg[14]_1 ,
    \GradientValuesX_reg_735_reg[14]_2 ,
    \GradientValuesX_reg_735_reg[14]_3 ,
    \col_1_reg_674_reg[11]_0 ,
    \P1_fu_122_reg[15]_0 ,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    ap_done_cache_reg,
    ap_rst_n,
    ram_reg_2,
    in_mat_data_empty_n,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    \icmp_ln225_reg_682_reg[0]_0 ,
    \ap_CS_fsm_reg[5] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    ram_reg_2_0,
    ap_ce_reg_reg,
    ram_reg_2_1,
    ram_reg_0,
    ram_reg_2_2,
    ram_reg_2_3,
    \P0_fu_118_reg[15]_1 ,
    \P1_fu_122_reg[15]_1 ,
    k_fu_80,
    \trunc_ln438_reg_767_reg[0] ,
    \GradientValuesX_fu_72_reg[15] ,
    \GradientValuesX_fu_72_reg[15]_0 ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    push_1,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    \src_buf3_2_reg_717_reg[23]_0 ,
    \src_buf1_2_reg_705_reg[23]_0 ,
    \src_buf2_2_reg_711_reg[23]_0 );
  output [0:0]E;
  output [0:0]CO;
  output ap_done_cache_1;
  output ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  output [0:0]WEA;
  output empty_n_reg;
  output [1:0]D;
  output [0:0]\bottom_1_reg_599_reg[1] ;
  output buf_1_we1;
  output ce0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  output [7:0]\src_buf3_3_reg_729_reg[15]_0 ;
  output [7:0]\src_buf1_3_reg_723_reg[15]_0 ;
  output [7:0]\src_buf3_1_fu_114_reg[23]_0 ;
  output [7:0]\src_buf2_fu_110_reg[23]_0 ;
  output [7:0]\src_buf1_fu_106_reg[23]_0 ;
  output \P0_fu_118_reg[11]_0 ;
  output [10:0]\P0_fu_118_reg[10]_0 ;
  output \P0_fu_118_reg[12]_0 ;
  output \P0_fu_118_reg[13]_0 ;
  output \P0_fu_118_reg[14]_0 ;
  output \P0_fu_118_reg[15]_0 ;
  output [11:0]\GradientValuesX_reg_735_reg[15]_0 ;
  output [15:0]\GradientValuesY_reg_740_reg[15]_0 ;
  output \mOutPtr_reg[0] ;
  output pop;
  output push;
  output push_0;
  output \GradientValuesX_reg_735_reg[14]_0 ;
  output \GradientValuesX_reg_735_reg[14]_1 ;
  output \GradientValuesX_reg_735_reg[14]_2 ;
  output \GradientValuesX_reg_735_reg[14]_3 ;
  output [11:0]\col_1_reg_674_reg[11]_0 ;
  output [15:0]\P1_fu_122_reg[15]_0 ;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_rst_n;
  input ram_reg_2;
  input in_mat_data_empty_n;
  input grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input [15:0]\icmp_ln225_reg_682_reg[0]_0 ;
  input \ap_CS_fsm_reg[5] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [0:0]ram_reg_2_0;
  input ap_ce_reg_reg;
  input [1:0]ram_reg_2_1;
  input ram_reg_0;
  input ram_reg_2_2;
  input ram_reg_2_3;
  input [15:0]\P0_fu_118_reg[15]_1 ;
  input [15:0]\P1_fu_122_reg[15]_1 ;
  input [1:0]k_fu_80;
  input \trunc_ln438_reg_767_reg[0] ;
  input \GradientValuesX_fu_72_reg[15] ;
  input \GradientValuesX_fu_72_reg[15]_0 ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input push_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  input [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  input [23:0]\src_buf2_2_reg_711_reg[23]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \GradientValuesX_fu_72_reg[15] ;
  wire \GradientValuesX_fu_72_reg[15]_0 ;
  wire \GradientValuesX_reg_735_reg[14]_0 ;
  wire \GradientValuesX_reg_735_reg[14]_1 ;
  wire \GradientValuesX_reg_735_reg[14]_2 ;
  wire \GradientValuesX_reg_735_reg[14]_3 ;
  wire [11:0]\GradientValuesX_reg_735_reg[15]_0 ;
  wire [15:0]\GradientValuesY_reg_740_reg[15]_0 ;
  wire P0_fu_118;
  wire [10:0]\P0_fu_118_reg[10]_0 ;
  wire \P0_fu_118_reg[11]_0 ;
  wire \P0_fu_118_reg[12]_0 ;
  wire \P0_fu_118_reg[13]_0 ;
  wire \P0_fu_118_reg[14]_0 ;
  wire \P0_fu_118_reg[15]_0 ;
  wire [15:0]\P0_fu_118_reg[15]_1 ;
  wire [15:0]\P1_fu_122_reg[15]_0 ;
  wire [15:0]\P1_fu_122_reg[15]_1 ;
  wire [2:0]Q;
  wire \SRL_SIG[0][15]_i_3_n_9 ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]WEA;
  wire \ap_CS_fsm[5]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done_cache_1;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_9;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9;
  wire ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  wire ap_loop_init_int;
  wire [15:0]ap_return_0;
  wire [15:0]ap_return_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col_1;
  wire [7:0]b2_val;
  wire [0:0]\bottom_1_reg_599_reg[1] ;
  wire buf_1_we1;
  wire ce0;
  wire [12:12]col_1_reg_674;
  wire [12:12]col_1_reg_674_pp0_iter1_reg;
  wire [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  wire [11:0]\col_1_reg_674_reg[11]_0 ;
  wire [12:0]col_2_fu_430_p2;
  wire col_fu_102;
  wire col_fu_1020_in;
  wire \col_fu_102[12]_i_4_n_9 ;
  wire \col_fu_102_reg_n_9_[0] ;
  wire \col_fu_102_reg_n_9_[10] ;
  wire \col_fu_102_reg_n_9_[11] ;
  wire \col_fu_102_reg_n_9_[12] ;
  wire \col_fu_102_reg_n_9_[1] ;
  wire \col_fu_102_reg_n_9_[2] ;
  wire \col_fu_102_reg_n_9_[3] ;
  wire \col_fu_102_reg_n_9_[4] ;
  wire \col_fu_102_reg_n_9_[5] ;
  wire \col_fu_102_reg_n_9_[6] ;
  wire \col_fu_102_reg_n_9_[7] ;
  wire \col_fu_102_reg_n_9_[8] ;
  wire \col_fu_102_reg_n_9_[9] ;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_10;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_11;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_12;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_13;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_14;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_15;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_16;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_17;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_18;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_19;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_20;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_21;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_22;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_23;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_24;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_25;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_26;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_27;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_28;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_29;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_30;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_31;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_32;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_33;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_34;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_35;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_36;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_66;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_67;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_68;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_69;
  wire grp_xFSobel3x3_3_1_16_4_s_fu_360_n_9;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire [15:11]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  wire [15:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din;
  wire [15:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out;
  wire icmp_ln225_fu_424_p2_carry__0_i_1_n_9;
  wire icmp_ln225_fu_424_p2_carry__0_i_5_n_9;
  wire icmp_ln225_fu_424_p2_carry__0_n_10;
  wire icmp_ln225_fu_424_p2_carry__0_n_11;
  wire icmp_ln225_fu_424_p2_carry__0_n_12;
  wire icmp_ln225_fu_424_p2_carry_n_10;
  wire icmp_ln225_fu_424_p2_carry_n_11;
  wire icmp_ln225_fu_424_p2_carry_n_12;
  wire icmp_ln225_fu_424_p2_carry_n_9;
  wire icmp_ln225_reg_682;
  wire icmp_ln225_reg_682_pp0_iter1_reg;
  wire icmp_ln225_reg_682_pp0_iter2_reg;
  wire icmp_ln225_reg_682_pp0_iter3_reg;
  wire [15:0]\icmp_ln225_reg_682_reg[0]_0 ;
  wire \icmp_ln250_reg_701[0]_i_1_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_2_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_3_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_4_n_9 ;
  wire \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ;
  wire \icmp_ln250_reg_701_reg_n_9_[0] ;
  wire in_mat_data_empty_n;
  wire [1:0]k_fu_80;
  wire \mOutPtr[1]_i_3_n_9 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_3_in;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire ram_reg_0;
  wire ram_reg_0_i_12__0_n_9;
  wire ram_reg_0_i_23_n_9;
  wire ram_reg_0_i_24__0_n_9;
  wire ram_reg_0_i_28_n_9;
  wire ram_reg_0_i_30_n_9;
  wire ram_reg_2;
  wire [0:0]ram_reg_2_0;
  wire [1:0]ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_3;
  wire src_buf1_1_fu_130;
  wire src_buf1_1_fu_1300_in;
  wire \src_buf1_1_fu_130_reg_n_9_[0] ;
  wire \src_buf1_1_fu_130_reg_n_9_[10] ;
  wire \src_buf1_1_fu_130_reg_n_9_[11] ;
  wire \src_buf1_1_fu_130_reg_n_9_[12] ;
  wire \src_buf1_1_fu_130_reg_n_9_[13] ;
  wire \src_buf1_1_fu_130_reg_n_9_[14] ;
  wire \src_buf1_1_fu_130_reg_n_9_[15] ;
  wire \src_buf1_1_fu_130_reg_n_9_[16] ;
  wire \src_buf1_1_fu_130_reg_n_9_[17] ;
  wire \src_buf1_1_fu_130_reg_n_9_[18] ;
  wire \src_buf1_1_fu_130_reg_n_9_[19] ;
  wire \src_buf1_1_fu_130_reg_n_9_[1] ;
  wire \src_buf1_1_fu_130_reg_n_9_[20] ;
  wire \src_buf1_1_fu_130_reg_n_9_[21] ;
  wire \src_buf1_1_fu_130_reg_n_9_[22] ;
  wire \src_buf1_1_fu_130_reg_n_9_[23] ;
  wire \src_buf1_1_fu_130_reg_n_9_[2] ;
  wire \src_buf1_1_fu_130_reg_n_9_[3] ;
  wire \src_buf1_1_fu_130_reg_n_9_[4] ;
  wire \src_buf1_1_fu_130_reg_n_9_[5] ;
  wire \src_buf1_1_fu_130_reg_n_9_[6] ;
  wire \src_buf1_1_fu_130_reg_n_9_[7] ;
  wire \src_buf1_1_fu_130_reg_n_9_[8] ;
  wire \src_buf1_1_fu_130_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_reg_705;
  wire src_buf1_2_reg_7050;
  wire [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  wire [7:0]\src_buf1_3_reg_723_reg[15]_0 ;
  wire [7:0]\src_buf1_fu_106_reg[23]_0 ;
  wire [23:0]src_buf2_1_fu_126;
  wire [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  wire \src_buf2_2_reg_711_reg_n_9_[10] ;
  wire \src_buf2_2_reg_711_reg_n_9_[11] ;
  wire \src_buf2_2_reg_711_reg_n_9_[12] ;
  wire \src_buf2_2_reg_711_reg_n_9_[13] ;
  wire \src_buf2_2_reg_711_reg_n_9_[14] ;
  wire \src_buf2_2_reg_711_reg_n_9_[15] ;
  wire \src_buf2_2_reg_711_reg_n_9_[16] ;
  wire \src_buf2_2_reg_711_reg_n_9_[17] ;
  wire \src_buf2_2_reg_711_reg_n_9_[18] ;
  wire \src_buf2_2_reg_711_reg_n_9_[19] ;
  wire \src_buf2_2_reg_711_reg_n_9_[20] ;
  wire \src_buf2_2_reg_711_reg_n_9_[21] ;
  wire \src_buf2_2_reg_711_reg_n_9_[22] ;
  wire \src_buf2_2_reg_711_reg_n_9_[23] ;
  wire \src_buf2_2_reg_711_reg_n_9_[8] ;
  wire \src_buf2_2_reg_711_reg_n_9_[9] ;
  wire [7:0]\src_buf2_fu_110_reg[23]_0 ;
  wire [7:0]\src_buf3_1_fu_114_reg[23]_0 ;
  wire [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  wire \src_buf3_2_reg_717_reg_n_9_[0] ;
  wire \src_buf3_2_reg_717_reg_n_9_[10] ;
  wire \src_buf3_2_reg_717_reg_n_9_[11] ;
  wire \src_buf3_2_reg_717_reg_n_9_[12] ;
  wire \src_buf3_2_reg_717_reg_n_9_[13] ;
  wire \src_buf3_2_reg_717_reg_n_9_[14] ;
  wire \src_buf3_2_reg_717_reg_n_9_[15] ;
  wire \src_buf3_2_reg_717_reg_n_9_[1] ;
  wire \src_buf3_2_reg_717_reg_n_9_[2] ;
  wire \src_buf3_2_reg_717_reg_n_9_[3] ;
  wire \src_buf3_2_reg_717_reg_n_9_[4] ;
  wire \src_buf3_2_reg_717_reg_n_9_[5] ;
  wire \src_buf3_2_reg_717_reg_n_9_[6] ;
  wire \src_buf3_2_reg_717_reg_n_9_[7] ;
  wire \src_buf3_2_reg_717_reg_n_9_[8] ;
  wire \src_buf3_2_reg_717_reg_n_9_[9] ;
  wire [7:0]\src_buf3_3_reg_729_reg[15]_0 ;
  wire [23:0]src_buf3_fu_134;
  wire \trunc_ln438_reg_767_reg[0] ;
  wire [8:1]zext_ln60_fu_76_p1;
  wire [3:0]NLW_icmp_ln225_fu_424_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln225_fu_424_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesX_fu_72[11]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[11]),
        .I1(\GradientValuesX_fu_72_reg[15] ),
        .I2(\GradientValuesX_fu_72_reg[15]_0 ),
        .O(\P0_fu_118_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesX_fu_72[12]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[12]),
        .I1(\GradientValuesX_fu_72_reg[15] ),
        .I2(\GradientValuesX_fu_72_reg[15]_0 ),
        .O(\P0_fu_118_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesX_fu_72[13]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[13]),
        .I1(\GradientValuesX_fu_72_reg[15] ),
        .I2(\GradientValuesX_fu_72_reg[15]_0 ),
        .O(\P0_fu_118_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesX_fu_72[14]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[14]),
        .I1(\GradientValuesX_fu_72_reg[15] ),
        .I2(\GradientValuesX_fu_72_reg[15]_0 ),
        .O(\P0_fu_118_reg[14]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesX_fu_72[15]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[15]),
        .I1(\GradientValuesX_fu_72_reg[15] ),
        .I2(\GradientValuesX_fu_72_reg[15]_0 ),
        .O(\P0_fu_118_reg[15]_0 ));
  FDRE \GradientValuesX_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[0]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[10]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[14]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[15]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[1]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[2]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[3]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[4]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[5]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[6]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[7]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[8]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_0[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[9]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[0]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[10]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[11]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[12]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[13]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[14]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[15]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[1]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[2]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[3]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[4]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[5]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[6]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[7]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[8]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_740_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_return_1[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[9]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_20),
        .Q(\P0_fu_118_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_10),
        .Q(\P0_fu_118_reg[10]_0 [10]),
        .R(1'b0));
  FDSE \P0_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_69),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[11]),
        .S(1'b0));
  FDSE \P0_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_68),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[12]),
        .S(1'b0));
  FDSE \P0_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_67),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[13]),
        .S(1'b0));
  FDSE \P0_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_66),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[14]),
        .S(1'b0));
  FDRE \P0_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_9),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out[15]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_19),
        .Q(\P0_fu_118_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_18),
        .Q(\P0_fu_118_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_17),
        .Q(\P0_fu_118_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_16),
        .Q(\P0_fu_118_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_15),
        .Q(\P0_fu_118_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_14),
        .Q(\P0_fu_118_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_13),
        .Q(\P0_fu_118_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_12),
        .Q(\P0_fu_118_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \P0_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_11),
        .Q(\P0_fu_118_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_36),
        .Q(\P1_fu_122_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_26),
        .Q(\P1_fu_122_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_25),
        .Q(\P1_fu_122_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_24),
        .Q(\P1_fu_122_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_23),
        .Q(\P1_fu_122_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_22),
        .Q(\P1_fu_122_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_21),
        .Q(\P1_fu_122_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_35),
        .Q(\P1_fu_122_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_34),
        .Q(\P1_fu_122_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_33),
        .Q(\P1_fu_122_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_32),
        .Q(\P1_fu_122_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_31),
        .Q(\P1_fu_122_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_30),
        .Q(\P1_fu_122_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_29),
        .Q(\P1_fu_122_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_28),
        .Q(\P1_fu_122_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \P1_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(P0_fu_118),
        .D(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_27),
        .Q(\P1_fu_122_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[0]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [0]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[0]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [0]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[10]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [10]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[10]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [10]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[11]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [11]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hFAAA2AAA)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[14]),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(Q[2]),
        .I4(\SRL_SIG_reg[0][15] [11]),
        .O(\GradientValuesX_reg_735_reg[14]_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[12]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [12]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hFAAA2AAA)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[14]),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(Q[2]),
        .I4(\SRL_SIG_reg[0][15] [12]),
        .O(\GradientValuesX_reg_735_reg[14]_2 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[13]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [13]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hFAAA2AAA)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[14]),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(Q[2]),
        .I4(\SRL_SIG_reg[0][15] [13]),
        .O(\GradientValuesX_reg_735_reg[14]_1 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[14]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [14]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hFAAA2AAA)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[14]),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(Q[2]),
        .I4(\SRL_SIG_reg[0][15] [14]),
        .O(\GradientValuesX_reg_735_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(Q[2]),
        .I4(\SRL_SIG[0][15]_i_3_n_9 ),
        .I5(\col_fu_102[12]_i_4_n_9 ),
        .O(push));
  LUT6 #(
    .INIT(64'hA0A0800080008000)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(Q[2]),
        .I4(\SRL_SIG[0][15]_i_3_n_9 ),
        .I5(\col_fu_102[12]_i_4_n_9 ),
        .O(push_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[15]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [15]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[15]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [15]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][15]_i_3 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(Q[1]),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I3(p_dstgx_data_full_n),
        .I4(p_dstgy_data_full_n),
        .O(\SRL_SIG[0][15]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[1]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [1]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[1]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [1]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[2]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [2]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[2]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [2]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[3]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [3]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[3]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [3]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[4]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [4]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[4]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [4]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[5]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [5]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[5]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [5]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[6]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [6]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[6]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [6]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[7]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [7]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[7]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [7]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[8]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [8]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[8]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [8]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[9]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15] [9]),
        .O(\GradientValuesX_reg_735_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[9]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][15]_0 [9]),
        .O(\GradientValuesY_reg_740_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I4(\col_fu_102[12]_i_4_n_9 ),
        .O(\ap_CS_fsm[5]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8A8A80020202020)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(E),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\ap_CS_fsm[5]_i_2_n_9 ),
        .I4(icmp_ln225_reg_682_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter5_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9),
        .Q(ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [0]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [10]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [11]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(col_1_reg_674),
        .Q(col_1_reg_674_pp0_iter1_reg),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [1]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [2]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [3]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [4]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [5]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [6]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [7]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [8]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_1_reg_674_reg[11]_0 [9]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_1[0]),
        .Q(\col_1_reg_674_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[10] ),
        .Q(\col_1_reg_674_reg[11]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[11] ),
        .Q(\col_1_reg_674_reg[11]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_1[12]),
        .Q(col_1_reg_674),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[1] ),
        .Q(\col_1_reg_674_reg[11]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[2] ),
        .Q(\col_1_reg_674_reg[11]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[3] ),
        .Q(\col_1_reg_674_reg[11]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[4] ),
        .Q(\col_1_reg_674_reg[11]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[5] ),
        .Q(\col_1_reg_674_reg[11]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[6] ),
        .Q(\col_1_reg_674_reg[11]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[7] ),
        .Q(\col_1_reg_674_reg[11]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[8] ),
        .Q(\col_1_reg_674_reg[11]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  FDRE \col_1_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\col_fu_102_reg_n_9_[9] ),
        .Q(\col_1_reg_674_reg[11]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_50));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \col_fu_102[12]_i_4 
       (.I0(ap_ce_reg_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln225_reg_682),
        .I3(in_mat_data_empty_n),
        .O(\col_fu_102[12]_i_4_n_9 ));
  FDRE \col_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[0]),
        .Q(\col_fu_102_reg_n_9_[0] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[10]),
        .Q(\col_fu_102_reg_n_9_[10] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[11]),
        .Q(\col_fu_102_reg_n_9_[11] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[12]),
        .Q(\col_fu_102_reg_n_9_[12] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[1]),
        .Q(\col_fu_102_reg_n_9_[1] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[2]),
        .Q(\col_fu_102_reg_n_9_[2] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[3]),
        .Q(\col_fu_102_reg_n_9_[3] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[4]),
        .Q(\col_fu_102_reg_n_9_[4] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[5]),
        .Q(\col_fu_102_reg_n_9_[5] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[6]),
        .Q(\col_fu_102_reg_n_9_[6] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[7]),
        .Q(\col_fu_102_reg_n_9_[7] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[8]),
        .Q(\col_fu_102_reg_n_9_[8] ),
        .R(col_fu_102));
  FDRE \col_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_1020_in),
        .D(col_2_fu_430_p2[9]),
        .Q(\col_fu_102_reg_n_9_[9] ),
        .R(col_fu_102));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .E(col_fu_1020_in),
        .P0_fu_118(P0_fu_118),
        .Q({\col_fu_102_reg_n_9_[12] ,\col_fu_102_reg_n_9_[11] ,\col_fu_102_reg_n_9_[10] ,\col_fu_102_reg_n_9_[9] ,\col_fu_102_reg_n_9_[8] ,\col_fu_102_reg_n_9_[7] ,\col_fu_102_reg_n_9_[6] ,\col_fu_102_reg_n_9_[5] ,\col_fu_102_reg_n_9_[4] ,\col_fu_102_reg_n_9_[3] ,\col_fu_102_reg_n_9_[2] ,\col_fu_102_reg_n_9_[1] ,\col_fu_102_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .SR(col_fu_102),
        .\ap_CS_fsm_reg[5] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm[5]_i_2_n_9 ),
        .\ap_CS_fsm_reg[5]_1 (ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[6] (Q[1]),
        .ap_ce_reg_reg(ap_ce_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_cache_1(ap_done_cache_1),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_32),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_102_reg[0] (\col_fu_102[12]_i_4_n_9 ),
        .\col_fu_102_reg[0]_0 (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .\col_fu_102_reg[12] ({ap_sig_allocacmp_col_1[12],ap_sig_allocacmp_col_1[0]}),
        .\col_fu_102_reg[12]_0 (col_2_fu_430_p2),
        .empty_n_reg(E),
        .empty_n_reg_0(src_buf1_1_fu_130),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_50),
        .icmp_ln225_reg_682(icmp_ln225_reg_682),
        .\icmp_ln225_reg_682_reg[0] (\icmp_ln225_reg_682_reg[0]_0 [13:0]),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 (flow_control_loop_pipe_sequential_init_U_n_28),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\width_reg_68_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s grp_xFSobel3x3_3_1_16_4_s_fu_360
       (.D({grp_xFSobel3x3_3_1_16_4_s_fu_360_n_9,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_10,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_11,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_12,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_13,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_14,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_15,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_16,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_17,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_18,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_19,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_20}),
        .\P0_fu_118_reg[15] (\P0_fu_118_reg[15]_1 ),
        .\P1_fu_122_reg[14] (ap_enable_reg_pp0_iter1_reg_0),
        .\P1_fu_122_reg[15] (\P1_fu_122_reg[15]_1 ),
        .\P1_fu_122_reg[15]_0 (flow_control_loop_pipe_sequential_init_U_n_32),
        .Q({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7:0]}),
        .ap_ce_reg_reg_0({grp_xFSobel3x3_3_1_16_4_s_fu_360_n_21,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_22,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_23,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_24,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_25,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_26,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_27,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_28,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_29,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_30,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_31,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_32,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_33,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_34,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_35,grp_xFSobel3x3_3_1_16_4_s_fu_360_n_36}),
        .ap_ce_reg_reg_1(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_66),
        .ap_ce_reg_reg_2(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_67),
        .ap_ce_reg_reg_3(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_68),
        .ap_ce_reg_reg_4(grp_xFSobel3x3_3_1_16_4_s_fu_360_n_69),
        .ap_ce_reg_reg_5(E),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .\b0_val_read_reg_120_reg[0] ({ap_return_0[15:14],ap_return_0[10:0]}),
        .\b1_val_read_reg_114_reg[7] (src_buf3_fu_134[7:0]),
        .\b2_val_read_reg_115_reg[0] ({b2_val[0],\src_buf3_2_reg_717_reg_n_9_[7] ,\src_buf3_2_reg_717_reg_n_9_[6] ,\src_buf3_2_reg_717_reg_n_9_[5] ,\src_buf3_2_reg_717_reg_n_9_[4] ,\src_buf3_2_reg_717_reg_n_9_[3] ,\src_buf3_2_reg_717_reg_n_9_[2] ,\src_buf3_2_reg_717_reg_n_9_[1] ,\src_buf3_2_reg_717_reg_n_9_[0] }),
        .\out_pix_2_reg_119_reg[0] (ap_return_1),
        .\out_pix_2_reg_119_reg[0]_0 ({src_buf1_2_reg_705[16],src_buf1_2_reg_705[7:0]}),
        .\out_pix_2_reg_119_reg[0]_1 ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7:0]}),
        .\out_pix_2_reg_119_reg[10] ({\src_buf1_1_fu_130_reg_n_9_[7] ,\src_buf1_1_fu_130_reg_n_9_[6] ,\src_buf1_1_fu_130_reg_n_9_[5] ,\src_buf1_1_fu_130_reg_n_9_[4] ,\src_buf1_1_fu_130_reg_n_9_[3] ,\src_buf1_1_fu_130_reg_n_9_[2] ,\src_buf1_1_fu_130_reg_n_9_[1] ,\src_buf1_1_fu_130_reg_n_9_[0] }),
        .\out_pix_6_reg_125_reg[13] (zext_ln60_fu_76_p1),
        .\out_pix_6_reg_125_reg[13]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7:0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln225_fu_424_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln225_fu_424_p2_carry_n_9,icmp_ln225_fu_424_p2_carry_n_10,icmp_ln225_fu_424_p2_carry_n_11,icmp_ln225_fu_424_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .O(NLW_icmp_ln225_fu_424_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln225_fu_424_p2_carry__0
       (.CI(icmp_ln225_fu_424_p2_carry_n_9),
        .CO({CO,icmp_ln225_fu_424_p2_carry__0_n_10,icmp_ln225_fu_424_p2_carry__0_n_11,icmp_ln225_fu_424_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln225_fu_424_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .O(NLW_icmp_ln225_fu_424_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln225_fu_424_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln225_fu_424_p2_carry__0_i_1
       (.I0(\icmp_ln225_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln225_reg_682_reg[0]_0 [15]),
        .O(icmp_ln225_fu_424_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln225_fu_424_p2_carry__0_i_5
       (.I0(\icmp_ln225_reg_682_reg[0]_0 [15]),
        .I1(\icmp_ln225_reg_682_reg[0]_0 [14]),
        .O(icmp_ln225_fu_424_p2_carry__0_i_5_n_9));
  FDRE \icmp_ln225_reg_682_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln225_reg_682),
        .Q(icmp_ln225_reg_682_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln225_reg_682_pp0_iter1_reg),
        .Q(icmp_ln225_reg_682_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln225_reg_682_pp0_iter2_reg),
        .Q(icmp_ln225_reg_682_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(CO),
        .Q(icmp_ln225_reg_682),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF88)) 
    \icmp_ln250_reg_701[0]_i_1 
       (.I0(\icmp_ln250_reg_701[0]_i_2_n_9 ),
        .I1(E),
        .I2(icmp_ln225_reg_682_pp0_iter1_reg),
        .I3(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .O(\icmp_ln250_reg_701[0]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \icmp_ln250_reg_701[0]_i_2 
       (.I0(\icmp_ln250_reg_701[0]_i_3_n_9 ),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .I3(\icmp_ln250_reg_701[0]_i_4_n_9 ),
        .O(\icmp_ln250_reg_701[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln250_reg_701[0]_i_3 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .I4(col_1_reg_674_pp0_iter1_reg),
        .I5(icmp_ln225_reg_682_pp0_iter1_reg),
        .O(\icmp_ln250_reg_701[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln250_reg_701[0]_i_4 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .I5(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .O(\icmp_ln250_reg_701[0]_i_4_n_9 ));
  (* srl_bus_name = "inst/\\Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .Q(\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ));
  FDRE \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ),
        .Q(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .R(1'b0));
  FDRE \icmp_ln250_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln250_reg_701[0]_i_1_n_9 ),
        .Q(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__6 
       (.I0(pop),
        .I1(push_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hAE00AA0000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(pop));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_28),
        .I1(in_mat_data_empty_n),
        .I2(Q[1]),
        .I3(ap_ce_reg_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln225_reg_682),
        .O(\mOutPtr[1]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_12__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln225_reg_682),
        .O(ram_reg_0_i_12__0_n_9));
  LUT6 #(
    .INIT(64'h3202020200000000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_2_0),
        .I1(ram_reg_0_i_12__0_n_9),
        .I2(ap_ce_reg_reg),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2_1[1]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_28),
        .O(\bottom_1_reg_599_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    ram_reg_0_i_1__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ram_reg_2),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_0_i_23_n_9),
        .I5(ram_reg_0_i_24__0_n_9),
        .O(buf_1_we1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_2
       (.I0(E),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ce0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_i_23
       (.I0(flow_control_loop_pipe_sequential_init_U_n_28),
        .I1(in_mat_data_empty_n),
        .I2(ram_reg_2_1[0]),
        .I3(ram_reg_2_1[1]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_28_n_9),
        .O(ram_reg_0_i_23_n_9));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAAAAA)) 
    ram_reg_0_i_24
       (.I0(empty_n_reg),
        .I1(ram_reg_2),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_0_i_24__0
       (.I0(ram_reg_0),
        .I1(ap_ce_reg_reg),
        .I2(Q[1]),
        .I3(icmp_ln225_reg_682),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(flow_control_loop_pipe_sequential_init_U_n_28),
        .O(ram_reg_0_i_24__0_n_9));
  LUT6 #(
    .INIT(64'hFF40404000000000)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_28_n_9),
        .I1(in_mat_data_empty_n),
        .I2(ram_reg_2_2),
        .I3(ram_reg_0_i_30_n_9),
        .I4(ram_reg_2_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_28),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_0_i_28
       (.I0(icmp_ln225_reg_682),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_ce_reg_reg),
        .O(ram_reg_0_i_28_n_9));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(E),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_i_30
       (.I0(ap_ce_reg_reg),
        .I1(Q[1]),
        .I2(icmp_ln225_reg_682),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_30_n_9));
  FDRE \src_buf1_1_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[0]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[0] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[10]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[10] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[11]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[11] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[12]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[12] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[13]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[13] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[14]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[14] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[15]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[15] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[16]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[16] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[17]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[17] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[18]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[18] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[19]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[19] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[1]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[1] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[20]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[20] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[21]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[21] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[22]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[22] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[23]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[23] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[2]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[2] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[3]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[3] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[4]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[4] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[5]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[5] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[6]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[6] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[7]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[7] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[8]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[8] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_1_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf1_2_reg_705[9]),
        .Q(\src_buf1_1_fu_130_reg_n_9_[9] ),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_2_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [0]),
        .Q(src_buf1_2_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [10]),
        .Q(src_buf1_2_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [11]),
        .Q(src_buf1_2_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [12]),
        .Q(src_buf1_2_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [13]),
        .Q(src_buf1_2_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [14]),
        .Q(src_buf1_2_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [15]),
        .Q(src_buf1_2_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [16]),
        .Q(src_buf1_2_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [17]),
        .Q(src_buf1_2_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [18]),
        .Q(src_buf1_2_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [19]),
        .Q(src_buf1_2_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [1]),
        .Q(src_buf1_2_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [20]),
        .Q(src_buf1_2_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [21]),
        .Q(src_buf1_2_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [22]),
        .Q(src_buf1_2_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [23]),
        .Q(src_buf1_2_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [2]),
        .Q(src_buf1_2_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [3]),
        .Q(src_buf1_2_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [4]),
        .Q(src_buf1_2_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [5]),
        .Q(src_buf1_2_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [6]),
        .Q(src_buf1_2_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [7]),
        .Q(src_buf1_2_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [8]),
        .Q(src_buf1_2_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [9]),
        .Q(src_buf1_2_reg_705[9]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[0] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[12] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[13] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[14] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[15] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[16] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[17] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[17] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[18] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[18] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[19] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[19] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[20] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[20] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[21] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[21] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[22] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[22] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[23] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[23] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .R(1'b0));
  FDRE \src_buf1_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[0] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[12] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[13] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[14] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[15] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[16] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[17] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[18] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[19] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[20] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[21] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[22] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[23] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf1_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf1_1_fu_130_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[1]),
        .Q(src_buf2_1_fu_126[0]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[10] ),
        .Q(src_buf2_1_fu_126[10]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[11] ),
        .Q(src_buf2_1_fu_126[11]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[12] ),
        .Q(src_buf2_1_fu_126[12]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[13] ),
        .Q(src_buf2_1_fu_126[13]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[14] ),
        .Q(src_buf2_1_fu_126[14]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[15] ),
        .Q(src_buf2_1_fu_126[15]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[16] ),
        .Q(src_buf2_1_fu_126[16]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[17] ),
        .Q(src_buf2_1_fu_126[17]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[18] ),
        .Q(src_buf2_1_fu_126[18]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[19] ),
        .Q(src_buf2_1_fu_126[19]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[2]),
        .Q(src_buf2_1_fu_126[1]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[20] ),
        .Q(src_buf2_1_fu_126[20]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[21] ),
        .Q(src_buf2_1_fu_126[21]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[22] ),
        .Q(src_buf2_1_fu_126[22]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[23] ),
        .Q(src_buf2_1_fu_126[23]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[3]),
        .Q(src_buf2_1_fu_126[2]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[4]),
        .Q(src_buf2_1_fu_126[3]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[5]),
        .Q(src_buf2_1_fu_126[4]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[6]),
        .Q(src_buf2_1_fu_126[5]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[7]),
        .Q(src_buf2_1_fu_126[6]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(zext_ln60_fu_76_p1[8]),
        .Q(src_buf2_1_fu_126[7]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[8] ),
        .Q(src_buf2_1_fu_126[8]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_1_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[9] ),
        .Q(src_buf2_1_fu_126[9]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_2_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [0]),
        .Q(zext_ln60_fu_76_p1[1]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [10]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [11]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [12]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [13]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [14]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [15]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [16]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [17]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [18]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [19]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [1]),
        .Q(zext_ln60_fu_76_p1[2]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [20]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [21]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [22]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [23]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [2]),
        .Q(zext_ln60_fu_76_p1[3]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [3]),
        .Q(zext_ln60_fu_76_p1[4]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [4]),
        .Q(zext_ln60_fu_76_p1[5]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [5]),
        .Q(zext_ln60_fu_76_p1[6]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [6]),
        .Q(zext_ln60_fu_76_p1[7]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [7]),
        .Q(zext_ln60_fu_76_p1[8]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [8]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [9]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[9] ),
        .R(1'b0));
  FDRE \src_buf2_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf2_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf2_1_fu_126[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_1_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(src_buf3_fu_134[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .R(src_buf1_1_fu_130));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf3_2_reg_717[23]_i_1 
       (.I0(E),
        .I1(icmp_ln225_reg_682_pp0_iter2_reg),
        .O(src_buf1_2_reg_7050));
  FDRE \src_buf3_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [0]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [10]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [11]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [12]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [13]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [14]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [15]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [16]),
        .Q(b2_val[0]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [17]),
        .Q(b2_val[1]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [18]),
        .Q(b2_val[2]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [19]),
        .Q(b2_val[3]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [1]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [20]),
        .Q(b2_val[4]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [21]),
        .Q(b2_val[5]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [22]),
        .Q(b2_val[6]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [23]),
        .Q(b2_val[7]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [2]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [3]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [4]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [5]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [6]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [7]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [8]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [9]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf3_3_reg_729[23]_i_1 
       (.I0(E),
        .I1(ap_enable_reg_pp0_iter4),
        .O(p_3_in));
  FDRE \src_buf3_3_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_134[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf3_fu_134[23]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln225_reg_682_pp0_iter3_reg),
        .I2(E),
        .O(src_buf1_1_fu_1300_in));
  FDRE \src_buf3_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[0] ),
        .Q(src_buf3_fu_134[0]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[10] ),
        .Q(src_buf3_fu_134[10]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[11] ),
        .Q(src_buf3_fu_134[11]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[12] ),
        .Q(src_buf3_fu_134[12]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[13] ),
        .Q(src_buf3_fu_134[13]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[14] ),
        .Q(src_buf3_fu_134[14]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[15] ),
        .Q(src_buf3_fu_134[15]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[0]),
        .Q(src_buf3_fu_134[16]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[1]),
        .Q(src_buf3_fu_134[17]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[2]),
        .Q(src_buf3_fu_134[18]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[3]),
        .Q(src_buf3_fu_134[19]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[1] ),
        .Q(src_buf3_fu_134[1]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[4]),
        .Q(src_buf3_fu_134[20]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[5]),
        .Q(src_buf3_fu_134[21]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[6]),
        .Q(src_buf3_fu_134[22]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(b2_val[7]),
        .Q(src_buf3_fu_134[23]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[2] ),
        .Q(src_buf3_fu_134[2]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[3] ),
        .Q(src_buf3_fu_134[3]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[4] ),
        .Q(src_buf3_fu_134[4]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[5] ),
        .Q(src_buf3_fu_134[5]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[6] ),
        .Q(src_buf3_fu_134[6]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[7] ),
        .Q(src_buf3_fu_134[7]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[8] ),
        .Q(src_buf3_fu_134[8]),
        .R(src_buf1_1_fu_130));
  FDRE \src_buf3_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1300_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[9] ),
        .Q(src_buf3_fu_134[9]),
        .R(src_buf1_1_fu_130));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_756[7]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_1_fu_114_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_745[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_fu_106_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_751[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf2_fu_110_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_767[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_762[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .I3(k_fu_80[1]),
        .I4(k_fu_80[0]),
        .I5(\trunc_ln438_reg_767_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [7]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2
   (ap_done_cache_2,
    ap_loop_init_int_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    D,
    \i_fu_76_reg[1]_0 ,
    \i_fu_76_reg[0]_0 ,
    ap_loop_init_int_reg_0,
    k_fu_80,
    \GradientValuesX_fu_72_reg[15]_0 ,
    \GradientValuesY_fu_68_reg[15]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[8] ,
    Q,
    \GradientValuesY_fu_68_reg[0]_0 ,
    \GradientValuesY_fu_68_reg[15]_1 ,
    \GradientValuesX_fu_72_reg[10]_0 ,
    ap_rst_n,
    \trunc_ln433_reg_756_reg[7]_0 ,
    \trunc_ln435_reg_745_reg[7]_0 ,
    \trunc_ln436_reg_751_reg[7]_0 ,
    \GradientValuesX_fu_72_reg[15]_1 ,
    \GradientValuesX_fu_72_reg[14]_0 ,
    \GradientValuesX_fu_72_reg[13]_0 ,
    \GradientValuesX_fu_72_reg[12]_0 ,
    \GradientValuesX_fu_72_reg[11]_0 ,
    \trunc_ln441_reg_762_reg[7]_0 ,
    \trunc_ln438_reg_767_reg[7]_0 );
  output ap_done_cache_2;
  output ap_loop_init_int_reg;
  output ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  output [1:0]D;
  output \i_fu_76_reg[1]_0 ;
  output \i_fu_76_reg[0]_0 ;
  output ap_loop_init_int_reg_0;
  output [1:0]k_fu_80;
  output [15:0]\GradientValuesX_fu_72_reg[15]_0 ;
  output [15:0]\GradientValuesY_fu_68_reg[15]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_cache_reg;
  input \ap_CS_fsm_reg[8] ;
  input [2:0]Q;
  input \GradientValuesY_fu_68_reg[0]_0 ;
  input [15:0]\GradientValuesY_fu_68_reg[15]_1 ;
  input [10:0]\GradientValuesX_fu_72_reg[10]_0 ;
  input ap_rst_n;
  input [7:0]\trunc_ln433_reg_756_reg[7]_0 ;
  input [7:0]\trunc_ln435_reg_745_reg[7]_0 ;
  input [7:0]\trunc_ln436_reg_751_reg[7]_0 ;
  input \GradientValuesX_fu_72_reg[15]_1 ;
  input \GradientValuesX_fu_72_reg[14]_0 ;
  input \GradientValuesX_fu_72_reg[13]_0 ;
  input \GradientValuesX_fu_72_reg[12]_0 ;
  input \GradientValuesX_fu_72_reg[11]_0 ;
  input [7:0]\trunc_ln441_reg_762_reg[7]_0 ;
  input [7:0]\trunc_ln438_reg_767_reg[7]_0 ;

  wire [1:0]D;
  wire [10:0]\GradientValuesX_fu_72_reg[10]_0 ;
  wire \GradientValuesX_fu_72_reg[11]_0 ;
  wire \GradientValuesX_fu_72_reg[12]_0 ;
  wire \GradientValuesX_fu_72_reg[13]_0 ;
  wire \GradientValuesX_fu_72_reg[14]_0 ;
  wire [15:0]\GradientValuesX_fu_72_reg[15]_0 ;
  wire \GradientValuesX_fu_72_reg[15]_1 ;
  wire GradientValuesY_fu_68;
  wire \GradientValuesY_fu_68_reg[0]_0 ;
  wire [15:0]\GradientValuesY_fu_68_reg[15]_0 ;
  wire [15:0]\GradientValuesY_fu_68_reg[15]_1 ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache_2;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_10;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_11;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_12;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_13;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_14;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_15;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_16;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_17;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_18;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_19;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_20;
  wire grp_xFGradientX3x3_16_4_s_fu_140_n_9;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_10;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_11;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_12;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_13;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_14;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_15;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_16;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_17;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_18;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_19;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_20;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_21;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_22;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_23;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_24;
  wire grp_xFGradientY3x3_16_4_s_fu_153_n_9;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire i_fu_761;
  wire \i_fu_76_reg[0]_0 ;
  wire \i_fu_76_reg[1]_0 ;
  wire [1:0]k_fu_80;
  wire [3:3]p_0_in;
  wire [7:0]trunc_ln433_reg_756;
  wire [7:0]\trunc_ln433_reg_756_reg[7]_0 ;
  wire [7:0]trunc_ln435_reg_745;
  wire [7:0]\trunc_ln435_reg_745_reg[7]_0 ;
  wire [7:0]trunc_ln436_reg_751;
  wire [7:0]\trunc_ln436_reg_751_reg[7]_0 ;
  wire [7:0]trunc_ln438_reg_767;
  wire [7:0]\trunc_ln438_reg_767_reg[7]_0 ;
  wire [7:0]trunc_ln441_reg_762;
  wire [7:0]\trunc_ln441_reg_762_reg[7]_0 ;

  FDRE \GradientValuesX_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_9),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_19),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [10]),
        .R(1'b0));
  FDSE \GradientValuesX_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(\GradientValuesX_fu_72_reg[11]_0 ),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [11]),
        .S(grp_xFGradientX3x3_16_4_s_fu_140_n_20));
  FDSE \GradientValuesX_fu_72_reg[12] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(\GradientValuesX_fu_72_reg[12]_0 ),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [12]),
        .S(grp_xFGradientX3x3_16_4_s_fu_140_n_20));
  FDSE \GradientValuesX_fu_72_reg[13] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(\GradientValuesX_fu_72_reg[13]_0 ),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [13]),
        .S(grp_xFGradientX3x3_16_4_s_fu_140_n_20));
  FDSE \GradientValuesX_fu_72_reg[14] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(\GradientValuesX_fu_72_reg[14]_0 ),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [14]),
        .S(grp_xFGradientX3x3_16_4_s_fu_140_n_20));
  FDSE \GradientValuesX_fu_72_reg[15] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(\GradientValuesX_fu_72_reg[15]_1 ),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [15]),
        .S(grp_xFGradientX3x3_16_4_s_fu_140_n_20));
  FDRE \GradientValuesX_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_10),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_11),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_12),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_13),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_14),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_15),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_16),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_17),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientX3x3_16_4_s_fu_140_n_18),
        .Q(\GradientValuesX_fu_72_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_24),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_14),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[11] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_13),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[12] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_12),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[13] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_11),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[14] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_10),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[15] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_9),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_23),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_22),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_21),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_20),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_19),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_18),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_17),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_16),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(grp_xFGradientY3x3_16_4_s_fu_153_n_15),
        .Q(\GradientValuesY_fu_68_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_760),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(i_fu_761),
        .GradientValuesY_fu_68(GradientValuesY_fu_68),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .\ap_CS_fsm_reg[8]_1 (\GradientValuesY_fu_68_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_2(ap_done_cache_2),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready),
        .i_4_fu_194_p2(i_4_fu_194_p2),
        .i_fu_760(i_fu_760),
        .k_fu_80(k_fu_80),
        .\k_fu_80_reg[3] (flow_control_loop_pipe_sequential_init_U_n_21),
        .p_0_in(p_0_in),
        .\trunc_ln433_reg_756_reg[7] (\i_fu_76_reg[1]_0 ),
        .\trunc_ln433_reg_756_reg[7]_0 (\i_fu_76_reg[0]_0 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s grp_xFGradientX3x3_16_4_s_fu_140
       (.\GradientValuesX_fu_72_reg[10] (\GradientValuesX_fu_72_reg[10]_0 ),
        .\GradientValuesX_fu_72_reg[11] (ap_loop_init_int_reg),
        .\GradientValuesX_fu_72_reg[11]_0 (\GradientValuesY_fu_68_reg[0]_0 ),
        .Q(trunc_ln435_reg_745),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_init_int_reg(grp_xFGradientX3x3_16_4_s_fu_140_n_9),
        .ap_loop_init_int_reg_0(grp_xFGradientX3x3_16_4_s_fu_140_n_10),
        .ap_loop_init_int_reg_1(grp_xFGradientX3x3_16_4_s_fu_140_n_11),
        .ap_loop_init_int_reg_10(grp_xFGradientX3x3_16_4_s_fu_140_n_20),
        .ap_loop_init_int_reg_2(grp_xFGradientX3x3_16_4_s_fu_140_n_12),
        .ap_loop_init_int_reg_3(grp_xFGradientX3x3_16_4_s_fu_140_n_13),
        .ap_loop_init_int_reg_4(grp_xFGradientX3x3_16_4_s_fu_140_n_14),
        .ap_loop_init_int_reg_5(grp_xFGradientX3x3_16_4_s_fu_140_n_15),
        .ap_loop_init_int_reg_6(grp_xFGradientX3x3_16_4_s_fu_140_n_16),
        .ap_loop_init_int_reg_7(grp_xFGradientX3x3_16_4_s_fu_140_n_17),
        .ap_loop_init_int_reg_8(grp_xFGradientX3x3_16_4_s_fu_140_n_18),
        .ap_loop_init_int_reg_9(grp_xFGradientX3x3_16_4_s_fu_140_n_19),
        .\b0_val_read_reg_120_reg[7]_0 (trunc_ln433_reg_756),
        .\out_pix_6_reg_125_reg[8]_0 (trunc_ln436_reg_751));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s grp_xFGradientY3x3_16_4_s_fu_153
       (.D({grp_xFGradientY3x3_16_4_s_fu_153_n_9,grp_xFGradientY3x3_16_4_s_fu_153_n_10,grp_xFGradientY3x3_16_4_s_fu_153_n_11,grp_xFGradientY3x3_16_4_s_fu_153_n_12,grp_xFGradientY3x3_16_4_s_fu_153_n_13,grp_xFGradientY3x3_16_4_s_fu_153_n_14,grp_xFGradientY3x3_16_4_s_fu_153_n_15,grp_xFGradientY3x3_16_4_s_fu_153_n_16,grp_xFGradientY3x3_16_4_s_fu_153_n_17,grp_xFGradientY3x3_16_4_s_fu_153_n_18,grp_xFGradientY3x3_16_4_s_fu_153_n_19,grp_xFGradientY3x3_16_4_s_fu_153_n_20,grp_xFGradientY3x3_16_4_s_fu_153_n_21,grp_xFGradientY3x3_16_4_s_fu_153_n_22,grp_xFGradientY3x3_16_4_s_fu_153_n_23,grp_xFGradientY3x3_16_4_s_fu_153_n_24}),
        .\GradientValuesY_fu_68_reg[0] (ap_loop_init_int_reg),
        .\GradientValuesY_fu_68_reg[0]_0 (\GradientValuesY_fu_68_reg[0]_0 ),
        .\GradientValuesY_fu_68_reg[15] (\GradientValuesY_fu_68_reg[15]_1 ),
        .Q(trunc_ln441_reg_762),
        .ap_clk(ap_clk),
        .\b1_val_read_reg_114_reg[7]_0 (trunc_ln438_reg_767),
        .\out_pix_2_reg_119_reg[7]_0 (trunc_ln433_reg_756),
        .\out_pix_2_reg_119_reg[7]_1 (trunc_ln435_reg_745));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[0]),
        .Q(\i_fu_76_reg[0]_0 ),
        .R(1'b0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[1]),
        .Q(\i_fu_76_reg[1]_0 ),
        .R(1'b0));
  FDRE \k_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(p_0_in),
        .Q(k_fu_80[0]),
        .R(1'b0));
  FDRE \k_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(k_fu_80[1]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [0]),
        .Q(trunc_ln433_reg_756[0]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [1]),
        .Q(trunc_ln433_reg_756[1]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [2]),
        .Q(trunc_ln433_reg_756[2]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [3]),
        .Q(trunc_ln433_reg_756[3]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [4]),
        .Q(trunc_ln433_reg_756[4]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [5]),
        .Q(trunc_ln433_reg_756[5]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [6]),
        .Q(trunc_ln433_reg_756[6]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_756_reg[7]_0 [7]),
        .Q(trunc_ln433_reg_756[7]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [0]),
        .Q(trunc_ln435_reg_745[0]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [1]),
        .Q(trunc_ln435_reg_745[1]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [2]),
        .Q(trunc_ln435_reg_745[2]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [3]),
        .Q(trunc_ln435_reg_745[3]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [4]),
        .Q(trunc_ln435_reg_745[4]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [5]),
        .Q(trunc_ln435_reg_745[5]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [6]),
        .Q(trunc_ln435_reg_745[6]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_745_reg[7]_0 [7]),
        .Q(trunc_ln435_reg_745[7]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [0]),
        .Q(trunc_ln436_reg_751[0]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [1]),
        .Q(trunc_ln436_reg_751[1]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [2]),
        .Q(trunc_ln436_reg_751[2]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [3]),
        .Q(trunc_ln436_reg_751[3]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [4]),
        .Q(trunc_ln436_reg_751[4]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [5]),
        .Q(trunc_ln436_reg_751[5]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [6]),
        .Q(trunc_ln436_reg_751[6]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_751_reg[7]_0 [7]),
        .Q(trunc_ln436_reg_751[7]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [0]),
        .Q(trunc_ln438_reg_767[0]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [1]),
        .Q(trunc_ln438_reg_767[1]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [2]),
        .Q(trunc_ln438_reg_767[2]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [3]),
        .Q(trunc_ln438_reg_767[3]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [4]),
        .Q(trunc_ln438_reg_767[4]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [5]),
        .Q(trunc_ln438_reg_767[5]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [6]),
        .Q(trunc_ln438_reg_767[6]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_767_reg[7]_0 [7]),
        .Q(trunc_ln438_reg_767[7]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [0]),
        .Q(trunc_ln441_reg_762[0]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [1]),
        .Q(trunc_ln441_reg_762[1]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [2]),
        .Q(trunc_ln441_reg_762[2]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [3]),
        .Q(trunc_ln441_reg_762[3]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [4]),
        .Q(trunc_ln441_reg_762[4]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [5]),
        .Q(trunc_ln441_reg_762[5]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [6]),
        .Q(trunc_ln441_reg_762[6]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_762_reg[7]_0 [7]),
        .Q(trunc_ln441_reg_762[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
   (CO,
    ap_done_cache,
    ap_loop_init_int,
    ap_enable_reg_pp0_iter1_reg_0,
    axi_last_reg_194,
    D,
    DI,
    S,
    icmp_ln102_fu_149_p2_carry__2_0,
    icmp_ln102_fu_149_p2_carry__2_1,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_3,
    dst_1_data_empty_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    Q,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    out,
    icmp_ln107_fu_161_p2_carry__1_0,
    icmp_ln107_1_fu_167_p2_carry_0,
    icmp_ln107_1_fu_167_p2_carry_1,
    ap_block_pp0_stage0_subdone,
    SR,
    E);
  output [0:0]CO;
  output ap_done_cache;
  output ap_loop_init_int;
  output ap_enable_reg_pp0_iter1_reg_0;
  output axi_last_reg_194;
  output [0:0]D;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln102_fu_149_p2_carry__2_0;
  input [3:0]icmp_ln102_fu_149_p2_carry__2_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_2;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_loop_init_int_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_3;
  input dst_1_data_empty_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [1:0]Q;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [11:0]out;
  input [31:0]icmp_ln107_fu_161_p2_carry__1_0;
  input [11:0]icmp_ln107_1_fu_167_p2_carry_0;
  input [11:0]icmp_ln107_1_fu_167_p2_carry_1;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire \axi_last_reg_194[0]_i_1_n_9 ;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln102_fu_149_p2_carry__0_n_10;
  wire icmp_ln102_fu_149_p2_carry__0_n_11;
  wire icmp_ln102_fu_149_p2_carry__0_n_12;
  wire icmp_ln102_fu_149_p2_carry__0_n_9;
  wire icmp_ln102_fu_149_p2_carry__1_n_10;
  wire icmp_ln102_fu_149_p2_carry__1_n_11;
  wire icmp_ln102_fu_149_p2_carry__1_n_12;
  wire icmp_ln102_fu_149_p2_carry__1_n_9;
  wire [3:0]icmp_ln102_fu_149_p2_carry__2_0;
  wire [3:0]icmp_ln102_fu_149_p2_carry__2_1;
  wire icmp_ln102_fu_149_p2_carry__2_n_10;
  wire icmp_ln102_fu_149_p2_carry__2_n_11;
  wire icmp_ln102_fu_149_p2_carry__2_n_12;
  wire icmp_ln102_fu_149_p2_carry_n_10;
  wire icmp_ln102_fu_149_p2_carry_n_11;
  wire icmp_ln102_fu_149_p2_carry_n_12;
  wire icmp_ln102_fu_149_p2_carry_n_9;
  wire icmp_ln107_1_fu_167_p2;
  wire [11:0]icmp_ln107_1_fu_167_p2_carry_0;
  wire [11:0]icmp_ln107_1_fu_167_p2_carry_1;
  wire icmp_ln107_1_fu_167_p2_carry_i_1_n_9;
  wire icmp_ln107_1_fu_167_p2_carry_i_2_n_9;
  wire icmp_ln107_1_fu_167_p2_carry_i_3_n_9;
  wire icmp_ln107_1_fu_167_p2_carry_i_4_n_9;
  wire icmp_ln107_1_fu_167_p2_carry_n_10;
  wire icmp_ln107_1_fu_167_p2_carry_n_11;
  wire icmp_ln107_1_fu_167_p2_carry_n_12;
  wire icmp_ln107_fu_161_p2;
  wire icmp_ln107_fu_161_p2_carry__0_i_1_n_9;
  wire icmp_ln107_fu_161_p2_carry__0_i_2_n_9;
  wire icmp_ln107_fu_161_p2_carry__0_i_3_n_9;
  wire icmp_ln107_fu_161_p2_carry__0_i_4_n_9;
  wire icmp_ln107_fu_161_p2_carry__0_n_10;
  wire icmp_ln107_fu_161_p2_carry__0_n_11;
  wire icmp_ln107_fu_161_p2_carry__0_n_12;
  wire icmp_ln107_fu_161_p2_carry__0_n_9;
  wire [31:0]icmp_ln107_fu_161_p2_carry__1_0;
  wire icmp_ln107_fu_161_p2_carry__1_i_1_n_9;
  wire icmp_ln107_fu_161_p2_carry__1_i_2_n_9;
  wire icmp_ln107_fu_161_p2_carry__1_i_3_n_9;
  wire icmp_ln107_fu_161_p2_carry__1_n_11;
  wire icmp_ln107_fu_161_p2_carry__1_n_12;
  wire icmp_ln107_fu_161_p2_carry_i_5_n_9;
  wire icmp_ln107_fu_161_p2_carry_i_6_n_9;
  wire icmp_ln107_fu_161_p2_carry_i_7_n_9;
  wire icmp_ln107_fu_161_p2_carry_i_8_n_9;
  wire icmp_ln107_fu_161_p2_carry_n_10;
  wire icmp_ln107_fu_161_p2_carry_n_11;
  wire icmp_ln107_fu_161_p2_carry_n_12;
  wire icmp_ln107_fu_161_p2_carry_n_9;
  wire [11:0]j_2_fu_155_p2;
  wire \j_fu_72_reg_n_9_[0] ;
  wire \j_fu_72_reg_n_9_[10] ;
  wire \j_fu_72_reg_n_9_[11] ;
  wire \j_fu_72_reg_n_9_[1] ;
  wire \j_fu_72_reg_n_9_[2] ;
  wire \j_fu_72_reg_n_9_[3] ;
  wire \j_fu_72_reg_n_9_[4] ;
  wire \j_fu_72_reg_n_9_[5] ;
  wire \j_fu_72_reg_n_9_[6] ;
  wire \j_fu_72_reg_n_9_[7] ;
  wire \j_fu_72_reg_n_9_[8] ;
  wire \j_fu_72_reg_n_9_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln102_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln102_fu_149_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln102_fu_149_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln102_fu_149_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln107_1_fu_167_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln107_fu_161_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln107_fu_161_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln107_fu_161_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln107_fu_161_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88A8A8A800A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_3),
        .I4(dst_1_data_empty_n),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \axi_last_reg_194[0]_i_1 
       (.I0(icmp_ln107_1_fu_167_p2),
        .I1(icmp_ln107_fu_161_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .I4(axi_last_reg_194),
        .O(\axi_last_reg_194[0]_i_1_n_9 ));
  FDRE \axi_last_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_194[0]_i_1_n_9 ),
        .Q(axi_last_reg_194),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(j_2_fu_155_p2),
        .DI({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\ap_CS_fsm_reg[0] (D),
        .\ap_CS_fsm_reg[1] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .icmp_ln107_fu_161_p2_carry(icmp_ln107_fu_161_p2_carry__1_0[11:0]),
        .icmp_ln107_fu_161_p2_carry_0(icmp_ln107_fu_161_p2_carry_i_8_n_9),
        .icmp_ln107_fu_161_p2_carry_1(icmp_ln107_fu_161_p2_carry_i_7_n_9),
        .icmp_ln107_fu_161_p2_carry_2(icmp_ln107_fu_161_p2_carry_i_6_n_9),
        .icmp_ln107_fu_161_p2_carry_3(icmp_ln107_fu_161_p2_carry_i_5_n_9),
        .\j_fu_72_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\j_fu_72_reg[11] ({\j_fu_72_reg_n_9_[11] ,\j_fu_72_reg_n_9_[10] ,\j_fu_72_reg_n_9_[9] ,\j_fu_72_reg_n_9_[8] ,\j_fu_72_reg_n_9_[7] ,\j_fu_72_reg_n_9_[6] ,\j_fu_72_reg_n_9_[5] ,\j_fu_72_reg_n_9_[4] ,\j_fu_72_reg_n_9_[3] ,\j_fu_72_reg_n_9_[2] ,\j_fu_72_reg_n_9_[1] ,\j_fu_72_reg_n_9_[0] }),
        .out(out),
        .\sub_reg_164_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln102_fu_149_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln102_fu_149_p2_carry_n_9,icmp_ln102_fu_149_p2_carry_n_10,icmp_ln102_fu_149_p2_carry_n_11,icmp_ln102_fu_149_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .O(NLW_icmp_ln102_fu_149_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln102_fu_149_p2_carry__0
       (.CI(icmp_ln102_fu_149_p2_carry_n_9),
        .CO({icmp_ln102_fu_149_p2_carry__0_n_9,icmp_ln102_fu_149_p2_carry__0_n_10,icmp_ln102_fu_149_p2_carry__0_n_11,icmp_ln102_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .O(NLW_icmp_ln102_fu_149_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({S,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln102_fu_149_p2_carry__1
       (.CI(icmp_ln102_fu_149_p2_carry__0_n_9),
        .CO({icmp_ln102_fu_149_p2_carry__1_n_9,icmp_ln102_fu_149_p2_carry__1_n_10,icmp_ln102_fu_149_p2_carry__1_n_11,icmp_ln102_fu_149_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln102_fu_149_p2_carry__2_0),
        .O(NLW_icmp_ln102_fu_149_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln102_fu_149_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln102_fu_149_p2_carry__2
       (.CI(icmp_ln102_fu_149_p2_carry__1_n_9),
        .CO({CO,icmp_ln102_fu_149_p2_carry__2_n_10,icmp_ln102_fu_149_p2_carry__2_n_11,icmp_ln102_fu_149_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(ap_enable_reg_pp0_iter1_reg_1),
        .O(NLW_icmp_ln102_fu_149_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_enable_reg_pp0_iter1_reg_2));
  CARRY4 icmp_ln107_1_fu_167_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln107_1_fu_167_p2,icmp_ln107_1_fu_167_p2_carry_n_10,icmp_ln107_1_fu_167_p2_carry_n_11,icmp_ln107_1_fu_167_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_1_fu_167_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln107_1_fu_167_p2_carry_i_1_n_9,icmp_ln107_1_fu_167_p2_carry_i_2_n_9,icmp_ln107_1_fu_167_p2_carry_i_3_n_9,icmp_ln107_1_fu_167_p2_carry_i_4_n_9}));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln107_1_fu_167_p2_carry_i_1
       (.I0(icmp_ln107_1_fu_167_p2_carry_0[11]),
        .I1(icmp_ln107_1_fu_167_p2_carry_0[10]),
        .I2(icmp_ln107_1_fu_167_p2_carry_1[9]),
        .I3(icmp_ln107_1_fu_167_p2_carry_0[9]),
        .I4(icmp_ln107_1_fu_167_p2_carry_1[10]),
        .I5(icmp_ln107_1_fu_167_p2_carry_1[11]),
        .O(icmp_ln107_1_fu_167_p2_carry_i_1_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln107_1_fu_167_p2_carry_i_2
       (.I0(icmp_ln107_1_fu_167_p2_carry_0[8]),
        .I1(icmp_ln107_1_fu_167_p2_carry_0[7]),
        .I2(icmp_ln107_1_fu_167_p2_carry_1[6]),
        .I3(icmp_ln107_1_fu_167_p2_carry_0[6]),
        .I4(icmp_ln107_1_fu_167_p2_carry_1[7]),
        .I5(icmp_ln107_1_fu_167_p2_carry_1[8]),
        .O(icmp_ln107_1_fu_167_p2_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln107_1_fu_167_p2_carry_i_3
       (.I0(icmp_ln107_1_fu_167_p2_carry_0[5]),
        .I1(icmp_ln107_1_fu_167_p2_carry_0[4]),
        .I2(icmp_ln107_1_fu_167_p2_carry_1[3]),
        .I3(icmp_ln107_1_fu_167_p2_carry_0[3]),
        .I4(icmp_ln107_1_fu_167_p2_carry_1[4]),
        .I5(icmp_ln107_1_fu_167_p2_carry_1[5]),
        .O(icmp_ln107_1_fu_167_p2_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln107_1_fu_167_p2_carry_i_4
       (.I0(icmp_ln107_1_fu_167_p2_carry_0[2]),
        .I1(icmp_ln107_1_fu_167_p2_carry_0[1]),
        .I2(icmp_ln107_1_fu_167_p2_carry_1[0]),
        .I3(icmp_ln107_1_fu_167_p2_carry_0[0]),
        .I4(icmp_ln107_1_fu_167_p2_carry_1[1]),
        .I5(icmp_ln107_1_fu_167_p2_carry_1[2]),
        .O(icmp_ln107_1_fu_167_p2_carry_i_4_n_9));
  CARRY4 icmp_ln107_fu_161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln107_fu_161_p2_carry_n_9,icmp_ln107_fu_161_p2_carry_n_10,icmp_ln107_fu_161_p2_carry_n_11,icmp_ln107_fu_161_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_161_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}));
  CARRY4 icmp_ln107_fu_161_p2_carry__0
       (.CI(icmp_ln107_fu_161_p2_carry_n_9),
        .CO({icmp_ln107_fu_161_p2_carry__0_n_9,icmp_ln107_fu_161_p2_carry__0_n_10,icmp_ln107_fu_161_p2_carry__0_n_11,icmp_ln107_fu_161_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_161_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln107_fu_161_p2_carry__0_i_1_n_9,icmp_ln107_fu_161_p2_carry__0_i_2_n_9,icmp_ln107_fu_161_p2_carry__0_i_3_n_9,icmp_ln107_fu_161_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln107_fu_161_p2_carry__0_i_1
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[22]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[23]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[21]),
        .O(icmp_ln107_fu_161_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln107_fu_161_p2_carry__0_i_2
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[19]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[20]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[18]),
        .O(icmp_ln107_fu_161_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln107_fu_161_p2_carry__0_i_3
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[16]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[17]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[15]),
        .O(icmp_ln107_fu_161_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln107_fu_161_p2_carry__0_i_4
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[13]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[14]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[12]),
        .O(icmp_ln107_fu_161_p2_carry__0_i_4_n_9));
  CARRY4 icmp_ln107_fu_161_p2_carry__1
       (.CI(icmp_ln107_fu_161_p2_carry__0_n_9),
        .CO({NLW_icmp_ln107_fu_161_p2_carry__1_CO_UNCONNECTED[3],icmp_ln107_fu_161_p2,icmp_ln107_fu_161_p2_carry__1_n_11,icmp_ln107_fu_161_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_161_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln107_fu_161_p2_carry__1_i_1_n_9,icmp_ln107_fu_161_p2_carry__1_i_2_n_9,icmp_ln107_fu_161_p2_carry__1_i_3_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_161_p2_carry__1_i_1
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[30]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[31]),
        .O(icmp_ln107_fu_161_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln107_fu_161_p2_carry__1_i_2
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[29]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[28]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[27]),
        .O(icmp_ln107_fu_161_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln107_fu_161_p2_carry__1_i_3
       (.I0(icmp_ln107_fu_161_p2_carry__1_0[25]),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[26]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[24]),
        .O(icmp_ln107_fu_161_p2_carry__1_i_3_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln107_fu_161_p2_carry_i_5
       (.I0(\j_fu_72_reg_n_9_[11] ),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[10]),
        .I2(\j_fu_72_reg_n_9_[9] ),
        .I3(icmp_ln107_fu_161_p2_carry__1_0[9]),
        .I4(\j_fu_72_reg_n_9_[10] ),
        .I5(icmp_ln107_fu_161_p2_carry__1_0[11]),
        .O(icmp_ln107_fu_161_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln107_fu_161_p2_carry_i_6
       (.I0(\j_fu_72_reg_n_9_[8] ),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[7]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[6]),
        .I3(\j_fu_72_reg_n_9_[7] ),
        .I4(\j_fu_72_reg_n_9_[6] ),
        .I5(icmp_ln107_fu_161_p2_carry__1_0[8]),
        .O(icmp_ln107_fu_161_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln107_fu_161_p2_carry_i_7
       (.I0(\j_fu_72_reg_n_9_[5] ),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[4]),
        .I2(\j_fu_72_reg_n_9_[3] ),
        .I3(icmp_ln107_fu_161_p2_carry__1_0[3]),
        .I4(\j_fu_72_reg_n_9_[4] ),
        .I5(icmp_ln107_fu_161_p2_carry__1_0[5]),
        .O(icmp_ln107_fu_161_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln107_fu_161_p2_carry_i_8
       (.I0(\j_fu_72_reg_n_9_[2] ),
        .I1(icmp_ln107_fu_161_p2_carry__1_0[1]),
        .I2(icmp_ln107_fu_161_p2_carry__1_0[0]),
        .I3(\j_fu_72_reg_n_9_[1] ),
        .I4(\j_fu_72_reg_n_9_[0] ),
        .I5(icmp_ln107_fu_161_p2_carry__1_0[2]),
        .O(icmp_ln107_fu_161_p2_carry_i_8_n_9));
  FDRE \j_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[0]),
        .Q(\j_fu_72_reg_n_9_[0] ),
        .R(SR));
  FDRE \j_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[10]),
        .Q(\j_fu_72_reg_n_9_[10] ),
        .R(SR));
  FDRE \j_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[11]),
        .Q(\j_fu_72_reg_n_9_[11] ),
        .R(SR));
  FDRE \j_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[1]),
        .Q(\j_fu_72_reg_n_9_[1] ),
        .R(SR));
  FDRE \j_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[2]),
        .Q(\j_fu_72_reg_n_9_[2] ),
        .R(SR));
  FDRE \j_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[3]),
        .Q(\j_fu_72_reg_n_9_[3] ),
        .R(SR));
  FDRE \j_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[4]),
        .Q(\j_fu_72_reg_n_9_[4] ),
        .R(SR));
  FDRE \j_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[5]),
        .Q(\j_fu_72_reg_n_9_[5] ),
        .R(SR));
  FDRE \j_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[6]),
        .Q(\j_fu_72_reg_n_9_[6] ),
        .R(SR));
  FDRE \j_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[7]),
        .Q(\j_fu_72_reg_n_9_[7] ),
        .R(SR));
  FDRE \j_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[8]),
        .Q(\j_fu_72_reg_n_9_[8] ),
        .R(SR));
  FDRE \j_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[9]),
        .Q(\j_fu_72_reg_n_9_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xfMat2axis_8_0_2160_3840_1_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0] ,
    ap_enable_reg_pp0_iter1,
    CO,
    Q,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    img_out_TLAST,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr0,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    mOutPtr0_0,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    DI,
    S,
    icmp_ln102_fu_149_p2_carry__2,
    icmp_ln102_fu_149_p2_carry__2_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[3]_i_3 ,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    ap_rst_n,
    dst_1_data_empty_n,
    img_out_TREADY,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    out,
    \ap_CS_fsm_reg[3]_i_12_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_sync_channel_write_dst_1_rows_channel0,
    \mOutPtr_reg[0]_2 ,
    ap_sync_channel_write_dst_1_cols_channel0,
    D,
    \sub13_reg_169_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[7] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0);
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0] ;
  output ap_enable_reg_pp0_iter1;
  output [0:0]CO;
  output [2:0]Q;
  output xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  output [0:0]img_out_TLAST;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr0;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  output mOutPtr0_0;
  output [7:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln102_fu_149_p2_carry__2;
  input [3:0]icmp_ln102_fu_149_p2_carry__2_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input ap_rst_n;
  input dst_1_data_empty_n;
  input img_out_TREADY;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input [11:0]out;
  input [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_sync_channel_write_dst_1_rows_channel0;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input ap_sync_channel_write_dst_1_cols_channel0;
  input [31:0]D;
  input [11:0]\sub13_reg_169_reg[11]_0 ;
  input [7:0]\B_V_data_1_payload_B_reg[7] ;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;

  wire [7:0]\B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm[3]_i_24_n_9 ;
  wire \ap_CS_fsm[3]_i_25_n_9 ;
  wire \ap_CS_fsm[3]_i_28_n_9 ;
  wire \ap_CS_fsm[3]_i_29_n_9 ;
  wire \ap_CS_fsm[3]_i_30_n_9 ;
  wire \ap_CS_fsm[3]_i_31_n_9 ;
  wire \ap_CS_fsm[3]_i_32_n_9 ;
  wire \ap_CS_fsm[3]_i_33_n_9 ;
  wire \ap_CS_fsm[3]_i_34_n_9 ;
  wire \ap_CS_fsm[3]_i_35_n_9 ;
  wire \ap_CS_fsm[3]_i_36_n_9 ;
  wire \ap_CS_fsm[3]_i_37_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_cols_channel0;
  wire ap_sync_channel_write_dst_1_rows_channel0;
  wire axi_last_reg_194;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_9 ;
  wire [11:0]i_fu_62_reg;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_13 ;
  wire \i_fu_62_reg[0]_i_2_n_14 ;
  wire \i_fu_62_reg[0]_i_2_n_15 ;
  wire \i_fu_62_reg[0]_i_2_n_16 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_13 ;
  wire \i_fu_62_reg[4]_i_1_n_14 ;
  wire \i_fu_62_reg[4]_i_1_n_15 ;
  wire \i_fu_62_reg[4]_i_1_n_16 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_13 ;
  wire \i_fu_62_reg[8]_i_1_n_14 ;
  wire \i_fu_62_reg[8]_i_1_n_15 ;
  wire \i_fu_62_reg[8]_i_1_n_16 ;
  wire icmp_ln102_fu_149_p2;
  wire [3:0]icmp_ln102_fu_149_p2_carry__2;
  wire [3:0]icmp_ln102_fu_149_p2_carry__2_0;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire j_fu_72;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire [11:0]out;
  wire regslice_both_img_out_V_data_V_U_n_11;
  wire regslice_both_img_out_V_data_V_U_n_13;
  wire regslice_both_img_out_V_data_V_U_n_15;
  wire regslice_both_img_out_V_data_V_U_n_17;
  wire regslice_both_img_out_V_data_V_U_n_18;
  wire regslice_both_img_out_V_data_V_U_n_23;
  wire regslice_both_img_out_V_data_V_U_n_24;
  wire [11:0]sub13_reg_169;
  wire [11:0]\sub13_reg_169_reg[11]_0 ;
  wire [31:0]sub_reg_164;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(i_fu_62_reg[11]),
        .I1(i_fu_62_reg[10]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(i_fu_62_reg[9]),
        .I1(i_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(i_fu_62_reg[11]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I2(i_fu_62_reg[10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_28_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(i_fu_62_reg[9]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I2(i_fu_62_reg[8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_29_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(i_fu_62_reg[7]),
        .I1(i_fu_62_reg[6]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_30_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(i_fu_62_reg[5]),
        .I1(i_fu_62_reg[4]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_31_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(i_fu_62_reg[3]),
        .I1(i_fu_62_reg[2]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_32_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(i_fu_62_reg[1]),
        .I1(i_fu_62_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_33_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(i_fu_62_reg[7]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I2(i_fu_62_reg[6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_34_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(i_fu_62_reg[5]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I2(i_fu_62_reg[4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_35_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(i_fu_62_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I2(i_fu_62_reg[2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_36_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(i_fu_62_reg[1]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I2(i_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_37_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_12 
       (.CI(\ap_CS_fsm_reg[3]_i_21_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[3]_i_12_n_10 ,\ap_CS_fsm_reg[3]_i_12_n_11 ,\ap_CS_fsm_reg[3]_i_12_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm_reg[3]_i_3 ,\ap_CS_fsm[3]_i_24_n_9 ,\ap_CS_fsm[3]_i_25_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[3]_i_3_0 ,\ap_CS_fsm[3]_i_28_n_9 ,\ap_CS_fsm[3]_i_29_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_21_n_9 ,\ap_CS_fsm_reg[3]_i_21_n_10 ,\ap_CS_fsm_reg[3]_i_21_n_11 ,\ap_CS_fsm_reg[3]_i_21_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_30_n_9 ,\ap_CS_fsm[3]_i_31_n_9 ,\ap_CS_fsm[3]_i_32_n_9 ,\ap_CS_fsm[3]_i_33_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_34_n_9 ,\ap_CS_fsm[3]_i_35_n_9 ,\ap_CS_fsm[3]_i_36_n_9 ,\ap_CS_fsm[3]_i_37_n_9 }));
  sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln102_fu_149_p2),
        .D(ap_NS_fsm[1]),
        .DI(DI),
        .E(j_fu_72),
        .Q({Q[2],Q[0]}),
        .S(S),
        .SR(regslice_both_img_out_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_17),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_img_out_V_data_V_U_n_23),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_3(regslice_both_img_out_V_data_V_U_n_18),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(regslice_both_img_out_V_data_V_U_n_13),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln102_fu_149_p2_carry__2_0(icmp_ln102_fu_149_p2_carry__2),
        .icmp_ln102_fu_149_p2_carry__2_1(icmp_ln102_fu_149_p2_carry__2_0),
        .icmp_ln107_1_fu_167_p2_carry_0(i_1_reg_174),
        .icmp_ln107_1_fu_167_p2_carry_1(sub13_reg_169),
        .icmp_ln107_fu_161_p2_carry__1_0(sub_reg_164),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_img_out_V_data_V_U_n_24),
        .Q(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(i_fu_62_reg[0]),
        .O(\i_fu_62[0]_i_3_n_9 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_16 ),
        .Q(i_fu_62_reg[0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 ,\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_13 ,\i_fu_62_reg[0]_i_2_n_14 ,\i_fu_62_reg[0]_i_2_n_15 ,\i_fu_62_reg[0]_i_2_n_16 }),
        .S({i_fu_62_reg[3:1],\i_fu_62[0]_i_3_n_9 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_14 ),
        .Q(i_fu_62_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_13 ),
        .Q(i_fu_62_reg[11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_15 ),
        .Q(i_fu_62_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_14 ),
        .Q(i_fu_62_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_13 ),
        .Q(i_fu_62_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_16 ),
        .Q(i_fu_62_reg[4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_9 ),
        .CO({\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 ,\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_13 ,\i_fu_62_reg[4]_i_1_n_14 ,\i_fu_62_reg[4]_i_1_n_15 ,\i_fu_62_reg[4]_i_1_n_16 }),
        .S(i_fu_62_reg[7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_15 ),
        .Q(i_fu_62_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_14 ),
        .Q(i_fu_62_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_13 ),
        .Q(i_fu_62_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_16 ),
        .Q(i_fu_62_reg[8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_10 ,\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_13 ,\i_fu_62_reg[8]_i_1_n_14 ,\i_fu_62_reg[8]_i_1_n_15 ,\i_fu_62_reg[8]_i_1_n_16 }),
        .S(i_fu_62_reg[11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_15 ),
        .Q(i_fu_62_reg[9]),
        .R(ap_NS_fsm12_out));
  sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2 regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (\B_V_data_1_payload_B_reg[7] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (img_out_TREADY_int_regslice),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_img_out_V_data_V_U_n_17),
        .\B_V_data_1_state_reg[1]_2 (ap_enable_reg_pp0_iter1),
        .CO(icmp_ln102_fu_149_p2),
        .D({ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .E(j_fu_72),
        .Q({ap_CS_fsm_state4,Q}),
        .SR(regslice_both_img_out_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_24),
        .\ap_CS_fsm_reg[2] (regslice_both_img_out_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_img_out_V_data_V_U_n_18),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_out_V_data_V_U_n_13),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_cols_channel0(ap_sync_channel_write_dst_1_cols_channel0),
        .ap_sync_channel_write_dst_1_rows_channel0(ap_sync_channel_write_dst_1_rows_channel0),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(regslice_both_img_out_V_data_V_U_n_23),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .mOutPtr0(mOutPtr0),
        .mOutPtr0_0(mOutPtr0_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(ap_enable_reg_pp0_iter1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_11),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [0]),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(Q[0]),
        .I1(dst_1_cols_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[0]),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
