#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 24 11:15:36 2022
# Process ID: 13860
# Current directory: C:/Xilinx_clase/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log antirrebote.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source antirrebote.tcl
# Log file: C:/Xilinx_clase/Lab1/Lab1.runs/synth_1/antirrebote.vds
# Journal file: C:/Xilinx_clase/Lab1/Lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source antirrebote.tcl -notrace
Command: synth_design -top antirrebote -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15660 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.547 ; gain = 162.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'antirrebote' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote.vhd:10]
WARNING: [Synth 8-614] signal 'valor' is read in the process but is not in the sensitivity list [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'antirrebote' (1#1) [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote.vhd:10]
WARNING: [Synth 8-3331] design antirrebote has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 518.023 ; gain = 224.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 518.023 ; gain = 224.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 518.023 ; gain = 224.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'valor_reg' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 518.023 ; gain = 224.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module antirrebote 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design antirrebote has unconnected port clk
INFO: [Synth 8-3886] merging instance 'c_reg[0]' (LDC) to 'c_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_reg[1]' (LDC) to 'c_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_reg[2]' (LDC) to 'c_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_reg[3]' (LDC) to 'c_reg[4]'
INFO: [Synth 8-3886] merging instance 'c_reg[4]' (LDC) to 'c_reg[5]'
INFO: [Synth 8-3886] merging instance 'c_reg[5]' (LDC) to 'c_reg[6]'
INFO: [Synth 8-3886] merging instance 'c_reg[6]' (LDC) to 'c_reg[7]'
INFO: [Synth 8-3886] merging instance 'c_reg[7]' (LDC) to 'c_reg[8]'
INFO: [Synth 8-3886] merging instance 'c_reg[8]' (LDC) to 'c_reg[9]'
INFO: [Synth 8-3886] merging instance 'c_reg[9]' (LDC) to 'c_reg[10]'
INFO: [Synth 8-3886] merging instance 'c_reg[10]' (LDC) to 'c_reg[11]'
INFO: [Synth 8-3886] merging instance 'c_reg[11]' (LDC) to 'c_reg[12]'
INFO: [Synth 8-3886] merging instance 'c_reg[12]' (LDC) to 'c_reg[13]'
INFO: [Synth 8-3886] merging instance 'c_reg[13]' (LDC) to 'c_reg[14]'
INFO: [Synth 8-3886] merging instance 'c_reg[14]' (LDC) to 'c_reg[15]'
INFO: [Synth 8-3886] merging instance 'c_reg[15]' (LDC) to 'c_reg[16]'
INFO: [Synth 8-3886] merging instance 'c_reg[16]' (LDC) to 'c_reg[17]'
INFO: [Synth 8-3886] merging instance 'c_reg[17]' (LDC) to 'c_reg[18]'
INFO: [Synth 8-3886] merging instance 'c_reg[18]' (LDC) to 'c_reg[19]'
INFO: [Synth 8-3886] merging instance 'c_reg[19]' (LDC) to 'c_reg[20]'
INFO: [Synth 8-3886] merging instance 'c_reg[20]' (LDC) to 'c_reg[21]'
INFO: [Synth 8-3886] merging instance 'c_reg[21]' (LDC) to 'c_reg[22]'
INFO: [Synth 8-3886] merging instance 'c_reg[22]' (LDC) to 'c_reg[23]'
INFO: [Synth 8-3886] merging instance 'c_reg[23]' (LDC) to 'c_reg[24]'
INFO: [Synth 8-3886] merging instance 'c_reg[24]' (LDC) to 'c_reg[25]'
INFO: [Synth 8-3886] merging instance 'c_reg[25]' (LDC) to 'c_reg[26]'
INFO: [Synth 8-3886] merging instance 'c_reg[26]' (LDC) to 'c_reg[27]'
INFO: [Synth 8-3886] merging instance 'c_reg[27]' (LDC) to 'c_reg[28]'
INFO: [Synth 8-3886] merging instance 'c_reg[28]' (LDC) to 'c_reg[29]'
INFO: [Synth 8-3886] merging instance 'c_reg[29]' (LDC) to 'c_reg[30]'
INFO: [Synth 8-3886] merging instance 'c_reg[30]' (LDC) to 'c_reg[31]'
WARNING: [Synth 8-3332] Sequential element (valor_reg) is unused and will be removed from module antirrebote.
WARNING: [Synth 8-3332] Sequential element (c_reg[31]) is unused and will be removed from module antirrebote.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 683.312 ; gain = 390.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 804.992 ; gain = 511.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_clase/Lab1/Lab1.runs/synth_1/antirrebote.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file antirrebote_utilization_synth.rpt -pb antirrebote_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 11:16:09 2022...
