
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000634                       # Number of seconds simulated
sim_ticks                                   634466000                       # Number of ticks simulated
final_tick                                  634466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142628                       # Simulator instruction rate (inst/s)
host_op_rate                                   278705                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44361820                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449424                       # Number of bytes of host memory used
host_seconds                                    14.30                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         218816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             320128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          606                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                606                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         159680739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         344882153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             504562892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    159680739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        159680739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       61128571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             61128571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       61128571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        159680739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        344882153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            565691463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000406434750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1540                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1675                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1675                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 314880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  320192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               107200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     634464000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1675                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.016445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.542793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.868465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          414     32.42%     32.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321     25.14%     57.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          146     11.43%     68.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      6.73%     75.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      4.78%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      2.43%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.90%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      2.19%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          153     11.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.170000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.438220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.694887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             68     68.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            19     19.00%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      6.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.00%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.808728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               83     83.00%     83.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.00%     85.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     12.00%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      3.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           100                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       217856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       104640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 152922300.012924253941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 343369069.422159731388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164926095.330561459064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1675                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58644500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    119397000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13697351500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37023.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34921.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8177523.28                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     85791500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               178041500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17437.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36187.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       496.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    504.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95008.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6033300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3187800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21248640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5517540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             51274350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1376160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       117425130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24424800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         51222780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              315630990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            497.475026                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            518046750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2227000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    197064750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     63602000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      99743000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    257529250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3177300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1658415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13873020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3017160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             53082960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1854720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       109006230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29522880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         50664240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              299662125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            472.306042                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            513206750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3037000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    197294250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     76877750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     103922250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    239034750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  206400                       # Number of BP lookups
system.cpu.branchPred.condPredicted            206400                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10863                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74264                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23060                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74264                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              70950                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3314                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1496                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      822086                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138134                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1787                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           129                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      231100                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           343                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       634466000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1268933                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             274065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2367956                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      206400                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94010                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        901239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22084                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1872                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          106                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          222                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    230865                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3394                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1188697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.862391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.707817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   505435     42.52%     42.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14122      1.19%     43.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52709      4.43%     48.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28977      2.44%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41970      3.53%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30223      2.54%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15352      1.29%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25637      2.16%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   474272     39.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1188697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.162656                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.866100                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   270140                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                253639                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    637430                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16446                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11042                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4491326                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11042                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   280724                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  147582                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4911                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    641376                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                103062                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4439383                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2987                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11590                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14020                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  73846                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5029438                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9799244                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4231734                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3351041                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   534770                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                178                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            140                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67346                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               822051                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              145908                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36933                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12670                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4352263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 308                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4236203                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4041                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          366514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       534863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            244                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1188697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.563737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.835728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              300945     25.32%     25.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               69089      5.81%     31.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              121562     10.23%     41.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               92293      7.76%     49.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              126885     10.67%     59.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115532      9.72%     69.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108116      9.10%     78.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              120985     10.18%     88.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              133290     11.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1188697                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14856      7.30%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17189      8.44%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2629      1.29%     17.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     17.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             82059     40.30%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49756     24.43%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1404      0.69%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   692      0.34%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34971     17.17%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               47      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10423      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1717570     40.55%     40.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10077      0.24%     41.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1586      0.04%     41.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551911     13.03%     54.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  736      0.02%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21926      0.52%     54.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1999      0.05%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381311      9.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                965      0.02%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317502      7.49%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7569      0.18%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.14%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               263557      6.22%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              103973      2.45%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549349     12.97%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35685      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4236203                       # Type of FU issued
system.cpu.iq.rate                           3.338398                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      203642                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048072                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4690146                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2205149                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1703698                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5178640                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2513998                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2489425                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1745669                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2683753                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108900                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52739                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14638                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2514                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           538                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11042                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98918                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3527                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4352571                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               491                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                822051                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               145908                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    658                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2470                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1934                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12559                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14493                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4212642                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806928                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23561                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       945054                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152534                       # Number of branches executed
system.cpu.iew.exec_stores                     138126                       # Number of stores executed
system.cpu.iew.exec_rate                     3.319830                       # Inst execution rate
system.cpu.iew.wb_sent                        4200126                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4193123                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2647221                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4180915                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.304448                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633168                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          366550                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10994                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1131601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.522492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.156756                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       326295     28.83%     28.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129551     11.45%     40.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68807      6.08%     46.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68104      6.02%     52.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        99216      8.77%     61.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        73278      6.48%     67.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62987      5.57%     73.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53501      4.73%     77.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       249862     22.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1131601                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                249862                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5234345                       # The number of ROB reads
system.cpu.rob.rob_writes                     8763369                       # The number of ROB writes
system.cpu.timesIdled                             773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.622065                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.622065                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.607549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.607549                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3845330                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1458473                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3329563                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453507                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    655381                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   818454                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1264116                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1587.319461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              164125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.337316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1587.319461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.775058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.775058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1996                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1956                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1682837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1682837                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       694399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          694399                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130254                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       824653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           824653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       824653                       # number of overall hits
system.cpu.dcache.overall_hits::total          824653                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14037                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1019                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15056                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15056                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15056                       # number of overall misses
system.cpu.dcache.overall_misses::total         15056                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    764818500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    764818500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66618000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66618000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    831436500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    831436500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    831436500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    831436500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       708436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       708436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       839709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       839709                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       839709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       839709                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019814                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007762                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017930                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54485.894422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54485.894422                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65375.858685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65375.858685                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55222.934378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55222.934378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55222.934378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55222.934378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13339                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.715054                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          606                       # number of writebacks
system.cpu.dcache.writebacks::total               606                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11631                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11637                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11637                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2406                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1013                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3419                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    162386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    162386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65308500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65308500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    227695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    227695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    227695000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    227695000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004072                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67492.310889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67492.310889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64470.384995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64470.384995                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66596.958175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66596.958175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66596.958175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66596.958175                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1423                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.983843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               62310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1071                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.179272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.983843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            463311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           463311                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       228573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          228573                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       228573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           228573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       228573                       # number of overall hits
system.cpu.icache.overall_hits::total          228573                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2291                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2291                       # number of overall misses
system.cpu.icache.overall_misses::total          2291                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142547498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142547498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142547498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142547498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142547498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142547498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       230864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       230864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       230864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230864                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009924                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009924                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009924                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009924                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62220.645133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62220.645133                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62220.645133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62220.645133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62220.645133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62220.645133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1468                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.620690                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1071                       # number of writebacks
system.cpu.icache.writebacks::total              1071                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109288998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109288998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109288998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109288998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109288998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109288998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006861                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006861                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006861                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006861                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68995.579545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68995.579545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68995.579545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68995.579545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68995.579545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68995.579545                       # average overall mshr miss latency
system.cpu.icache.replacements                   1071                       # number of replacements
system.membus.snoop_filter.tot_requests          7497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    634466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          606                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1071                       # Transaction distribution
system.membus.trans_dist::CleanEvict              817                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1013                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1013                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2406                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       257600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       257600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  427456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5003                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001399                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037383                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4996     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5003                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15205000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8387997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18073250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
