// Seed: 774330007
module module_0 (
    output uwire id_0
);
  assign {1, id_2[1], 1 + 1, 1 & 1, 1'b0} = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15,
    output wor id_16,
    input wand id_17,
    input supply1 id_18,
    input wand id_19
);
  id_21(
      .id_0({1 !== !id_11{1}})
  );
  assign id_14 = id_4;
  wire id_22;
  module_0(
      id_14
  );
endmodule
