INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/new/freq_div_2_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity freq_div_2_14
INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoryInt
