vendor_name = ModelSim
source_file = 1, /home/segura/MIRI/PA/mipsproc/verilog_test/VerilogTest.v
source_file = 1, /home/segura/MIRI/PA/mipsproc/verilog_test/db/VerilogTest.cbx.xml
design_name = VerilogTest
instance = comp, \F~output , F~output, VerilogTest, 1
instance = comp, \A~input , A~input, VerilogTest, 1
instance = comp, \B~input , B~input, VerilogTest, 1
instance = comp, \F~0 , F~0, VerilogTest, 1
