Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ebf9dcc373f4418182e25079842345d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab_05_Sim_behav xil_defaultlib.Lab_05_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port set [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port set [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Lab_02_Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.v_chk
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff(WIDTH=4)
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.eight_seg
Compiling module xil_defaultlib.Lab_05
Compiling module xil_defaultlib.Lab_05_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab_05_Sim_behav
