# Technology Setup
# Technology used is Sky130
vlsi.core.technology: "hammer.technology.sky130"

vlsi.core.max_threads: 12

# Technology paths
technology.sky130:
  sky130A: "/tools/C/rohankumar/conda-sky130/share/pdk/sky130A"
  sram22_sky130_macros: "/tools/C/rohankumar/sram22_sky130_macros"
  drc_blackbox_srams: true
  lvs_blackbox_srams: true
  # this key is OPTIONAL, no NDA files will be used if it does not point to a valid path
  sky130_nda: "/tools/commercial/skywater/swtech130/skywater-src-nda"

# General Hammer Inputs

# Hammer will auto-generate a CPF for simple power designs; see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock_uncore", period: "20ns", uncertainty: "1ns"}
]

# Generate Make include to aid in flow
vlsi.core.build_system: make


# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "ChipTop"
    type: toplevel
    x: 0
    y: 0
    width: 3588
    height: 5188
    margins:
      left: 249.78
      right: 249.78
      top: 252.08
      bottom: 252.08

  # Place SRAM memory instances
  # dcache
  - path: ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0
    type: hardmacro
    x: 300
    y: 300
    orientation: my90
  - path: ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tag_array_0/tag_array_0_ext/mem_0_0
    type: hardmacro
    x: 470
    y: 845
    orientation: my90

    # icache
  - path: ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0
    type: hardmacro
    x: 2750
    y: 300
    orientation: r270
  - path: ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0
    type: hardmacro
    x: 2750
    y: 620
    orientation: r270
  - path: ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0
    type: hardmacro
    x: 3020
    y: 945
    orientation: r270

# Power Straps
par.power_straps_mode: generate
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.blockage_spacing_top_layer: met3
par.power_to_route_blockage_ratio: 1.2
par.generate_power_straps_options:
  by_tracks:
    strap_layers:
      - met2
      - met3
      - met4
      - met5
    pin_layers:
      - met5
    track_width: 2
    track_spacing: 5
    track_start: 10
    track_start_met5: 1
    power_utilization: 0.2
    power_utilization_met4: 0.1
    power_utilization_met5: 0.1


# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["met2", "met4"], side: "bottom"}
]


# SRAM Compiler compiler options
vlsi.core.sram_generator_tool: "hammer.technology.sky130.sram_compiler"

