
timer_input_capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08006f98  08006f98  00016f98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072c8  080072c8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080072c8  080072c8  000172c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072d0  080072d0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072d0  080072d0  000172d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072d4  080072d4  000172d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080072d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  200001dc  080074b4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  080074b4  000202e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ddd  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000221e  00000000  00000000  00030fe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f08  00000000  00000000  00033208  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000de0  00000000  00000000  00034110  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028184  00000000  00000000  00034ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d039  00000000  00000000  0005d074  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f4c7d  00000000  00000000  0006a0ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015ed2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf8  00000000  00000000  0015eda8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f7c 	.word	0x08006f7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08006f7c 	.word	0x08006f7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08a      	sub	sp, #40	; 0x28
 8000eac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	f107 0314 	add.w	r3, r7, #20
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
 8000ebc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec2:	4a2a      	ldr	r2, [pc, #168]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ec4:	f043 0304 	orr.w	r3, r3, #4
 8000ec8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eca:	4b28      	ldr	r3, [pc, #160]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ece:	f003 0304 	and.w	r3, r3, #4
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ed6:	4b25      	ldr	r3, [pc, #148]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eda:	4a24      	ldr	r2, [pc, #144]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee2:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eee:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	4a1e      	ldr	r2, [pc, #120]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000efa:	4b1c      	ldr	r3, [pc, #112]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0a:	4a18      	ldr	r2, [pc, #96]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f12:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <MX_GPIO_Init+0xc4>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2120      	movs	r1, #32
 8000f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f26:	f000 fed1 	bl	8001ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f30:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <MX_GPIO_Init+0xc8>)
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	480d      	ldr	r0, [pc, #52]	; (8000f74 <MX_GPIO_Init+0xcc>)
 8000f40:	f000 fd1c 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f44:	2320      	movs	r3, #32
 8000f46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	2300      	movs	r3, #0
 8000f52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5e:	f000 fd0d 	bl	800197c <HAL_GPIO_Init>

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	; 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	10210000 	.word	0x10210000
 8000f74:	48000800 	.word	0x48000800

08000f78 <_write>:
volatile int period;

/**
 * @brief function for printing using UART
 */
int _write(int file, char *ptr, int len) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 50);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	2332      	movs	r3, #50	; 0x32
 8000f8a:	68b9      	ldr	r1, [r7, #8]
 8000f8c:	4803      	ldr	r0, [pc, #12]	; (8000f9c <_write+0x24>)
 8000f8e:	f003 f81b 	bl	8003fc8 <HAL_UART_Transmit>
    return len;
 8000f92:	687b      	ldr	r3, [r7, #4]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000258 	.word	0x20000258

08000fa0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
    if (htim == &htim5) {
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a0d      	ldr	r2, [pc, #52]	; (8000fe0 <HAL_TIM_IC_CaptureCallback+0x40>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d110      	bne.n	8000fd2 <HAL_TIM_IC_CaptureCallback+0x32>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	7f1b      	ldrb	r3, [r3, #28]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d10c      	bne.n	8000fd2 <HAL_TIM_IC_CaptureCallback+0x32>
            period = __HAL_TIM_GET_COMPARE(&htim5, TIM_CHANNEL_1);
 8000fb8:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <HAL_TIM_IC_CaptureCallback+0x40>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000fc2:	601a      	str	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim5, 0);
 8000fc4:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <HAL_TIM_IC_CaptureCallback+0x40>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	625a      	str	r2, [r3, #36]	; 0x24
            flag = 1;
 8000fcc:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	601a      	str	r2, [r3, #0]
        }
    }
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	2000020c 	.word	0x2000020c
 8000fe4:	20000208 	.word	0x20000208
 8000fe8:	20000204 	.word	0x20000204

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b598      	push	{r3, r4, r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff0:	f000 fb14 	bl	800161c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff4:	f000 f842 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff8:	f7ff ff56 	bl	8000ea8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ffc:	f000 fa72 	bl	80014e4 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8001000:	f000 f9d2 	bl	80013a8 <MX_TIM5_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  flag = 0;
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <main+0x78>)
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 800100a:	2100      	movs	r1, #0
 800100c:	4816      	ldr	r0, [pc, #88]	; (8001068 <main+0x7c>)
 800100e:	f002 f9e5 	bl	80033dc <HAL_TIM_IC_Start_IT>
  while (1)
  {
	  if (flag == 1) {
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <main+0x78>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d120      	bne.n	800105c <main+0x70>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800101a:	2120      	movs	r1, #32
 800101c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001020:	f000 fe6c 	bl	8001cfc <HAL_GPIO_TogglePin>
		  printf("Edge detected after %.8f seconds\r\n", (float) period * 250 /1000000000);
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <main+0x80>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	ee07 3a90 	vmov	s15, r3
 800102c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001030:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001070 <main+0x84>
 8001034:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001038:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001074 <main+0x88>
 800103c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001040:	ee16 0a90 	vmov	r0, s13
 8001044:	f7ff fa80 	bl	8000548 <__aeabi_f2d>
 8001048:	4603      	mov	r3, r0
 800104a:	460c      	mov	r4, r1
 800104c:	461a      	mov	r2, r3
 800104e:	4623      	mov	r3, r4
 8001050:	4809      	ldr	r0, [pc, #36]	; (8001078 <main+0x8c>)
 8001052:	f004 f8c7 	bl	80051e4 <iprintf>
		  flag = 0;
 8001056:	4b03      	ldr	r3, [pc, #12]	; (8001064 <main+0x78>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
	  }

	  HAL_Delay(10);
 800105c:	200a      	movs	r0, #10
 800105e:	f000 fb59 	bl	8001714 <HAL_Delay>
	  if (flag == 1) {
 8001062:	e7d6      	b.n	8001012 <main+0x26>
 8001064:	20000204 	.word	0x20000204
 8001068:	2000020c 	.word	0x2000020c
 800106c:	20000208 	.word	0x20000208
 8001070:	437a0000 	.word	0x437a0000
 8001074:	4e6e6b28 	.word	0x4e6e6b28
 8001078:	08006f98 	.word	0x08006f98

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b0b8      	sub	sp, #224	; 0xe0
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001086:	2244      	movs	r2, #68	; 0x44
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f003 fc46 	bl	800491c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a0:	463b      	mov	r3, r7
 80010a2:	2288      	movs	r2, #136	; 0x88
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f003 fc38 	bl	800491c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010ac:	2302      	movs	r3, #2
 80010ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ba:	2310      	movs	r3, #16
 80010bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010c0:	2302      	movs	r3, #2
 80010c2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010c6:	2302      	movs	r3, #2
 80010c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010cc:	2301      	movs	r3, #1
 80010ce:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010d2:	230a      	movs	r3, #10
 80010d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010d8:	2307      	movs	r3, #7
 80010da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010e4:	2302      	movs	r3, #2
 80010e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fe82 	bl	8001df8 <HAL_RCC_OscConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010fa:	f000 f834 	bl	8001166 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fe:	230f      	movs	r3, #15
 8001100:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001104:	2303      	movs	r3, #3
 8001106:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800111c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001120:	2104      	movs	r1, #4
 8001122:	4618      	mov	r0, r3
 8001124:	f001 fa4e 	bl	80025c4 <HAL_RCC_ClockConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800112e:	f000 f81a 	bl	8001166 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001132:	2302      	movs	r3, #2
 8001134:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001136:	2300      	movs	r3, #0
 8001138:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800113a:	463b      	mov	r3, r7
 800113c:	4618      	mov	r0, r3
 800113e:	f001 fc45 	bl	80029cc <HAL_RCCEx_PeriphCLKConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001148:	f000 f80d 	bl	8001166 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800114c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001150:	f000 fdfc 	bl	8001d4c <HAL_PWREx_ControlVoltageScaling>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800115a:	f000 f804 	bl	8001166 <Error_Handler>
  }
}
 800115e:	bf00      	nop
 8001160:	37e0      	adds	r7, #224	; 0xe0
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <HAL_MspInit+0x44>)
 800117c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800117e:	4a0e      	ldr	r2, [pc, #56]	; (80011b8 <HAL_MspInit+0x44>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6613      	str	r3, [r2, #96]	; 0x60
 8001186:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <HAL_MspInit+0x44>)
 8001188:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <HAL_MspInit+0x44>)
 8001194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001196:	4a08      	ldr	r2, [pc, #32]	; (80011b8 <HAL_MspInit+0x44>)
 8001198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800119c:	6593      	str	r3, [r2, #88]	; 0x58
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <HAL_MspInit+0x44>)
 80011a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000

080011bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr

080011ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ca:	b480      	push	{r7}
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ce:	e7fe      	b.n	80011ce <HardFault_Handler+0x4>

080011d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <MemManage_Handler+0x4>

080011d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011da:	e7fe      	b.n	80011da <BusFault_Handler+0x4>

080011dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <UsageFault_Handler+0x4>

080011e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011f4:	bf00      	nop
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001210:	f000 fa60 	bl	80016d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}

08001218 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800121c:	4802      	ldr	r0, [pc, #8]	; (8001228 <TIM5_IRQHandler+0x10>)
 800121e:	f002 fa1f 	bl	8003660 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000020c 	.word	0x2000020c

0800122c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e00a      	b.n	8001254 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800123e:	f3af 8000 	nop.w
 8001242:	4601      	mov	r1, r0
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	60ba      	str	r2, [r7, #8]
 800124a:	b2ca      	uxtb	r2, r1
 800124c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf0      	blt.n	800123e <_read+0x12>
	}

return len;
 800125c:	687b      	ldr	r3, [r7, #4]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
	return -1;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800128e:	605a      	str	r2, [r3, #4]
	return 0;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <_isatty>:

int _isatty(int file)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
	return 1;
 80012a6:	2301      	movs	r3, #1
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
	return 0;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d8:	4a14      	ldr	r2, [pc, #80]	; (800132c <_sbrk+0x5c>)
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <_sbrk+0x60>)
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e4:	4b13      	ldr	r3, [pc, #76]	; (8001334 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <_sbrk+0x64>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <_sbrk+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <_sbrk+0x64>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d207      	bcs.n	8001310 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001300:	f003 fae2 	bl	80048c8 <__errno>
 8001304:	4602      	mov	r2, r0
 8001306:	230c      	movs	r3, #12
 8001308:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e009      	b.n	8001324 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001310:	4b08      	ldr	r3, [pc, #32]	; (8001334 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001316:	4b07      	ldr	r3, [pc, #28]	; (8001334 <_sbrk+0x64>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	4a05      	ldr	r2, [pc, #20]	; (8001334 <_sbrk+0x64>)
 8001320:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20018000 	.word	0x20018000
 8001330:	00000400 	.word	0x00000400
 8001334:	200001f8 	.word	0x200001f8
 8001338:	200002e0 	.word	0x200002e0

0800133c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001340:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <SystemInit+0x64>)
 8001342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <SystemInit+0x64>)
 8001348:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800134c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001350:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <SystemInit+0x68>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a13      	ldr	r2, [pc, #76]	; (80013a4 <SystemInit+0x68>)
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <SystemInit+0x68>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <SystemInit+0x68>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <SystemInit+0x68>)
 8001368:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800136c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001370:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <SystemInit+0x68>)
 8001374:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001378:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <SystemInit+0x68>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a09      	ldr	r2, [pc, #36]	; (80013a4 <SystemInit+0x68>)
 8001380:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001384:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <SystemInit+0x68>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <SystemInit+0x64>)
 800138e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001392:	609a      	str	r2, [r3, #8]
#endif
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00
 80013a4:	40021000 	.word	0x40021000

080013a8 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]

  htim5.Instance = TIM5;
 80013c6:	4b20      	ldr	r3, [pc, #128]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013c8:	4a20      	ldr	r2, [pc, #128]	; (800144c <MX_TIM5_Init+0xa4>)
 80013ca:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = TIM5_PRESCALER;
 80013cc:	4b1e      	ldr	r3, [pc, #120]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013ce:	2213      	movs	r2, #19
 80013d0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d2:	4b1d      	ldr	r3, [pc, #116]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = TIM5_PERIOD;
 80013d8:	4b1b      	ldr	r3, [pc, #108]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013da:	f04f 32ff 	mov.w	r2, #4294967295
 80013de:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e0:	4b19      	ldr	r3, [pc, #100]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80013ec:	4816      	ldr	r0, [pc, #88]	; (8001448 <MX_TIM5_Init+0xa0>)
 80013ee:	f001 ff9d 	bl	800332c <HAL_TIM_IC_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80013f8:	f7ff feb5 	bl	8001166 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4619      	mov	r1, r3
 800140a:	480f      	ldr	r0, [pc, #60]	; (8001448 <MX_TIM5_Init+0xa0>)
 800140c:	f002 fce8 	bl	8003de0 <HAL_TIMEx_MasterConfigSynchronization>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8001416:	f7ff fea6 	bl	8001166 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800141a:	2302      	movs	r3, #2
 800141c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800141e:	2301      	movs	r3, #1
 8001420:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800142a:	1d3b      	adds	r3, r7, #4
 800142c:	2200      	movs	r2, #0
 800142e:	4619      	mov	r1, r3
 8001430:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_TIM5_Init+0xa0>)
 8001432:	f002 fa34 	bl	800389e <HAL_TIM_IC_ConfigChannel>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 800143c:	f7ff fe93 	bl	8001166 <Error_Handler>
  }

}
 8001440:	bf00      	nop
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2000020c 	.word	0x2000020c
 800144c:	40000c00 	.word	0x40000c00

08001450 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	; 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM5)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a1b      	ldr	r2, [pc, #108]	; (80014dc <HAL_TIM_IC_MspInit+0x8c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d130      	bne.n	80014d4 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001472:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <HAL_TIM_IC_MspInit+0x90>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001476:	4a1a      	ldr	r2, [pc, #104]	; (80014e0 <HAL_TIM_IC_MspInit+0x90>)
 8001478:	f043 0308 	orr.w	r3, r3, #8
 800147c:	6593      	str	r3, [r2, #88]	; 0x58
 800147e:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <HAL_TIM_IC_MspInit+0x90>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <HAL_TIM_IC_MspInit+0x90>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	4a14      	ldr	r2, [pc, #80]	; (80014e0 <HAL_TIM_IC_MspInit+0x90>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001496:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <HAL_TIM_IC_MspInit+0x90>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014a2:	2301      	movs	r3, #1
 80014a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a6:	2302      	movs	r3, #2
 80014a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80014b2:	2302      	movs	r3, #2
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c0:	f000 fa5c 	bl	800197c <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2100      	movs	r1, #0
 80014c8:	2032      	movs	r0, #50	; 0x32
 80014ca:	f000 fa20 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80014ce:	2032      	movs	r0, #50	; 0x32
 80014d0:	f000 fa39 	bl	8001946 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80014d4:	bf00      	nop
 80014d6:	3728      	adds	r7, #40	; 0x28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40000c00 	.word	0x40000c00
 80014e0:	40021000 	.word	0x40021000

080014e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <MX_USART2_UART_Init+0x58>)
 80014ea:	4a15      	ldr	r2, [pc, #84]	; (8001540 <MX_USART2_UART_Init+0x5c>)
 80014ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ee:	4b13      	ldr	r3, [pc, #76]	; (800153c <MX_USART2_UART_Init+0x58>)
 80014f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <MX_USART2_UART_Init+0x58>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_USART2_UART_Init+0x58>)
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <MX_USART2_UART_Init+0x58>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_USART2_UART_Init+0x58>)
 800150a:	220c      	movs	r2, #12
 800150c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150e:	4b0b      	ldr	r3, [pc, #44]	; (800153c <MX_USART2_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <MX_USART2_UART_Init+0x58>)
 8001516:	2200      	movs	r2, #0
 8001518:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <MX_USART2_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <MX_USART2_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001526:	4805      	ldr	r0, [pc, #20]	; (800153c <MX_USART2_UART_Init+0x58>)
 8001528:	f002 fd00 	bl	8003f2c <HAL_UART_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001532:	f7ff fe18 	bl	8001166 <Error_Handler>
  }

}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000258 	.word	0x20000258
 8001540:	40004400 	.word	0x40004400

08001544 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	; 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a17      	ldr	r2, [pc, #92]	; (80015c0 <HAL_UART_MspInit+0x7c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d128      	bne.n	80015b8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001566:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <HAL_UART_MspInit+0x80>)
 8001568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156a:	4a16      	ldr	r2, [pc, #88]	; (80015c4 <HAL_UART_MspInit+0x80>)
 800156c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001570:	6593      	str	r3, [r2, #88]	; 0x58
 8001572:	4b14      	ldr	r3, [pc, #80]	; (80015c4 <HAL_UART_MspInit+0x80>)
 8001574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <HAL_UART_MspInit+0x80>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <HAL_UART_MspInit+0x80>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	64d3      	str	r3, [r2, #76]	; 0x4c
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <HAL_UART_MspInit+0x80>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001596:	230c      	movs	r3, #12
 8001598:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a2:	2303      	movs	r3, #3
 80015a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a6:	2307      	movs	r3, #7
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4619      	mov	r1, r3
 80015b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b4:	f000 f9e2 	bl	800197c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015b8:	bf00      	nop
 80015ba:	3728      	adds	r7, #40	; 0x28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40004400 	.word	0x40004400
 80015c4:	40021000 	.word	0x40021000

080015c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001600 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015cc:	f7ff feb6 	bl	800133c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80015d0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80015d2:	e003      	b.n	80015dc <LoopCopyDataInit>

080015d4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80015d6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80015d8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80015da:	3104      	adds	r1, #4

080015dc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80015dc:	480a      	ldr	r0, [pc, #40]	; (8001608 <LoopForever+0xa>)
	ldr	r3, =_edata
 80015de:	4b0b      	ldr	r3, [pc, #44]	; (800160c <LoopForever+0xe>)
	adds	r2, r0, r1
 80015e0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80015e2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80015e4:	d3f6      	bcc.n	80015d4 <CopyDataInit>
	ldr	r2, =_sbss
 80015e6:	4a0a      	ldr	r2, [pc, #40]	; (8001610 <LoopForever+0x12>)
	b	LoopFillZerobss
 80015e8:	e002      	b.n	80015f0 <LoopFillZerobss>

080015ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80015ea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80015ec:	f842 3b04 	str.w	r3, [r2], #4

080015f0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80015f0:	4b08      	ldr	r3, [pc, #32]	; (8001614 <LoopForever+0x16>)
	cmp	r2, r3
 80015f2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80015f4:	d3f9      	bcc.n	80015ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015f6:	f003 f96d 	bl	80048d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015fa:	f7ff fcf7 	bl	8000fec <main>

080015fe <LoopForever>:

LoopForever:
    b LoopForever
 80015fe:	e7fe      	b.n	80015fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001600:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001604:	080072d8 	.word	0x080072d8
	ldr	r0, =_sdata
 8001608:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800160c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001610:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001614:	200002e0 	.word	0x200002e0

08001618 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001618:	e7fe      	b.n	8001618 <ADC1_2_IRQHandler>
	...

0800161c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <HAL_Init+0x3c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a0b      	ldr	r2, [pc, #44]	; (8001658 <HAL_Init+0x3c>)
 800162c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001630:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001632:	2003      	movs	r0, #3
 8001634:	f000 f960 	bl	80018f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001638:	2000      	movs	r0, #0
 800163a:	f000 f80f 	bl	800165c <HAL_InitTick>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	71fb      	strb	r3, [r7, #7]
 8001648:	e001      	b.n	800164e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800164a:	f7ff fd93 	bl	8001174 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800164e:	79fb      	ldrb	r3, [r7, #7]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40022000 	.word	0x40022000

0800165c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001664:	2300      	movs	r3, #0
 8001666:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <HAL_InitTick+0x6c>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d023      	beq.n	80016b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001670:	4b16      	ldr	r3, [pc, #88]	; (80016cc <HAL_InitTick+0x70>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <HAL_InitTick+0x6c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	4619      	mov	r1, r3
 800167a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800167e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001682:	fbb2 f3f3 	udiv	r3, r2, r3
 8001686:	4618      	mov	r0, r3
 8001688:	f000 f96b 	bl	8001962 <HAL_SYSTICK_Config>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10f      	bne.n	80016b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2b0f      	cmp	r3, #15
 8001696:	d809      	bhi.n	80016ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001698:	2200      	movs	r2, #0
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	f04f 30ff 	mov.w	r0, #4294967295
 80016a0:	f000 f935 	bl	800190e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016a4:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <HAL_InitTick+0x74>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6013      	str	r3, [r2, #0]
 80016aa:	e007      	b.n	80016bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	e004      	b.n	80016bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	73fb      	strb	r3, [r7, #15]
 80016b6:	e001      	b.n	80016bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000008 	.word	0x20000008
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000004 	.word	0x20000004

080016d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_IncTick+0x20>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_IncTick+0x24>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	4a04      	ldr	r2, [pc, #16]	; (80016f8 <HAL_IncTick+0x24>)
 80016e6:	6013      	str	r3, [r2, #0]
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	20000008 	.word	0x20000008
 80016f8:	200002d8 	.word	0x200002d8

080016fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001700:	4b03      	ldr	r3, [pc, #12]	; (8001710 <HAL_GetTick+0x14>)
 8001702:	681b      	ldr	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	200002d8 	.word	0x200002d8

08001714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800171c:	f7ff ffee 	bl	80016fc <HAL_GetTick>
 8001720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800172c:	d005      	beq.n	800173a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800172e:	4b09      	ldr	r3, [pc, #36]	; (8001754 <HAL_Delay+0x40>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	461a      	mov	r2, r3
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4413      	add	r3, r2
 8001738:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800173a:	bf00      	nop
 800173c:	f7ff ffde 	bl	80016fc <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	429a      	cmp	r2, r3
 800174a:	d8f7      	bhi.n	800173c <HAL_Delay+0x28>
  {
  }
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000008 	.word	0x20000008

08001758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <__NVIC_SetPriorityGrouping+0x44>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001774:	4013      	ands	r3, r2
 8001776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001780:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178a:	4a04      	ldr	r2, [pc, #16]	; (800179c <__NVIC_SetPriorityGrouping+0x44>)
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	60d3      	str	r3, [r2, #12]
}
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a4:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <__NVIC_GetPriorityGrouping+0x18>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	0a1b      	lsrs	r3, r3, #8
 80017aa:	f003 0307 	and.w	r3, r3, #7
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	db0b      	blt.n	80017e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	f003 021f 	and.w	r2, r3, #31
 80017d4:	4907      	ldr	r1, [pc, #28]	; (80017f4 <__NVIC_EnableIRQ+0x38>)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	095b      	lsrs	r3, r3, #5
 80017dc:	2001      	movs	r0, #1
 80017de:	fa00 f202 	lsl.w	r2, r0, r2
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000e100 	.word	0xe000e100

080017f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	6039      	str	r1, [r7, #0]
 8001802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001808:	2b00      	cmp	r3, #0
 800180a:	db0a      	blt.n	8001822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	b2da      	uxtb	r2, r3
 8001810:	490c      	ldr	r1, [pc, #48]	; (8001844 <__NVIC_SetPriority+0x4c>)
 8001812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001816:	0112      	lsls	r2, r2, #4
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	440b      	add	r3, r1
 800181c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001820:	e00a      	b.n	8001838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4908      	ldr	r1, [pc, #32]	; (8001848 <__NVIC_SetPriority+0x50>)
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	3b04      	subs	r3, #4
 8001830:	0112      	lsls	r2, r2, #4
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	440b      	add	r3, r1
 8001836:	761a      	strb	r2, [r3, #24]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000e100 	.word	0xe000e100
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800184c:	b480      	push	{r7}
 800184e:	b089      	sub	sp, #36	; 0x24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f1c3 0307 	rsb	r3, r3, #7
 8001866:	2b04      	cmp	r3, #4
 8001868:	bf28      	it	cs
 800186a:	2304      	movcs	r3, #4
 800186c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3304      	adds	r3, #4
 8001872:	2b06      	cmp	r3, #6
 8001874:	d902      	bls.n	800187c <NVIC_EncodePriority+0x30>
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	3b03      	subs	r3, #3
 800187a:	e000      	b.n	800187e <NVIC_EncodePriority+0x32>
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	f04f 32ff 	mov.w	r2, #4294967295
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43da      	mvns	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	401a      	ands	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001894:	f04f 31ff 	mov.w	r1, #4294967295
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	43d9      	mvns	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a4:	4313      	orrs	r3, r2
         );
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3724      	adds	r7, #36	; 0x24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018c4:	d301      	bcc.n	80018ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00f      	b.n	80018ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <SysTick_Config+0x40>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d2:	210f      	movs	r1, #15
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f7ff ff8e 	bl	80017f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <SysTick_Config+0x40>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SysTick_Config+0x40>)
 80018e4:	2207      	movs	r2, #7
 80018e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	e000e010 	.word	0xe000e010

080018f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ff29 	bl	8001758 <__NVIC_SetPriorityGrouping>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
 800191a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001920:	f7ff ff3e 	bl	80017a0 <__NVIC_GetPriorityGrouping>
 8001924:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	6978      	ldr	r0, [r7, #20]
 800192c:	f7ff ff8e 	bl	800184c <NVIC_EncodePriority>
 8001930:	4602      	mov	r2, r0
 8001932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff5d 	bl	80017f8 <__NVIC_SetPriority>
}
 800193e:	bf00      	nop
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff31 	bl	80017bc <__NVIC_EnableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ffa2 	bl	80018b4 <SysTick_Config>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800197c:	b480      	push	{r7}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800198a:	e17f      	b.n	8001c8c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	2101      	movs	r1, #1
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	4013      	ands	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 8171 	beq.w	8001c86 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d00b      	beq.n	80019c4 <HAL_GPIO_Init+0x48>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d007      	beq.n	80019c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019b8:	2b11      	cmp	r3, #17
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	2b12      	cmp	r3, #18
 80019c2:	d130      	bne.n	8001a26 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	2203      	movs	r2, #3
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4013      	ands	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019fa:	2201      	movs	r2, #1
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43db      	mvns	r3, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	091b      	lsrs	r3, r3, #4
 8001a10:	f003 0201 	and.w	r2, r3, #1
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d118      	bne.n	8001a64 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001a38:	2201      	movs	r2, #1
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	43db      	mvns	r3, r3
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	4013      	ands	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	08db      	lsrs	r3, r3, #3
 8001a4e:	f003 0201 	and.w	r2, r3, #1
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	2203      	movs	r2, #3
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_Init+0x128>
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b12      	cmp	r3, #18
 8001aa2:	d123      	bne.n	8001aec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	08da      	lsrs	r2, r3, #3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3208      	adds	r2, #8
 8001aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	220f      	movs	r2, #15
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	691a      	ldr	r2, [r3, #16]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	08da      	lsrs	r2, r3, #3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3208      	adds	r2, #8
 8001ae6:	6939      	ldr	r1, [r7, #16]
 8001ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	2203      	movs	r2, #3
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	43db      	mvns	r3, r3
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	4013      	ands	r3, r2
 8001b02:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 0203 	and.w	r2, r3, #3
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f000 80ac 	beq.w	8001c86 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2e:	4b5e      	ldr	r3, [pc, #376]	; (8001ca8 <HAL_GPIO_Init+0x32c>)
 8001b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b32:	4a5d      	ldr	r2, [pc, #372]	; (8001ca8 <HAL_GPIO_Init+0x32c>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	6613      	str	r3, [r2, #96]	; 0x60
 8001b3a:	4b5b      	ldr	r3, [pc, #364]	; (8001ca8 <HAL_GPIO_Init+0x32c>)
 8001b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	60bb      	str	r3, [r7, #8]
 8001b44:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b46:	4a59      	ldr	r2, [pc, #356]	; (8001cac <HAL_GPIO_Init+0x330>)
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	089b      	lsrs	r3, r3, #2
 8001b4c:	3302      	adds	r3, #2
 8001b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b52:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	f003 0303 	and.w	r3, r3, #3
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	220f      	movs	r2, #15
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43db      	mvns	r3, r3
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4013      	ands	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b70:	d025      	beq.n	8001bbe <HAL_GPIO_Init+0x242>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a4e      	ldr	r2, [pc, #312]	; (8001cb0 <HAL_GPIO_Init+0x334>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d01f      	beq.n	8001bba <HAL_GPIO_Init+0x23e>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a4d      	ldr	r2, [pc, #308]	; (8001cb4 <HAL_GPIO_Init+0x338>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d019      	beq.n	8001bb6 <HAL_GPIO_Init+0x23a>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a4c      	ldr	r2, [pc, #304]	; (8001cb8 <HAL_GPIO_Init+0x33c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d013      	beq.n	8001bb2 <HAL_GPIO_Init+0x236>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a4b      	ldr	r2, [pc, #300]	; (8001cbc <HAL_GPIO_Init+0x340>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d00d      	beq.n	8001bae <HAL_GPIO_Init+0x232>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a4a      	ldr	r2, [pc, #296]	; (8001cc0 <HAL_GPIO_Init+0x344>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d007      	beq.n	8001baa <HAL_GPIO_Init+0x22e>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a49      	ldr	r2, [pc, #292]	; (8001cc4 <HAL_GPIO_Init+0x348>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d101      	bne.n	8001ba6 <HAL_GPIO_Init+0x22a>
 8001ba2:	2306      	movs	r3, #6
 8001ba4:	e00c      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001ba6:	2307      	movs	r3, #7
 8001ba8:	e00a      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001baa:	2305      	movs	r3, #5
 8001bac:	e008      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001bae:	2304      	movs	r3, #4
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e004      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e002      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e000      	b.n	8001bc0 <HAL_GPIO_Init+0x244>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	697a      	ldr	r2, [r7, #20]
 8001bc2:	f002 0203 	and.w	r2, r2, #3
 8001bc6:	0092      	lsls	r2, r2, #2
 8001bc8:	4093      	lsls	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bd0:	4936      	ldr	r1, [pc, #216]	; (8001cac <HAL_GPIO_Init+0x330>)
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	089b      	lsrs	r3, r3, #2
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bde:	4b3a      	ldr	r3, [pc, #232]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43db      	mvns	r3, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c02:	4a31      	ldr	r2, [pc, #196]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001c08:	4b2f      	ldr	r3, [pc, #188]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4013      	ands	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c2c:	4a26      	ldr	r2, [pc, #152]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c32:	4b25      	ldr	r3, [pc, #148]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c56:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d003      	beq.n	8001c80 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c80:	4a11      	ldr	r2, [pc, #68]	; (8001cc8 <HAL_GPIO_Init+0x34c>)
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	fa22 f303 	lsr.w	r3, r2, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f47f ae78 	bne.w	800198c <HAL_GPIO_Init+0x10>
  }
}
 8001c9c:	bf00      	nop
 8001c9e:	371c      	adds	r7, #28
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	40010000 	.word	0x40010000
 8001cb0:	48000400 	.word	0x48000400
 8001cb4:	48000800 	.word	0x48000800
 8001cb8:	48000c00 	.word	0x48000c00
 8001cbc:	48001000 	.word	0x48001000
 8001cc0:	48001400 	.word	0x48001400
 8001cc4:	48001800 	.word	0x48001800
 8001cc8:	40010400 	.word	0x40010400

08001ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	807b      	strh	r3, [r7, #2]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cdc:	787b      	ldrb	r3, [r7, #1]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ce2:	887a      	ldrh	r2, [r7, #2]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ce8:	e002      	b.n	8001cf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cea:	887a      	ldrh	r2, [r7, #2]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d0e:	887a      	ldrh	r2, [r7, #2]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4013      	ands	r3, r2
 8001d14:	041a      	lsls	r2, r3, #16
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	43d9      	mvns	r1, r3
 8001d1a:	887b      	ldrh	r3, [r7, #2]
 8001d1c:	400b      	ands	r3, r1
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	619a      	str	r2, [r3, #24]
}
 8001d24:	bf00      	nop
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d34:	4b04      	ldr	r3, [pc, #16]	; (8001d48 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40007000 	.word	0x40007000

08001d4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d5a:	d130      	bne.n	8001dbe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d5c:	4b23      	ldr	r3, [pc, #140]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d68:	d038      	beq.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d6a:	4b20      	ldr	r3, [pc, #128]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d72:	4a1e      	ldr	r2, [pc, #120]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d78:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d7a:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2232      	movs	r2, #50	; 0x32
 8001d80:	fb02 f303 	mul.w	r3, r2, r3
 8001d84:	4a1b      	ldr	r2, [pc, #108]	; (8001df4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0c9b      	lsrs	r3, r3, #18
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d90:	e002      	b.n	8001d98 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	3b01      	subs	r3, #1
 8001d96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d9a:	695b      	ldr	r3, [r3, #20]
 8001d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001da4:	d102      	bne.n	8001dac <HAL_PWREx_ControlVoltageScaling+0x60>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1f2      	bne.n	8001d92 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dae:	695b      	ldr	r3, [r3, #20]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001db8:	d110      	bne.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e00f      	b.n	8001dde <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dca:	d007      	beq.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001dd4:	4a05      	ldr	r2, [pc, #20]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dda:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40007000 	.word	0x40007000
 8001df0:	20000000 	.word	0x20000000
 8001df4:	431bde83 	.word	0x431bde83

08001df8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b088      	sub	sp, #32
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e3d4      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e0a:	4ba1      	ldr	r3, [pc, #644]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
 8001e12:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e14:	4b9e      	ldr	r3, [pc, #632]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0310 	and.w	r3, r3, #16
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 80e4 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d007      	beq.n	8001e42 <HAL_RCC_OscConfig+0x4a>
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	2b0c      	cmp	r3, #12
 8001e36:	f040 808b 	bne.w	8001f50 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	f040 8087 	bne.w	8001f50 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e42:	4b93      	ldr	r3, [pc, #588]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d005      	beq.n	8001e5a <HAL_RCC_OscConfig+0x62>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e3ac      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a1a      	ldr	r2, [r3, #32]
 8001e5e:	4b8c      	ldr	r3, [pc, #560]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d004      	beq.n	8001e74 <HAL_RCC_OscConfig+0x7c>
 8001e6a:	4b89      	ldr	r3, [pc, #548]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e72:	e005      	b.n	8001e80 <HAL_RCC_OscConfig+0x88>
 8001e74:	4b86      	ldr	r3, [pc, #536]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e7a:	091b      	lsrs	r3, r3, #4
 8001e7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d223      	bcs.n	8001ecc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f000 fd3f 	bl	800290c <RCC_SetFlashLatencyFromMSIRange>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e38d      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e98:	4b7d      	ldr	r3, [pc, #500]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a7c      	ldr	r2, [pc, #496]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	4b7a      	ldr	r3, [pc, #488]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	4977      	ldr	r1, [pc, #476]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb6:	4b76      	ldr	r3, [pc, #472]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	021b      	lsls	r3, r3, #8
 8001ec4:	4972      	ldr	r1, [pc, #456]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	604b      	str	r3, [r1, #4]
 8001eca:	e025      	b.n	8001f18 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ecc:	4b70      	ldr	r3, [pc, #448]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a6f      	ldr	r2, [pc, #444]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001ed2:	f043 0308 	orr.w	r3, r3, #8
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b6d      	ldr	r3, [pc, #436]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	496a      	ldr	r1, [pc, #424]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eea:	4b69      	ldr	r3, [pc, #420]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	4965      	ldr	r1, [pc, #404]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d109      	bne.n	8001f18 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f000 fcff 	bl	800290c <RCC_SetFlashLatencyFromMSIRange>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e34d      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f18:	f000 fc36 	bl	8002788 <HAL_RCC_GetSysClockFreq>
 8001f1c:	4601      	mov	r1, r0
 8001f1e:	4b5c      	ldr	r3, [pc, #368]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	091b      	lsrs	r3, r3, #4
 8001f24:	f003 030f 	and.w	r3, r3, #15
 8001f28:	4a5a      	ldr	r2, [pc, #360]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f2a:	5cd3      	ldrb	r3, [r2, r3]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	fa21 f303 	lsr.w	r3, r1, r3
 8001f34:	4a58      	ldr	r2, [pc, #352]	; (8002098 <HAL_RCC_OscConfig+0x2a0>)
 8001f36:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f38:	4b58      	ldr	r3, [pc, #352]	; (800209c <HAL_RCC_OscConfig+0x2a4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fb8d 	bl	800165c <HAL_InitTick>
 8001f42:	4603      	mov	r3, r0
 8001f44:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d052      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
 8001f4e:	e331      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d032      	beq.n	8001fbe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f58:	4b4d      	ldr	r3, [pc, #308]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a4c      	ldr	r2, [pc, #304]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f64:	f7ff fbca 	bl	80016fc <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f6c:	f7ff fbc6 	bl	80016fc <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e31a      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f7e:	4b44      	ldr	r3, [pc, #272]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f8a:	4b41      	ldr	r3, [pc, #260]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a40      	ldr	r2, [pc, #256]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f90:	f043 0308 	orr.w	r3, r3, #8
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	4b3e      	ldr	r3, [pc, #248]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	493b      	ldr	r1, [pc, #236]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fa8:	4b39      	ldr	r3, [pc, #228]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	021b      	lsls	r3, r3, #8
 8001fb6:	4936      	ldr	r1, [pc, #216]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
 8001fbc:	e01a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001fbe:	4b34      	ldr	r3, [pc, #208]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a33      	ldr	r2, [pc, #204]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001fc4:	f023 0301 	bic.w	r3, r3, #1
 8001fc8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fca:	f7ff fb97 	bl	80016fc <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fd2:	f7ff fb93 	bl	80016fc <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e2e7      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fe4:	4b2a      	ldr	r3, [pc, #168]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1f0      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x1da>
 8001ff0:	e000      	b.n	8001ff4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d074      	beq.n	80020ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2b08      	cmp	r3, #8
 8002004:	d005      	beq.n	8002012 <HAL_RCC_OscConfig+0x21a>
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	2b0c      	cmp	r3, #12
 800200a:	d10e      	bne.n	800202a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	2b03      	cmp	r3, #3
 8002010:	d10b      	bne.n	800202a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002012:	4b1f      	ldr	r3, [pc, #124]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d064      	beq.n	80020e8 <HAL_RCC_OscConfig+0x2f0>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d160      	bne.n	80020e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e2c4      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002032:	d106      	bne.n	8002042 <HAL_RCC_OscConfig+0x24a>
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a15      	ldr	r2, [pc, #84]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 800203a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	e01d      	b.n	800207e <HAL_RCC_OscConfig+0x286>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800204a:	d10c      	bne.n	8002066 <HAL_RCC_OscConfig+0x26e>
 800204c:	4b10      	ldr	r3, [pc, #64]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a0f      	ldr	r2, [pc, #60]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8002052:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4b0d      	ldr	r3, [pc, #52]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0c      	ldr	r2, [pc, #48]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 800205e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002062:	6013      	str	r3, [r2, #0]
 8002064:	e00b      	b.n	800207e <HAL_RCC_OscConfig+0x286>
 8002066:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a09      	ldr	r2, [pc, #36]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 800206c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a06      	ldr	r2, [pc, #24]	; (8002090 <HAL_RCC_OscConfig+0x298>)
 8002078:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800207c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d01c      	beq.n	80020c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002086:	f7ff fb39 	bl	80016fc <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800208c:	e011      	b.n	80020b2 <HAL_RCC_OscConfig+0x2ba>
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000
 8002094:	08006fbc 	.word	0x08006fbc
 8002098:	20000000 	.word	0x20000000
 800209c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a0:	f7ff fb2c 	bl	80016fc <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b64      	cmp	r3, #100	; 0x64
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e280      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020b2:	4baf      	ldr	r3, [pc, #700]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d0f0      	beq.n	80020a0 <HAL_RCC_OscConfig+0x2a8>
 80020be:	e014      	b.n	80020ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c0:	f7ff fb1c 	bl	80016fc <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020c8:	f7ff fb18 	bl	80016fc <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b64      	cmp	r3, #100	; 0x64
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e26c      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020da:	4ba5      	ldr	r3, [pc, #660]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f0      	bne.n	80020c8 <HAL_RCC_OscConfig+0x2d0>
 80020e6:	e000      	b.n	80020ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d060      	beq.n	80021b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d005      	beq.n	8002108 <HAL_RCC_OscConfig+0x310>
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2b0c      	cmp	r3, #12
 8002100:	d119      	bne.n	8002136 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	2b02      	cmp	r3, #2
 8002106:	d116      	bne.n	8002136 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002108:	4b99      	ldr	r3, [pc, #612]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002110:	2b00      	cmp	r3, #0
 8002112:	d005      	beq.n	8002120 <HAL_RCC_OscConfig+0x328>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d101      	bne.n	8002120 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e249      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002120:	4b93      	ldr	r3, [pc, #588]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	061b      	lsls	r3, r3, #24
 800212e:	4990      	ldr	r1, [pc, #576]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002134:	e040      	b.n	80021b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d023      	beq.n	8002186 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800213e:	4b8c      	ldr	r3, [pc, #560]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a8b      	ldr	r2, [pc, #556]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214a:	f7ff fad7 	bl	80016fc <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002152:	f7ff fad3 	bl	80016fc <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e227      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002164:	4b82      	ldr	r3, [pc, #520]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002170:	4b7f      	ldr	r3, [pc, #508]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	061b      	lsls	r3, r3, #24
 800217e:	497c      	ldr	r1, [pc, #496]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002180:	4313      	orrs	r3, r2
 8002182:	604b      	str	r3, [r1, #4]
 8002184:	e018      	b.n	80021b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002186:	4b7a      	ldr	r3, [pc, #488]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a79      	ldr	r2, [pc, #484]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 800218c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002192:	f7ff fab3 	bl	80016fc <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800219a:	f7ff faaf 	bl	80016fc <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e203      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021ac:	4b70      	ldr	r3, [pc, #448]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1f0      	bne.n	800219a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0308 	and.w	r3, r3, #8
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d03c      	beq.n	800223e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d01c      	beq.n	8002206 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021cc:	4b68      	ldr	r3, [pc, #416]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80021ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d2:	4a67      	ldr	r2, [pc, #412]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021dc:	f7ff fa8e 	bl	80016fc <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e4:	f7ff fa8a 	bl	80016fc <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e1de      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021f6:	4b5e      	ldr	r3, [pc, #376]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80021f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0ef      	beq.n	80021e4 <HAL_RCC_OscConfig+0x3ec>
 8002204:	e01b      	b.n	800223e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002206:	4b5a      	ldr	r3, [pc, #360]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002208:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800220c:	4a58      	ldr	r2, [pc, #352]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002216:	f7ff fa71 	bl	80016fc <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800221e:	f7ff fa6d 	bl	80016fc <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e1c1      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002230:	4b4f      	ldr	r3, [pc, #316]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002232:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1ef      	bne.n	800221e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 80a6 	beq.w	8002398 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800224c:	2300      	movs	r3, #0
 800224e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002250:	4b47      	ldr	r3, [pc, #284]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d10d      	bne.n	8002278 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800225c:	4b44      	ldr	r3, [pc, #272]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 800225e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002260:	4a43      	ldr	r2, [pc, #268]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002266:	6593      	str	r3, [r2, #88]	; 0x58
 8002268:	4b41      	ldr	r3, [pc, #260]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 800226a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002274:	2301      	movs	r3, #1
 8002276:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002278:	4b3e      	ldr	r3, [pc, #248]	; (8002374 <HAL_RCC_OscConfig+0x57c>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002280:	2b00      	cmp	r3, #0
 8002282:	d118      	bne.n	80022b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002284:	4b3b      	ldr	r3, [pc, #236]	; (8002374 <HAL_RCC_OscConfig+0x57c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a3a      	ldr	r2, [pc, #232]	; (8002374 <HAL_RCC_OscConfig+0x57c>)
 800228a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800228e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002290:	f7ff fa34 	bl	80016fc <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002298:	f7ff fa30 	bl	80016fc <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e184      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022aa:	4b32      	ldr	r3, [pc, #200]	; (8002374 <HAL_RCC_OscConfig+0x57c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0f0      	beq.n	8002298 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d108      	bne.n	80022d0 <HAL_RCC_OscConfig+0x4d8>
 80022be:	4b2c      	ldr	r3, [pc, #176]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c4:	4a2a      	ldr	r2, [pc, #168]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022ce:	e024      	b.n	800231a <HAL_RCC_OscConfig+0x522>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b05      	cmp	r3, #5
 80022d6:	d110      	bne.n	80022fa <HAL_RCC_OscConfig+0x502>
 80022d8:	4b25      	ldr	r3, [pc, #148]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022de:	4a24      	ldr	r2, [pc, #144]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022e0:	f043 0304 	orr.w	r3, r3, #4
 80022e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022e8:	4b21      	ldr	r3, [pc, #132]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ee:	4a20      	ldr	r2, [pc, #128]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022f8:	e00f      	b.n	800231a <HAL_RCC_OscConfig+0x522>
 80022fa:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 80022fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002300:	4a1b      	ldr	r2, [pc, #108]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800230a:	4b19      	ldr	r3, [pc, #100]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 800230c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002310:	4a17      	ldr	r2, [pc, #92]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002312:	f023 0304 	bic.w	r3, r3, #4
 8002316:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d016      	beq.n	8002350 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002322:	f7ff f9eb 	bl	80016fc <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002328:	e00a      	b.n	8002340 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232a:	f7ff f9e7 	bl	80016fc <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	f241 3288 	movw	r2, #5000	; 0x1388
 8002338:	4293      	cmp	r3, r2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e139      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_RCC_OscConfig+0x578>)
 8002342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d0ed      	beq.n	800232a <HAL_RCC_OscConfig+0x532>
 800234e:	e01a      	b.n	8002386 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002350:	f7ff f9d4 	bl	80016fc <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002356:	e00f      	b.n	8002378 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002358:	f7ff f9d0 	bl	80016fc <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	f241 3288 	movw	r2, #5000	; 0x1388
 8002366:	4293      	cmp	r3, r2
 8002368:	d906      	bls.n	8002378 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e122      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002378:	4b90      	ldr	r3, [pc, #576]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1e8      	bne.n	8002358 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002386:	7ffb      	ldrb	r3, [r7, #31]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d105      	bne.n	8002398 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800238c:	4b8b      	ldr	r3, [pc, #556]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800238e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002390:	4a8a      	ldr	r2, [pc, #552]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002392:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002396:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 8108 	beq.w	80025b2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	f040 80d0 	bne.w	800254c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80023ac:	4b83      	ldr	r3, [pc, #524]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f003 0203 	and.w	r2, r3, #3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023bc:	429a      	cmp	r2, r3
 80023be:	d130      	bne.n	8002422 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	3b01      	subs	r3, #1
 80023cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d127      	bne.n	8002422 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023de:	429a      	cmp	r2, r3
 80023e0:	d11f      	bne.n	8002422 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023ec:	2a07      	cmp	r2, #7
 80023ee:	bf14      	ite	ne
 80023f0:	2201      	movne	r2, #1
 80023f2:	2200      	moveq	r2, #0
 80023f4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d113      	bne.n	8002422 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002404:	085b      	lsrs	r3, r3, #1
 8002406:	3b01      	subs	r3, #1
 8002408:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800240a:	429a      	cmp	r2, r3
 800240c:	d109      	bne.n	8002422 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	085b      	lsrs	r3, r3, #1
 800241a:	3b01      	subs	r3, #1
 800241c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800241e:	429a      	cmp	r2, r3
 8002420:	d06e      	beq.n	8002500 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	2b0c      	cmp	r3, #12
 8002426:	d069      	beq.n	80024fc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002428:	4b64      	ldr	r3, [pc, #400]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d105      	bne.n	8002440 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002434:	4b61      	ldr	r3, [pc, #388]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e0b7      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002444:	4b5d      	ldr	r3, [pc, #372]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a5c      	ldr	r2, [pc, #368]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800244a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800244e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002450:	f7ff f954 	bl	80016fc <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002458:	f7ff f950 	bl	80016fc <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e0a4      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800246a:	4b54      	ldr	r3, [pc, #336]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002476:	4b51      	ldr	r3, [pc, #324]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	4b51      	ldr	r3, [pc, #324]	; (80025c0 <HAL_RCC_OscConfig+0x7c8>)
 800247c:	4013      	ands	r3, r2
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002486:	3a01      	subs	r2, #1
 8002488:	0112      	lsls	r2, r2, #4
 800248a:	4311      	orrs	r1, r2
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002490:	0212      	lsls	r2, r2, #8
 8002492:	4311      	orrs	r1, r2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002498:	0852      	lsrs	r2, r2, #1
 800249a:	3a01      	subs	r2, #1
 800249c:	0552      	lsls	r2, r2, #21
 800249e:	4311      	orrs	r1, r2
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024a4:	0852      	lsrs	r2, r2, #1
 80024a6:	3a01      	subs	r2, #1
 80024a8:	0652      	lsls	r2, r2, #25
 80024aa:	4311      	orrs	r1, r2
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024b0:	0912      	lsrs	r2, r2, #4
 80024b2:	0452      	lsls	r2, r2, #17
 80024b4:	430a      	orrs	r2, r1
 80024b6:	4941      	ldr	r1, [pc, #260]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80024bc:	4b3f      	ldr	r3, [pc, #252]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a3e      	ldr	r2, [pc, #248]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80024c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024c8:	4b3c      	ldr	r3, [pc, #240]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	4a3b      	ldr	r2, [pc, #236]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80024ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80024d4:	f7ff f912 	bl	80016fc <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024dc:	f7ff f90e 	bl	80016fc <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e062      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ee:	4b33      	ldr	r3, [pc, #204]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f0      	beq.n	80024dc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024fa:	e05a      	b.n	80025b2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e059      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002500:	4b2e      	ldr	r3, [pc, #184]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d152      	bne.n	80025b2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800250c:	4b2b      	ldr	r3, [pc, #172]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a2a      	ldr	r2, [pc, #168]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002512:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002516:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002518:	4b28      	ldr	r3, [pc, #160]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	4a27      	ldr	r2, [pc, #156]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800251e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002522:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002524:	f7ff f8ea 	bl	80016fc <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252c:	f7ff f8e6 	bl	80016fc <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e03a      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800253e:	4b1f      	ldr	r3, [pc, #124]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0x734>
 800254a:	e032      	b.n	80025b2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	2b0c      	cmp	r3, #12
 8002550:	d02d      	beq.n	80025ae <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002552:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a19      	ldr	r2, [pc, #100]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002558:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800255c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800255e:	4b17      	ldr	r3, [pc, #92]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d105      	bne.n	8002576 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800256a:	4b14      	ldr	r3, [pc, #80]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	4a13      	ldr	r2, [pc, #76]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002570:	f023 0303 	bic.w	r3, r3, #3
 8002574:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002576:	4b11      	ldr	r3, [pc, #68]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	4a10      	ldr	r2, [pc, #64]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 800257c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002580:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002584:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002586:	f7ff f8b9 	bl	80016fc <HAL_GetTick>
 800258a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800258e:	f7ff f8b5 	bl	80016fc <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e009      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025a0:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_RCC_OscConfig+0x7c4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f0      	bne.n	800258e <HAL_RCC_OscConfig+0x796>
 80025ac:	e001      	b.n	80025b2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3720      	adds	r7, #32
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40021000 	.word	0x40021000
 80025c0:	f99d808c 	.word	0xf99d808c

080025c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0c8      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025d8:	4b66      	ldr	r3, [pc, #408]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0307 	and.w	r3, r3, #7
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d910      	bls.n	8002608 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e6:	4b63      	ldr	r3, [pc, #396]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f023 0207 	bic.w	r2, r3, #7
 80025ee:	4961      	ldr	r1, [pc, #388]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f6:	4b5f      	ldr	r3, [pc, #380]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	429a      	cmp	r2, r3
 8002602:	d001      	beq.n	8002608 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0b0      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d04c      	beq.n	80026ae <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b03      	cmp	r3, #3
 800261a:	d107      	bne.n	800262c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800261c:	4b56      	ldr	r3, [pc, #344]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d121      	bne.n	800266c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e09e      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d107      	bne.n	8002644 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002634:	4b50      	ldr	r3, [pc, #320]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d115      	bne.n	800266c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e092      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d107      	bne.n	800265c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800264c:	4b4a      	ldr	r3, [pc, #296]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0302 	and.w	r3, r3, #2
 8002654:	2b00      	cmp	r3, #0
 8002656:	d109      	bne.n	800266c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e086      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800265c:	4b46      	ldr	r3, [pc, #280]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e07e      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800266c:	4b42      	ldr	r3, [pc, #264]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f023 0203 	bic.w	r2, r3, #3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	493f      	ldr	r1, [pc, #252]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800267e:	f7ff f83d 	bl	80016fc <HAL_GetTick>
 8002682:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002684:	e00a      	b.n	800269c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002686:	f7ff f839 	bl	80016fc <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	f241 3288 	movw	r2, #5000	; 0x1388
 8002694:	4293      	cmp	r3, r2
 8002696:	d901      	bls.n	800269c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e066      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800269c:	4b36      	ldr	r3, [pc, #216]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 020c 	and.w	r2, r3, #12
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d1eb      	bne.n	8002686 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d008      	beq.n	80026cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ba:	4b2f      	ldr	r3, [pc, #188]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	492c      	ldr	r1, [pc, #176]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026cc:	4b29      	ldr	r3, [pc, #164]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d210      	bcs.n	80026fc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026da:	4b26      	ldr	r3, [pc, #152]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f023 0207 	bic.w	r2, r3, #7
 80026e2:	4924      	ldr	r1, [pc, #144]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ea:	4b22      	ldr	r3, [pc, #136]	; (8002774 <HAL_RCC_ClockConfig+0x1b0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d001      	beq.n	80026fc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e036      	b.n	800276a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	2b00      	cmp	r3, #0
 8002706:	d008      	beq.n	800271a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002708:	4b1b      	ldr	r3, [pc, #108]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	4918      	ldr	r1, [pc, #96]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 8002716:	4313      	orrs	r3, r2
 8002718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0308 	and.w	r3, r3, #8
 8002722:	2b00      	cmp	r3, #0
 8002724:	d009      	beq.n	800273a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002726:	4b14      	ldr	r3, [pc, #80]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4910      	ldr	r1, [pc, #64]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 8002736:	4313      	orrs	r3, r2
 8002738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800273a:	f000 f825 	bl	8002788 <HAL_RCC_GetSysClockFreq>
 800273e:	4601      	mov	r1, r0
 8002740:	4b0d      	ldr	r3, [pc, #52]	; (8002778 <HAL_RCC_ClockConfig+0x1b4>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	091b      	lsrs	r3, r3, #4
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	4a0c      	ldr	r2, [pc, #48]	; (800277c <HAL_RCC_ClockConfig+0x1b8>)
 800274c:	5cd3      	ldrb	r3, [r2, r3]
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	fa21 f303 	lsr.w	r3, r1, r3
 8002756:	4a0a      	ldr	r2, [pc, #40]	; (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800275a:	4b0a      	ldr	r3, [pc, #40]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7fe ff7c 	bl	800165c <HAL_InitTick>
 8002764:	4603      	mov	r3, r0
 8002766:	72fb      	strb	r3, [r7, #11]

  return status;
 8002768:	7afb      	ldrb	r3, [r7, #11]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40022000 	.word	0x40022000
 8002778:	40021000 	.word	0x40021000
 800277c:	08006fbc 	.word	0x08006fbc
 8002780:	20000000 	.word	0x20000000
 8002784:	20000004 	.word	0x20000004

08002788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002788:	b480      	push	{r7}
 800278a:	b089      	sub	sp, #36	; 0x24
 800278c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002796:	4b3d      	ldr	r3, [pc, #244]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 030c 	and.w	r3, r3, #12
 800279e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027a0:	4b3a      	ldr	r3, [pc, #232]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f003 0303 	and.w	r3, r3, #3
 80027a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_RCC_GetSysClockFreq+0x34>
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	2b0c      	cmp	r3, #12
 80027b4:	d121      	bne.n	80027fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d11e      	bne.n	80027fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027bc:	4b33      	ldr	r3, [pc, #204]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0308 	and.w	r3, r3, #8
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d107      	bne.n	80027d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80027c8:	4b30      	ldr	r3, [pc, #192]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 80027ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ce:	0a1b      	lsrs	r3, r3, #8
 80027d0:	f003 030f 	and.w	r3, r3, #15
 80027d4:	61fb      	str	r3, [r7, #28]
 80027d6:	e005      	b.n	80027e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027d8:	4b2c      	ldr	r3, [pc, #176]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80027e4:	4a2a      	ldr	r2, [pc, #168]	; (8002890 <HAL_RCC_GetSysClockFreq+0x108>)
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d10d      	bne.n	8002810 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027f8:	e00a      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d102      	bne.n	8002806 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002800:	4b24      	ldr	r3, [pc, #144]	; (8002894 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002802:	61bb      	str	r3, [r7, #24]
 8002804:	e004      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	2b08      	cmp	r3, #8
 800280a:	d101      	bne.n	8002810 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800280c:	4b22      	ldr	r3, [pc, #136]	; (8002898 <HAL_RCC_GetSysClockFreq+0x110>)
 800280e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	2b0c      	cmp	r3, #12
 8002814:	d133      	bne.n	800287e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002816:	4b1d      	ldr	r3, [pc, #116]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	2b02      	cmp	r3, #2
 8002824:	d002      	beq.n	800282c <HAL_RCC_GetSysClockFreq+0xa4>
 8002826:	2b03      	cmp	r3, #3
 8002828:	d003      	beq.n	8002832 <HAL_RCC_GetSysClockFreq+0xaa>
 800282a:	e005      	b.n	8002838 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800282c:	4b19      	ldr	r3, [pc, #100]	; (8002894 <HAL_RCC_GetSysClockFreq+0x10c>)
 800282e:	617b      	str	r3, [r7, #20]
      break;
 8002830:	e005      	b.n	800283e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002832:	4b19      	ldr	r3, [pc, #100]	; (8002898 <HAL_RCC_GetSysClockFreq+0x110>)
 8002834:	617b      	str	r3, [r7, #20]
      break;
 8002836:	e002      	b.n	800283e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	617b      	str	r3, [r7, #20]
      break;
 800283c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800283e:	4b13      	ldr	r3, [pc, #76]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	3301      	adds	r3, #1
 800284a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800284c:	4b0f      	ldr	r3, [pc, #60]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	0a1b      	lsrs	r3, r3, #8
 8002852:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	fb02 f203 	mul.w	r2, r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002862:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002864:	4b09      	ldr	r3, [pc, #36]	; (800288c <HAL_RCC_GetSysClockFreq+0x104>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	0e5b      	lsrs	r3, r3, #25
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	3301      	adds	r3, #1
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002874:	697a      	ldr	r2, [r7, #20]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	fbb2 f3f3 	udiv	r3, r2, r3
 800287c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800287e:	69bb      	ldr	r3, [r7, #24]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3724      	adds	r7, #36	; 0x24
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	40021000 	.word	0x40021000
 8002890:	08006fd4 	.word	0x08006fd4
 8002894:	00f42400 	.word	0x00f42400
 8002898:	007a1200 	.word	0x007a1200

0800289c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a0:	4b03      	ldr	r3, [pc, #12]	; (80028b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028a2:	681b      	ldr	r3, [r3, #0]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20000000 	.word	0x20000000

080028b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80028b8:	f7ff fff0 	bl	800289c <HAL_RCC_GetHCLKFreq>
 80028bc:	4601      	mov	r1, r0
 80028be:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	0a1b      	lsrs	r3, r3, #8
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	4a04      	ldr	r2, [pc, #16]	; (80028dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80028ca:	5cd3      	ldrb	r3, [r2, r3]
 80028cc:	f003 031f 	and.w	r3, r3, #31
 80028d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40021000 	.word	0x40021000
 80028dc:	08006fcc 	.word	0x08006fcc

080028e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028e4:	f7ff ffda 	bl	800289c <HAL_RCC_GetHCLKFreq>
 80028e8:	4601      	mov	r1, r0
 80028ea:	4b06      	ldr	r3, [pc, #24]	; (8002904 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	0adb      	lsrs	r3, r3, #11
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	4a04      	ldr	r2, [pc, #16]	; (8002908 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028f6:	5cd3      	ldrb	r3, [r2, r3]
 80028f8:	f003 031f 	and.w	r3, r3, #31
 80028fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40021000 	.word	0x40021000
 8002908:	08006fcc 	.word	0x08006fcc

0800290c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002914:	2300      	movs	r3, #0
 8002916:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002918:	4b2a      	ldr	r3, [pc, #168]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800291a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d003      	beq.n	800292c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002924:	f7ff fa04 	bl	8001d30 <HAL_PWREx_GetVoltageRange>
 8002928:	6178      	str	r0, [r7, #20]
 800292a:	e014      	b.n	8002956 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800292c:	4b25      	ldr	r3, [pc, #148]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800292e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002930:	4a24      	ldr	r2, [pc, #144]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002936:	6593      	str	r3, [r2, #88]	; 0x58
 8002938:	4b22      	ldr	r3, [pc, #136]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002944:	f7ff f9f4 	bl	8001d30 <HAL_PWREx_GetVoltageRange>
 8002948:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800294a:	4b1e      	ldr	r3, [pc, #120]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800294c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294e:	4a1d      	ldr	r2, [pc, #116]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002950:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002954:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800295c:	d10b      	bne.n	8002976 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2b80      	cmp	r3, #128	; 0x80
 8002962:	d919      	bls.n	8002998 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2ba0      	cmp	r3, #160	; 0xa0
 8002968:	d902      	bls.n	8002970 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800296a:	2302      	movs	r3, #2
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	e013      	b.n	8002998 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002970:	2301      	movs	r3, #1
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	e010      	b.n	8002998 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b80      	cmp	r3, #128	; 0x80
 800297a:	d902      	bls.n	8002982 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800297c:	2303      	movs	r3, #3
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	e00a      	b.n	8002998 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b80      	cmp	r3, #128	; 0x80
 8002986:	d102      	bne.n	800298e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002988:	2302      	movs	r3, #2
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	e004      	b.n	8002998 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b70      	cmp	r3, #112	; 0x70
 8002992:	d101      	bne.n	8002998 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002994:	2301      	movs	r3, #1
 8002996:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f023 0207 	bic.w	r2, r3, #7
 80029a0:	4909      	ldr	r1, [pc, #36]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029a8:	4b07      	ldr	r3, [pc, #28]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d001      	beq.n	80029ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40022000 	.word	0x40022000

080029cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029d4:	2300      	movs	r3, #0
 80029d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029d8:	2300      	movs	r3, #0
 80029da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d03f      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029f0:	d01c      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x60>
 80029f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029f6:	d802      	bhi.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x32>
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d00e      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80029fc:	e01f      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80029fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002a02:	d003      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002a04:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002a08:	d01c      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002a0a:	e018      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a0c:	4b85      	ldr	r3, [pc, #532]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	4a84      	ldr	r2, [pc, #528]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a16:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a18:	e015      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fab9 	bl	8002f98 <RCCEx_PLLSAI1_Config>
 8002a26:	4603      	mov	r3, r0
 8002a28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a2a:	e00c      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3320      	adds	r3, #32
 8002a30:	2100      	movs	r1, #0
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 fba0 	bl	8003178 <RCCEx_PLLSAI2_Config>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a3c:	e003      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	74fb      	strb	r3, [r7, #19]
      break;
 8002a42:	e000      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002a44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a46:	7cfb      	ldrb	r3, [r7, #19]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10b      	bne.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a4c:	4b75      	ldr	r3, [pc, #468]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a52:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a5a:	4972      	ldr	r1, [pc, #456]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a62:	e001      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a64:	7cfb      	ldrb	r3, [r7, #19]
 8002a66:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d03f      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a7c:	d01c      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002a7e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a82:	d802      	bhi.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00e      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002a88:	e01f      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002a8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a8e:	d003      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002a90:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002a94:	d01c      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002a96:	e018      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a98:	4b62      	ldr	r3, [pc, #392]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	4a61      	ldr	r2, [pc, #388]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aa2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002aa4:	e015      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	2100      	movs	r1, #0
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fa73 	bl	8002f98 <RCCEx_PLLSAI1_Config>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ab6:	e00c      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3320      	adds	r3, #32
 8002abc:	2100      	movs	r1, #0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 fb5a 	bl	8003178 <RCCEx_PLLSAI2_Config>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ac8:	e003      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	74fb      	strb	r3, [r7, #19]
      break;
 8002ace:	e000      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002ad0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ad2:	7cfb      	ldrb	r3, [r7, #19]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10b      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ad8:	4b52      	ldr	r3, [pc, #328]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ade:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ae6:	494f      	ldr	r1, [pc, #316]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002aee:	e001      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002af0:	7cfb      	ldrb	r3, [r7, #19]
 8002af2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 80a0 	beq.w	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b02:	2300      	movs	r3, #0
 8002b04:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b06:	4b47      	ldr	r3, [pc, #284]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002b16:	2300      	movs	r3, #0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00d      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b1c:	4b41      	ldr	r3, [pc, #260]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b20:	4a40      	ldr	r2, [pc, #256]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b26:	6593      	str	r3, [r2, #88]	; 0x58
 8002b28:	4b3e      	ldr	r3, [pc, #248]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b34:	2301      	movs	r3, #1
 8002b36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b38:	4b3b      	ldr	r3, [pc, #236]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a3a      	ldr	r2, [pc, #232]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b44:	f7fe fdda 	bl	80016fc <HAL_GetTick>
 8002b48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b4a:	e009      	b.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b4c:	f7fe fdd6 	bl	80016fc <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d902      	bls.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	74fb      	strb	r3, [r7, #19]
        break;
 8002b5e:	e005      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b60:	4b31      	ldr	r3, [pc, #196]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d0ef      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002b6c:	7cfb      	ldrb	r3, [r7, #19]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d15c      	bne.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b72:	4b2c      	ldr	r3, [pc, #176]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b7c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d01f      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d019      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b90:	4b24      	ldr	r3, [pc, #144]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b9c:	4b21      	ldr	r3, [pc, #132]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba2:	4a20      	ldr	r2, [pc, #128]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ba8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bac:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb2:	4a1c      	ldr	r2, [pc, #112]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bbc:	4a19      	ldr	r2, [pc, #100]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d016      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bce:	f7fe fd95 	bl	80016fc <HAL_GetTick>
 8002bd2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bd4:	e00b      	b.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd6:	f7fe fd91 	bl	80016fc <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d902      	bls.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	74fb      	strb	r3, [r7, #19]
            break;
 8002bec:	e006      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bee:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0ec      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002bfc:	7cfb      	ldrb	r3, [r7, #19]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c02:	4b08      	ldr	r3, [pc, #32]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c12:	4904      	ldr	r1, [pc, #16]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c1a:	e009      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c1c:	7cfb      	ldrb	r3, [r7, #19]
 8002c1e:	74bb      	strb	r3, [r7, #18]
 8002c20:	e006      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002c22:	bf00      	nop
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2c:	7cfb      	ldrb	r3, [r7, #19]
 8002c2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c30:	7c7b      	ldrb	r3, [r7, #17]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d105      	bne.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c36:	4b9e      	ldr	r3, [pc, #632]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3a:	4a9d      	ldr	r2, [pc, #628]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c40:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00a      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c4e:	4b98      	ldr	r3, [pc, #608]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c54:	f023 0203 	bic.w	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c5c:	4994      	ldr	r1, [pc, #592]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c70:	4b8f      	ldr	r3, [pc, #572]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c76:	f023 020c 	bic.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7e:	498c      	ldr	r1, [pc, #560]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0304 	and.w	r3, r3, #4
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c92:	4b87      	ldr	r3, [pc, #540]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c98:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	4983      	ldr	r1, [pc, #524]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cb4:	4b7e      	ldr	r3, [pc, #504]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	497b      	ldr	r1, [pc, #492]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0310 	and.w	r3, r3, #16
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002cd6:	4b76      	ldr	r3, [pc, #472]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce4:	4972      	ldr	r1, [pc, #456]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0320 	and.w	r3, r3, #32
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cf8:	4b6d      	ldr	r3, [pc, #436]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cfe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d06:	496a      	ldr	r1, [pc, #424]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d1a:	4b65      	ldr	r3, [pc, #404]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d28:	4961      	ldr	r1, [pc, #388]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d3c:	4b5c      	ldr	r3, [pc, #368]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d4a:	4959      	ldr	r1, [pc, #356]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d5e:	4b54      	ldr	r3, [pc, #336]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d64:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d6c:	4950      	ldr	r1, [pc, #320]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d80:	4b4b      	ldr	r3, [pc, #300]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d86:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d8e:	4948      	ldr	r1, [pc, #288]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00a      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002da2:	4b43      	ldr	r3, [pc, #268]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db0:	493f      	ldr	r1, [pc, #252]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d028      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dc4:	4b3a      	ldr	r3, [pc, #232]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002dd2:	4937      	ldr	r1, [pc, #220]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002dde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002de2:	d106      	bne.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002de4:	4b32      	ldr	r3, [pc, #200]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	4a31      	ldr	r2, [pc, #196]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dee:	60d3      	str	r3, [r2, #12]
 8002df0:	e011      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002df6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002dfa:	d10c      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3304      	adds	r3, #4
 8002e00:	2101      	movs	r1, #1
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 f8c8 	bl	8002f98 <RCCEx_PLLSAI1_Config>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e0c:	7cfb      	ldrb	r3, [r7, #19]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002e12:	7cfb      	ldrb	r3, [r7, #19]
 8002e14:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d028      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e22:	4b23      	ldr	r3, [pc, #140]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e28:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e30:	491f      	ldr	r1, [pc, #124]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e40:	d106      	bne.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e42:	4b1b      	ldr	r3, [pc, #108]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	4a1a      	ldr	r2, [pc, #104]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e4c:	60d3      	str	r3, [r2, #12]
 8002e4e:	e011      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e54:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e58:	d10c      	bne.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 f899 	bl	8002f98 <RCCEx_PLLSAI1_Config>
 8002e66:	4603      	mov	r3, r0
 8002e68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e6a:	7cfb      	ldrb	r3, [r7, #19]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002e70:	7cfb      	ldrb	r3, [r7, #19]
 8002e72:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d02b      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e80:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e86:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e8e:	4908      	ldr	r1, [pc, #32]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e9e:	d109      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ea0:	4b03      	ldr	r3, [pc, #12]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	4a02      	ldr	r2, [pc, #8]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ea6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eaa:	60d3      	str	r3, [r2, #12]
 8002eac:	e014      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002eae:	bf00      	nop
 8002eb0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ebc:	d10c      	bne.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 f867 	bl	8002f98 <RCCEx_PLLSAI1_Config>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ece:	7cfb      	ldrb	r3, [r7, #19]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002ed4:	7cfb      	ldrb	r3, [r7, #19]
 8002ed6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d02f      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ee4:	4b2b      	ldr	r3, [pc, #172]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ef2:	4928      	ldr	r1, [pc, #160]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002efe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f02:	d10d      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3304      	adds	r3, #4
 8002f08:	2102      	movs	r1, #2
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 f844 	bl	8002f98 <RCCEx_PLLSAI1_Config>
 8002f10:	4603      	mov	r3, r0
 8002f12:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f14:	7cfb      	ldrb	r3, [r7, #19]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d014      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002f1a:	7cfb      	ldrb	r3, [r7, #19]
 8002f1c:	74bb      	strb	r3, [r7, #18]
 8002f1e:	e011      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3320      	adds	r3, #32
 8002f2e:	2102      	movs	r1, #2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f000 f921 	bl	8003178 <RCCEx_PLLSAI2_Config>
 8002f36:	4603      	mov	r3, r0
 8002f38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f3a:	7cfb      	ldrb	r3, [r7, #19]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002f40:	7cfb      	ldrb	r3, [r7, #19]
 8002f42:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00a      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f50:	4b10      	ldr	r3, [pc, #64]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f56:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f5e:	490d      	ldr	r1, [pc, #52]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00b      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f72:	4b08      	ldr	r3, [pc, #32]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f78:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f82:	4904      	ldr	r1, [pc, #16]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f8a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000

08002f98 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fa6:	4b73      	ldr	r3, [pc, #460]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d018      	beq.n	8002fe4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002fb2:	4b70      	ldr	r3, [pc, #448]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	f003 0203 	and.w	r2, r3, #3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d10d      	bne.n	8002fde <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
       ||
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d009      	beq.n	8002fde <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002fca:	4b6a      	ldr	r3, [pc, #424]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	091b      	lsrs	r3, r3, #4
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
       ||
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d044      	beq.n	8003068 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	73fb      	strb	r3, [r7, #15]
 8002fe2:	e041      	b.n	8003068 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d00c      	beq.n	8003006 <RCCEx_PLLSAI1_Config+0x6e>
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d013      	beq.n	8003018 <RCCEx_PLLSAI1_Config+0x80>
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d120      	bne.n	8003036 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ff4:	4b5f      	ldr	r3, [pc, #380]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d11d      	bne.n	800303c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003004:	e01a      	b.n	800303c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003006:	4b5b      	ldr	r3, [pc, #364]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800300e:	2b00      	cmp	r3, #0
 8003010:	d116      	bne.n	8003040 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003016:	e013      	b.n	8003040 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003018:	4b56      	ldr	r3, [pc, #344]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10f      	bne.n	8003044 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003024:	4b53      	ldr	r3, [pc, #332]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d109      	bne.n	8003044 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003034:	e006      	b.n	8003044 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	73fb      	strb	r3, [r7, #15]
      break;
 800303a:	e004      	b.n	8003046 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800303c:	bf00      	nop
 800303e:	e002      	b.n	8003046 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003040:	bf00      	nop
 8003042:	e000      	b.n	8003046 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003044:	bf00      	nop
    }

    if(status == HAL_OK)
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10d      	bne.n	8003068 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800304c:	4b49      	ldr	r3, [pc, #292]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6819      	ldr	r1, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	3b01      	subs	r3, #1
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	430b      	orrs	r3, r1
 8003062:	4944      	ldr	r1, [pc, #272]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003064:	4313      	orrs	r3, r2
 8003066:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003068:	7bfb      	ldrb	r3, [r7, #15]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d17d      	bne.n	800316a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800306e:	4b41      	ldr	r3, [pc, #260]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a40      	ldr	r2, [pc, #256]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003074:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003078:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800307a:	f7fe fb3f 	bl	80016fc <HAL_GetTick>
 800307e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003080:	e009      	b.n	8003096 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003082:	f7fe fb3b 	bl	80016fc <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d902      	bls.n	8003096 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	73fb      	strb	r3, [r7, #15]
        break;
 8003094:	e005      	b.n	80030a2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003096:	4b37      	ldr	r3, [pc, #220]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1ef      	bne.n	8003082 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d160      	bne.n	800316a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d111      	bne.n	80030d2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030ae:	4b31      	ldr	r3, [pc, #196]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80030b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6892      	ldr	r2, [r2, #8]
 80030be:	0211      	lsls	r1, r2, #8
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	68d2      	ldr	r2, [r2, #12]
 80030c4:	0912      	lsrs	r2, r2, #4
 80030c6:	0452      	lsls	r2, r2, #17
 80030c8:	430a      	orrs	r2, r1
 80030ca:	492a      	ldr	r1, [pc, #168]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	610b      	str	r3, [r1, #16]
 80030d0:	e027      	b.n	8003122 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d112      	bne.n	80030fe <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030d8:	4b26      	ldr	r3, [pc, #152]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80030e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6892      	ldr	r2, [r2, #8]
 80030e8:	0211      	lsls	r1, r2, #8
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6912      	ldr	r2, [r2, #16]
 80030ee:	0852      	lsrs	r2, r2, #1
 80030f0:	3a01      	subs	r2, #1
 80030f2:	0552      	lsls	r2, r2, #21
 80030f4:	430a      	orrs	r2, r1
 80030f6:	491f      	ldr	r1, [pc, #124]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	610b      	str	r3, [r1, #16]
 80030fc:	e011      	b.n	8003122 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030fe:	4b1d      	ldr	r3, [pc, #116]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003106:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6892      	ldr	r2, [r2, #8]
 800310e:	0211      	lsls	r1, r2, #8
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6952      	ldr	r2, [r2, #20]
 8003114:	0852      	lsrs	r2, r2, #1
 8003116:	3a01      	subs	r2, #1
 8003118:	0652      	lsls	r2, r2, #25
 800311a:	430a      	orrs	r2, r1
 800311c:	4915      	ldr	r1, [pc, #84]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 800311e:	4313      	orrs	r3, r2
 8003120:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003122:	4b14      	ldr	r3, [pc, #80]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a13      	ldr	r2, [pc, #76]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003128:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800312c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800312e:	f7fe fae5 	bl	80016fc <HAL_GetTick>
 8003132:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003134:	e009      	b.n	800314a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003136:	f7fe fae1 	bl	80016fc <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d902      	bls.n	800314a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	73fb      	strb	r3, [r7, #15]
          break;
 8003148:	e005      	b.n	8003156 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800314a:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0ef      	beq.n	8003136 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003156:	7bfb      	ldrb	r3, [r7, #15]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d106      	bne.n	800316a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800315c:	4b05      	ldr	r3, [pc, #20]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	4903      	ldr	r1, [pc, #12]	; (8003174 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003166:	4313      	orrs	r3, r2
 8003168:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800316a:	7bfb      	ldrb	r3, [r7, #15]
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40021000 	.word	0x40021000

08003178 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003186:	4b68      	ldr	r3, [pc, #416]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d018      	beq.n	80031c4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003192:	4b65      	ldr	r3, [pc, #404]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f003 0203 	and.w	r2, r3, #3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d10d      	bne.n	80031be <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
       ||
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031aa:	4b5f      	ldr	r3, [pc, #380]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
       ||
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d044      	beq.n	8003248 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	73fb      	strb	r3, [r7, #15]
 80031c2:	e041      	b.n	8003248 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d00c      	beq.n	80031e6 <RCCEx_PLLSAI2_Config+0x6e>
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d013      	beq.n	80031f8 <RCCEx_PLLSAI2_Config+0x80>
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d120      	bne.n	8003216 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031d4:	4b54      	ldr	r3, [pc, #336]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d11d      	bne.n	800321c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e4:	e01a      	b.n	800321c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031e6:	4b50      	ldr	r3, [pc, #320]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d116      	bne.n	8003220 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f6:	e013      	b.n	8003220 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031f8:	4b4b      	ldr	r3, [pc, #300]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10f      	bne.n	8003224 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003204:	4b48      	ldr	r3, [pc, #288]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d109      	bne.n	8003224 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003214:	e006      	b.n	8003224 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
      break;
 800321a:	e004      	b.n	8003226 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800321c:	bf00      	nop
 800321e:	e002      	b.n	8003226 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003220:	bf00      	nop
 8003222:	e000      	b.n	8003226 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003224:	bf00      	nop
    }

    if(status == HAL_OK)
 8003226:	7bfb      	ldrb	r3, [r7, #15]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10d      	bne.n	8003248 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800322c:	4b3e      	ldr	r3, [pc, #248]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6819      	ldr	r1, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	3b01      	subs	r3, #1
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	430b      	orrs	r3, r1
 8003242:	4939      	ldr	r1, [pc, #228]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003244:	4313      	orrs	r3, r2
 8003246:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003248:	7bfb      	ldrb	r3, [r7, #15]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d167      	bne.n	800331e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800324e:	4b36      	ldr	r3, [pc, #216]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a35      	ldr	r2, [pc, #212]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003254:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003258:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800325a:	f7fe fa4f 	bl	80016fc <HAL_GetTick>
 800325e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003260:	e009      	b.n	8003276 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003262:	f7fe fa4b 	bl	80016fc <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d902      	bls.n	8003276 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	73fb      	strb	r3, [r7, #15]
        break;
 8003274:	e005      	b.n	8003282 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003276:	4b2c      	ldr	r3, [pc, #176]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1ef      	bne.n	8003262 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d14a      	bne.n	800331e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d111      	bne.n	80032b2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800328e:	4b26      	ldr	r3, [pc, #152]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	6892      	ldr	r2, [r2, #8]
 800329e:	0211      	lsls	r1, r2, #8
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	68d2      	ldr	r2, [r2, #12]
 80032a4:	0912      	lsrs	r2, r2, #4
 80032a6:	0452      	lsls	r2, r2, #17
 80032a8:	430a      	orrs	r2, r1
 80032aa:	491f      	ldr	r1, [pc, #124]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	614b      	str	r3, [r1, #20]
 80032b0:	e011      	b.n	80032d6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032b2:	4b1d      	ldr	r3, [pc, #116]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80032ba:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6892      	ldr	r2, [r2, #8]
 80032c2:	0211      	lsls	r1, r2, #8
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6912      	ldr	r2, [r2, #16]
 80032c8:	0852      	lsrs	r2, r2, #1
 80032ca:	3a01      	subs	r2, #1
 80032cc:	0652      	lsls	r2, r2, #25
 80032ce:	430a      	orrs	r2, r1
 80032d0:	4915      	ldr	r1, [pc, #84]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80032d6:	4b14      	ldr	r3, [pc, #80]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a13      	ldr	r2, [pc, #76]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e2:	f7fe fa0b 	bl	80016fc <HAL_GetTick>
 80032e6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80032e8:	e009      	b.n	80032fe <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032ea:	f7fe fa07 	bl	80016fc <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d902      	bls.n	80032fe <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	73fb      	strb	r3, [r7, #15]
          break;
 80032fc:	e005      	b.n	800330a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80032fe:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0ef      	beq.n	80032ea <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d106      	bne.n	800331e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003310:	4b05      	ldr	r3, [pc, #20]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003312:	695a      	ldr	r2, [r3, #20]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	4903      	ldr	r1, [pc, #12]	; (8003328 <RCCEx_PLLSAI2_Config+0x1b0>)
 800331a:	4313      	orrs	r3, r2
 800331c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800331e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003320:	4618      	mov	r0, r3
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40021000 	.word	0x40021000

0800332c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e049      	b.n	80033d2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d106      	bne.n	8003358 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7fe f87c 	bl	8001450 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2202      	movs	r2, #2
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3304      	adds	r3, #4
 8003368:	4619      	mov	r1, r3
 800336a:	4610      	mov	r0, r2
 800336c:	f000 fb54 	bl	8003a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d104      	bne.n	80033f6 <HAL_TIM_IC_Start_IT+0x1a>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	e023      	b.n	800343e <HAL_TIM_IC_Start_IT+0x62>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d104      	bne.n	8003406 <HAL_TIM_IC_Start_IT+0x2a>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003402:	b2db      	uxtb	r3, r3
 8003404:	e01b      	b.n	800343e <HAL_TIM_IC_Start_IT+0x62>
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	2b08      	cmp	r3, #8
 800340a:	d104      	bne.n	8003416 <HAL_TIM_IC_Start_IT+0x3a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003412:	b2db      	uxtb	r3, r3
 8003414:	e013      	b.n	800343e <HAL_TIM_IC_Start_IT+0x62>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	2b0c      	cmp	r3, #12
 800341a:	d104      	bne.n	8003426 <HAL_TIM_IC_Start_IT+0x4a>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003422:	b2db      	uxtb	r3, r3
 8003424:	e00b      	b.n	800343e <HAL_TIM_IC_Start_IT+0x62>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b10      	cmp	r3, #16
 800342a:	d104      	bne.n	8003436 <HAL_TIM_IC_Start_IT+0x5a>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003432:	b2db      	uxtb	r3, r3
 8003434:	e003      	b.n	800343e <HAL_TIM_IC_Start_IT+0x62>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800343c:	b2db      	uxtb	r3, r3
 800343e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d104      	bne.n	8003450 <HAL_TIM_IC_Start_IT+0x74>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800344c:	b2db      	uxtb	r3, r3
 800344e:	e013      	b.n	8003478 <HAL_TIM_IC_Start_IT+0x9c>
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	2b04      	cmp	r3, #4
 8003454:	d104      	bne.n	8003460 <HAL_TIM_IC_Start_IT+0x84>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800345c:	b2db      	uxtb	r3, r3
 800345e:	e00b      	b.n	8003478 <HAL_TIM_IC_Start_IT+0x9c>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	2b08      	cmp	r3, #8
 8003464:	d104      	bne.n	8003470 <HAL_TIM_IC_Start_IT+0x94>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800346c:	b2db      	uxtb	r3, r3
 800346e:	e003      	b.n	8003478 <HAL_TIM_IC_Start_IT+0x9c>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003476:	b2db      	uxtb	r3, r3
 8003478:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d102      	bne.n	8003486 <HAL_TIM_IC_Start_IT+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003480:	7bbb      	ldrb	r3, [r7, #14]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d001      	beq.n	800348a <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e0d8      	b.n	800363c <HAL_TIM_IC_Start_IT+0x260>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d104      	bne.n	800349a <HAL_TIM_IC_Start_IT+0xbe>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003498:	e023      	b.n	80034e2 <HAL_TIM_IC_Start_IT+0x106>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b04      	cmp	r3, #4
 800349e:	d104      	bne.n	80034aa <HAL_TIM_IC_Start_IT+0xce>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034a8:	e01b      	b.n	80034e2 <HAL_TIM_IC_Start_IT+0x106>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d104      	bne.n	80034ba <HAL_TIM_IC_Start_IT+0xde>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034b8:	e013      	b.n	80034e2 <HAL_TIM_IC_Start_IT+0x106>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	2b0c      	cmp	r3, #12
 80034be:	d104      	bne.n	80034ca <HAL_TIM_IC_Start_IT+0xee>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2202      	movs	r2, #2
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80034c8:	e00b      	b.n	80034e2 <HAL_TIM_IC_Start_IT+0x106>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d104      	bne.n	80034da <HAL_TIM_IC_Start_IT+0xfe>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034d8:	e003      	b.n	80034e2 <HAL_TIM_IC_Start_IT+0x106>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2202      	movs	r2, #2
 80034de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_TIM_IC_Start_IT+0x116>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034f0:	e013      	b.n	800351a <HAL_TIM_IC_Start_IT+0x13e>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d104      	bne.n	8003502 <HAL_TIM_IC_Start_IT+0x126>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003500:	e00b      	b.n	800351a <HAL_TIM_IC_Start_IT+0x13e>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b08      	cmp	r3, #8
 8003506:	d104      	bne.n	8003512 <HAL_TIM_IC_Start_IT+0x136>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003510:	e003      	b.n	800351a <HAL_TIM_IC_Start_IT+0x13e>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2202      	movs	r2, #2
 8003516:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b0c      	cmp	r3, #12
 800351e:	d841      	bhi.n	80035a4 <HAL_TIM_IC_Start_IT+0x1c8>
 8003520:	a201      	add	r2, pc, #4	; (adr r2, 8003528 <HAL_TIM_IC_Start_IT+0x14c>)
 8003522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003526:	bf00      	nop
 8003528:	0800355d 	.word	0x0800355d
 800352c:	080035a5 	.word	0x080035a5
 8003530:	080035a5 	.word	0x080035a5
 8003534:	080035a5 	.word	0x080035a5
 8003538:	0800356f 	.word	0x0800356f
 800353c:	080035a5 	.word	0x080035a5
 8003540:	080035a5 	.word	0x080035a5
 8003544:	080035a5 	.word	0x080035a5
 8003548:	08003581 	.word	0x08003581
 800354c:	080035a5 	.word	0x080035a5
 8003550:	080035a5 	.word	0x080035a5
 8003554:	080035a5 	.word	0x080035a5
 8003558:	08003593 	.word	0x08003593
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f042 0202 	orr.w	r2, r2, #2
 800356a:	60da      	str	r2, [r3, #12]
      break;
 800356c:	e01b      	b.n	80035a6 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f042 0204 	orr.w	r2, r2, #4
 800357c:	60da      	str	r2, [r3, #12]
      break;
 800357e:	e012      	b.n	80035a6 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0208 	orr.w	r2, r2, #8
 800358e:	60da      	str	r2, [r3, #12]
      break;
 8003590:	e009      	b.n	80035a6 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0210 	orr.w	r2, r2, #16
 80035a0:	60da      	str	r2, [r3, #12]
      break;
 80035a2:	e000      	b.n	80035a6 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 80035a4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2201      	movs	r2, #1
 80035ac:	6839      	ldr	r1, [r7, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fbf0 	bl	8003d94 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a22      	ldr	r2, [pc, #136]	; (8003644 <HAL_TIM_IC_Start_IT+0x268>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d01d      	beq.n	80035fa <HAL_TIM_IC_Start_IT+0x21e>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035c6:	d018      	beq.n	80035fa <HAL_TIM_IC_Start_IT+0x21e>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a1e      	ldr	r2, [pc, #120]	; (8003648 <HAL_TIM_IC_Start_IT+0x26c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d013      	beq.n	80035fa <HAL_TIM_IC_Start_IT+0x21e>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a1d      	ldr	r2, [pc, #116]	; (800364c <HAL_TIM_IC_Start_IT+0x270>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d00e      	beq.n	80035fa <HAL_TIM_IC_Start_IT+0x21e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a1b      	ldr	r2, [pc, #108]	; (8003650 <HAL_TIM_IC_Start_IT+0x274>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d009      	beq.n	80035fa <HAL_TIM_IC_Start_IT+0x21e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a1a      	ldr	r2, [pc, #104]	; (8003654 <HAL_TIM_IC_Start_IT+0x278>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d004      	beq.n	80035fa <HAL_TIM_IC_Start_IT+0x21e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a18      	ldr	r2, [pc, #96]	; (8003658 <HAL_TIM_IC_Start_IT+0x27c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d115      	bne.n	8003626 <HAL_TIM_IC_Start_IT+0x24a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	4b16      	ldr	r3, [pc, #88]	; (800365c <HAL_TIM_IC_Start_IT+0x280>)
 8003602:	4013      	ands	r3, r2
 8003604:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2b06      	cmp	r3, #6
 800360a:	d015      	beq.n	8003638 <HAL_TIM_IC_Start_IT+0x25c>
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003612:	d011      	beq.n	8003638 <HAL_TIM_IC_Start_IT+0x25c>
    {
      __HAL_TIM_ENABLE(htim);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f042 0201 	orr.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003624:	e008      	b.n	8003638 <HAL_TIM_IC_Start_IT+0x25c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 0201 	orr.w	r2, r2, #1
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	e000      	b.n	800363a <HAL_TIM_IC_Start_IT+0x25e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003638:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40012c00 	.word	0x40012c00
 8003648:	40000400 	.word	0x40000400
 800364c:	40000800 	.word	0x40000800
 8003650:	40000c00 	.word	0x40000c00
 8003654:	40013400 	.word	0x40013400
 8003658:	40014000 	.word	0x40014000
 800365c:	00010007 	.word	0x00010007

08003660 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b02      	cmp	r3, #2
 8003674:	d122      	bne.n	80036bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b02      	cmp	r3, #2
 8003682:	d11b      	bne.n	80036bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0202 	mvn.w	r2, #2
 800368c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7fd fc7c 	bl	8000fa0 <HAL_TIM_IC_CaptureCallback>
 80036a8:	e005      	b.n	80036b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f995 	bl	80039da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f99c 	bl	80039ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f003 0304 	and.w	r3, r3, #4
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	d122      	bne.n	8003710 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b04      	cmp	r3, #4
 80036d6:	d11b      	bne.n	8003710 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f06f 0204 	mvn.w	r2, #4
 80036e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7fd fc52 	bl	8000fa0 <HAL_TIM_IC_CaptureCallback>
 80036fc:	e005      	b.n	800370a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f96b 	bl	80039da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f972 	bl	80039ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b08      	cmp	r3, #8
 800371c:	d122      	bne.n	8003764 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b08      	cmp	r3, #8
 800372a:	d11b      	bne.n	8003764 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f06f 0208 	mvn.w	r2, #8
 8003734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2204      	movs	r2, #4
 800373a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	f003 0303 	and.w	r3, r3, #3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7fd fc28 	bl	8000fa0 <HAL_TIM_IC_CaptureCallback>
 8003750:	e005      	b.n	800375e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f941 	bl	80039da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 f948 	bl	80039ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	f003 0310 	and.w	r3, r3, #16
 800376e:	2b10      	cmp	r3, #16
 8003770:	d122      	bne.n	80037b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f003 0310 	and.w	r3, r3, #16
 800377c:	2b10      	cmp	r3, #16
 800377e:	d11b      	bne.n	80037b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f06f 0210 	mvn.w	r2, #16
 8003788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2208      	movs	r2, #8
 800378e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f7fd fbfe 	bl	8000fa0 <HAL_TIM_IC_CaptureCallback>
 80037a4:	e005      	b.n	80037b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f917 	bl	80039da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f91e 	bl	80039ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d10e      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f003 0301 	and.w	r3, r3, #1
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d107      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f06f 0201 	mvn.w	r2, #1
 80037dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 f8f1 	bl	80039c6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ee:	2b80      	cmp	r3, #128	; 0x80
 80037f0:	d10e      	bne.n	8003810 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fc:	2b80      	cmp	r3, #128	; 0x80
 80037fe:	d107      	bne.n	8003810 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 fb7a 	bl	8003f04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800381e:	d10e      	bne.n	800383e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800382a:	2b80      	cmp	r3, #128	; 0x80
 800382c:	d107      	bne.n	800383e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 fb6d 	bl	8003f18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003848:	2b40      	cmp	r3, #64	; 0x40
 800384a:	d10e      	bne.n	800386a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003856:	2b40      	cmp	r3, #64	; 0x40
 8003858:	d107      	bne.n	800386a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 f8cc 	bl	8003a02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	f003 0320 	and.w	r3, r3, #32
 8003874:	2b20      	cmp	r3, #32
 8003876:	d10e      	bne.n	8003896 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b20      	cmp	r3, #32
 8003884:	d107      	bne.n	8003896 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f06f 0220 	mvn.w	r2, #32
 800388e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 fb2d 	bl	8003ef0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b084      	sub	sp, #16
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d101      	bne.n	80038b8 <HAL_TIM_IC_ConfigChannel+0x1a>
 80038b4:	2302      	movs	r3, #2
 80038b6:	e082      	b.n	80039be <HAL_TIM_IC_ConfigChannel+0x120>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d11b      	bne.n	80038fe <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6818      	ldr	r0, [r3, #0]
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	6819      	ldr	r1, [r3, #0]
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f000 f939 	bl	8003b4c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	699a      	ldr	r2, [r3, #24]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 020c 	bic.w	r2, r2, #12
 80038e8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6999      	ldr	r1, [r3, #24]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	619a      	str	r2, [r3, #24]
 80038fc:	e05a      	b.n	80039b4 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b04      	cmp	r3, #4
 8003902:	d11c      	bne.n	800393e <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6818      	ldr	r0, [r3, #0]
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	6819      	ldr	r1, [r3, #0]
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	f000 f988 	bl	8003c28 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	699a      	ldr	r2, [r3, #24]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003926:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6999      	ldr	r1, [r3, #24]
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	021a      	lsls	r2, r3, #8
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	619a      	str	r2, [r3, #24]
 800393c:	e03a      	b.n	80039b4 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b08      	cmp	r3, #8
 8003942:	d11b      	bne.n	800397c <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6818      	ldr	r0, [r3, #0]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	6819      	ldr	r1, [r3, #0]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f000 f9a5 	bl	8003ca2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	69da      	ldr	r2, [r3, #28]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 020c 	bic.w	r2, r2, #12
 8003966:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	69d9      	ldr	r1, [r3, #28]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	430a      	orrs	r2, r1
 8003978:	61da      	str	r2, [r3, #28]
 800397a:	e01b      	b.n	80039b4 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	6819      	ldr	r1, [r3, #0]
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f000 f9c5 	bl	8003d1a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	69da      	ldr	r2, [r3, #28]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800399e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	69d9      	ldr	r1, [r3, #28]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	021a      	lsls	r2, r3, #8
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b083      	sub	sp, #12
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039f6:	bf00      	nop
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b083      	sub	sp, #12
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
	...

08003a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a40      	ldr	r2, [pc, #256]	; (8003b2c <TIM_Base_SetConfig+0x114>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d013      	beq.n	8003a58 <TIM_Base_SetConfig+0x40>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a36:	d00f      	beq.n	8003a58 <TIM_Base_SetConfig+0x40>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a3d      	ldr	r2, [pc, #244]	; (8003b30 <TIM_Base_SetConfig+0x118>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d00b      	beq.n	8003a58 <TIM_Base_SetConfig+0x40>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a3c      	ldr	r2, [pc, #240]	; (8003b34 <TIM_Base_SetConfig+0x11c>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d007      	beq.n	8003a58 <TIM_Base_SetConfig+0x40>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a3b      	ldr	r2, [pc, #236]	; (8003b38 <TIM_Base_SetConfig+0x120>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d003      	beq.n	8003a58 <TIM_Base_SetConfig+0x40>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a3a      	ldr	r2, [pc, #232]	; (8003b3c <TIM_Base_SetConfig+0x124>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d108      	bne.n	8003a6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a2f      	ldr	r2, [pc, #188]	; (8003b2c <TIM_Base_SetConfig+0x114>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d01f      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a78:	d01b      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a2c      	ldr	r2, [pc, #176]	; (8003b30 <TIM_Base_SetConfig+0x118>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d017      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a2b      	ldr	r2, [pc, #172]	; (8003b34 <TIM_Base_SetConfig+0x11c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d013      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a2a      	ldr	r2, [pc, #168]	; (8003b38 <TIM_Base_SetConfig+0x120>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d00f      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a29      	ldr	r2, [pc, #164]	; (8003b3c <TIM_Base_SetConfig+0x124>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d00b      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a28      	ldr	r2, [pc, #160]	; (8003b40 <TIM_Base_SetConfig+0x128>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d007      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a27      	ldr	r2, [pc, #156]	; (8003b44 <TIM_Base_SetConfig+0x12c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d003      	beq.n	8003ab2 <TIM_Base_SetConfig+0x9a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a26      	ldr	r2, [pc, #152]	; (8003b48 <TIM_Base_SetConfig+0x130>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d108      	bne.n	8003ac4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a10      	ldr	r2, [pc, #64]	; (8003b2c <TIM_Base_SetConfig+0x114>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d00f      	beq.n	8003b10 <TIM_Base_SetConfig+0xf8>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a12      	ldr	r2, [pc, #72]	; (8003b3c <TIM_Base_SetConfig+0x124>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d00b      	beq.n	8003b10 <TIM_Base_SetConfig+0xf8>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a11      	ldr	r2, [pc, #68]	; (8003b40 <TIM_Base_SetConfig+0x128>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d007      	beq.n	8003b10 <TIM_Base_SetConfig+0xf8>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a10      	ldr	r2, [pc, #64]	; (8003b44 <TIM_Base_SetConfig+0x12c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d003      	beq.n	8003b10 <TIM_Base_SetConfig+0xf8>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a0f      	ldr	r2, [pc, #60]	; (8003b48 <TIM_Base_SetConfig+0x130>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d103      	bne.n	8003b18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	615a      	str	r2, [r3, #20]
}
 8003b1e:	bf00      	nop
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40012c00 	.word	0x40012c00
 8003b30:	40000400 	.word	0x40000400
 8003b34:	40000800 	.word	0x40000800
 8003b38:	40000c00 	.word	0x40000c00
 8003b3c:	40013400 	.word	0x40013400
 8003b40:	40014000 	.word	0x40014000
 8003b44:	40014400 	.word	0x40014400
 8003b48:	40014800 	.word	0x40014800

08003b4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b087      	sub	sp, #28
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
 8003b58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	f023 0201 	bic.w	r2, r3, #1
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	4a26      	ldr	r2, [pc, #152]	; (8003c10 <TIM_TI1_SetConfig+0xc4>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d017      	beq.n	8003baa <TIM_TI1_SetConfig+0x5e>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b80:	d013      	beq.n	8003baa <TIM_TI1_SetConfig+0x5e>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4a23      	ldr	r2, [pc, #140]	; (8003c14 <TIM_TI1_SetConfig+0xc8>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d00f      	beq.n	8003baa <TIM_TI1_SetConfig+0x5e>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	4a22      	ldr	r2, [pc, #136]	; (8003c18 <TIM_TI1_SetConfig+0xcc>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00b      	beq.n	8003baa <TIM_TI1_SetConfig+0x5e>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4a21      	ldr	r2, [pc, #132]	; (8003c1c <TIM_TI1_SetConfig+0xd0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d007      	beq.n	8003baa <TIM_TI1_SetConfig+0x5e>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	4a20      	ldr	r2, [pc, #128]	; (8003c20 <TIM_TI1_SetConfig+0xd4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d003      	beq.n	8003baa <TIM_TI1_SetConfig+0x5e>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	4a1f      	ldr	r2, [pc, #124]	; (8003c24 <TIM_TI1_SetConfig+0xd8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d101      	bne.n	8003bae <TIM_TI1_SetConfig+0x62>
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <TIM_TI1_SetConfig+0x64>
 8003bae:	2300      	movs	r3, #0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d008      	beq.n	8003bc6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f023 0303 	bic.w	r3, r3, #3
 8003bba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]
 8003bc4:	e003      	b.n	8003bce <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	f023 030a 	bic.w	r3, r3, #10
 8003be8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	f003 030a 	and.w	r3, r3, #10
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	621a      	str	r2, [r3, #32]
}
 8003c02:	bf00      	nop
 8003c04:	371c      	adds	r7, #28
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	40012c00 	.word	0x40012c00
 8003c14:	40000400 	.word	0x40000400
 8003c18:	40000800 	.word	0x40000800
 8003c1c:	40000c00 	.word	0x40000c00
 8003c20:	40013400 	.word	0x40013400
 8003c24:	40014000 	.word	0x40014000

08003c28 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b087      	sub	sp, #28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
 8003c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	f023 0210 	bic.w	r2, r3, #16
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	031b      	lsls	r3, r3, #12
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	621a      	str	r2, [r3, #32]
}
 8003c96:	bf00      	nop
 8003c98:	371c      	adds	r7, #28
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr

08003ca2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	b087      	sub	sp, #28
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	60f8      	str	r0, [r7, #12]
 8003caa:	60b9      	str	r1, [r7, #8]
 8003cac:	607a      	str	r2, [r7, #4]
 8003cae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f023 0303 	bic.w	r3, r3, #3
 8003cce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cde:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	011b      	lsls	r3, r3, #4
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003cf2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	021b      	lsls	r3, r3, #8
 8003cf8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	621a      	str	r2, [r3, #32]
}
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b087      	sub	sp, #28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
 8003d26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d46:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d58:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	031b      	lsls	r3, r3, #12
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003d6c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	031b      	lsls	r3, r3, #12
 8003d72:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	621a      	str	r2, [r3, #32]
}
 8003d88:	bf00      	nop
 8003d8a:	371c      	adds	r7, #28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f003 031f 	and.w	r3, r3, #31
 8003da6:	2201      	movs	r2, #1
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a1a      	ldr	r2, [r3, #32]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	43db      	mvns	r3, r3
 8003db6:	401a      	ands	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a1a      	ldr	r2, [r3, #32]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	f003 031f 	and.w	r3, r3, #31
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	621a      	str	r2, [r3, #32]
}
 8003dd2:	bf00      	nop
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
	...

08003de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003df4:	2302      	movs	r3, #2
 8003df6:	e068      	b.n	8003eca <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2e      	ldr	r2, [pc, #184]	; (8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d004      	beq.n	8003e2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a2d      	ldr	r2, [pc, #180]	; (8003edc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d108      	bne.n	8003e3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003e32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1e      	ldr	r2, [pc, #120]	; (8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d01d      	beq.n	8003e9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6a:	d018      	beq.n	8003e9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a1b      	ldr	r2, [pc, #108]	; (8003ee0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d013      	beq.n	8003e9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a1a      	ldr	r2, [pc, #104]	; (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d00e      	beq.n	8003e9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a18      	ldr	r2, [pc, #96]	; (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d009      	beq.n	8003e9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a13      	ldr	r2, [pc, #76]	; (8003edc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d004      	beq.n	8003e9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a14      	ldr	r2, [pc, #80]	; (8003eec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d10c      	bne.n	8003eb8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ea4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68ba      	ldr	r2, [r7, #8]
 8003eb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3714      	adds	r7, #20
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40013400 	.word	0x40013400
 8003ee0:	40000400 	.word	0x40000400
 8003ee4:	40000800 	.word	0x40000800
 8003ee8:	40000c00 	.word	0x40000c00
 8003eec:	40014000 	.word	0x40014000

08003ef0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e040      	b.n	8003fc0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fd faf8 	bl	8001544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2224      	movs	r2, #36	; 0x24
 8003f58:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0201 	bic.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f8c0 	bl	80040f0 <UART_SetConfig>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e022      	b.n	8003fc0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d002      	beq.n	8003f88 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 fb3e 	bl	8004604 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 fbc5 	bl	8004748 <UART_CheckIdleState>
 8003fbe:	4603      	mov	r3, r0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08a      	sub	sp, #40	; 0x28
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fdc:	2b20      	cmp	r3, #32
 8003fde:	f040 8081 	bne.w	80040e4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <HAL_UART_Transmit+0x26>
 8003fe8:	88fb      	ldrh	r3, [r7, #6]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e079      	b.n	80040e6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d101      	bne.n	8004000 <HAL_UART_Transmit+0x38>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e072      	b.n	80040e6 <HAL_UART_Transmit+0x11e>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2221      	movs	r2, #33	; 0x21
 8004012:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004014:	f7fd fb72 	bl	80016fc <HAL_GetTick>
 8004018:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	88fa      	ldrh	r2, [r7, #6]
 800401e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	88fa      	ldrh	r2, [r7, #6]
 8004026:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004032:	d108      	bne.n	8004046 <HAL_UART_Transmit+0x7e>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d104      	bne.n	8004046 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	61bb      	str	r3, [r7, #24]
 8004044:	e003      	b.n	800404e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800404a:	2300      	movs	r3, #0
 800404c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8004056:	e02d      	b.n	80040b4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2200      	movs	r2, #0
 8004060:	2180      	movs	r1, #128	; 0x80
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 fbb5 	bl	80047d2 <UART_WaitOnFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e039      	b.n	80040e6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10b      	bne.n	8004090 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	881a      	ldrh	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004084:	b292      	uxth	r2, r2
 8004086:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	3302      	adds	r3, #2
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	e008      	b.n	80040a2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	781a      	ldrb	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	b292      	uxth	r2, r2
 800409a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	3301      	adds	r3, #1
 80040a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	3b01      	subs	r3, #1
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d1cb      	bne.n	8004058 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	2200      	movs	r2, #0
 80040c8:	2140      	movs	r1, #64	; 0x40
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f000 fb81 	bl	80047d2 <UART_WaitOnFlagUntilTimeout>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e005      	b.n	80040e6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2220      	movs	r2, #32
 80040de:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	e000      	b.n	80040e6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80040e4:	2302      	movs	r3, #2
  }
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3720      	adds	r7, #32
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
	...

080040f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040f0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80040f4:	b088      	sub	sp, #32
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689a      	ldr	r2, [r3, #8]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	4313      	orrs	r3, r2
 8004114:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	4bac      	ldr	r3, [pc, #688]	; (80043d0 <UART_SetConfig+0x2e0>)
 800411e:	4013      	ands	r3, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6812      	ldr	r2, [r2, #0]
 8004124:	69f9      	ldr	r1, [r7, #28]
 8004126:	430b      	orrs	r3, r1
 8004128:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	430a      	orrs	r2, r1
 800413e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4aa2      	ldr	r2, [pc, #648]	; (80043d4 <UART_SetConfig+0x2e4>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d004      	beq.n	800415a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a1b      	ldr	r3, [r3, #32]
 8004154:	69fa      	ldr	r2, [r7, #28]
 8004156:	4313      	orrs	r3, r2
 8004158:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	69fa      	ldr	r2, [r7, #28]
 800416a:	430a      	orrs	r2, r1
 800416c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a99      	ldr	r2, [pc, #612]	; (80043d8 <UART_SetConfig+0x2e8>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d121      	bne.n	80041bc <UART_SetConfig+0xcc>
 8004178:	4b98      	ldr	r3, [pc, #608]	; (80043dc <UART_SetConfig+0x2ec>)
 800417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	2b03      	cmp	r3, #3
 8004184:	d816      	bhi.n	80041b4 <UART_SetConfig+0xc4>
 8004186:	a201      	add	r2, pc, #4	; (adr r2, 800418c <UART_SetConfig+0x9c>)
 8004188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418c:	0800419d 	.word	0x0800419d
 8004190:	080041a9 	.word	0x080041a9
 8004194:	080041a3 	.word	0x080041a3
 8004198:	080041af 	.word	0x080041af
 800419c:	2301      	movs	r3, #1
 800419e:	76fb      	strb	r3, [r7, #27]
 80041a0:	e0e8      	b.n	8004374 <UART_SetConfig+0x284>
 80041a2:	2302      	movs	r3, #2
 80041a4:	76fb      	strb	r3, [r7, #27]
 80041a6:	e0e5      	b.n	8004374 <UART_SetConfig+0x284>
 80041a8:	2304      	movs	r3, #4
 80041aa:	76fb      	strb	r3, [r7, #27]
 80041ac:	e0e2      	b.n	8004374 <UART_SetConfig+0x284>
 80041ae:	2308      	movs	r3, #8
 80041b0:	76fb      	strb	r3, [r7, #27]
 80041b2:	e0df      	b.n	8004374 <UART_SetConfig+0x284>
 80041b4:	2310      	movs	r3, #16
 80041b6:	76fb      	strb	r3, [r7, #27]
 80041b8:	bf00      	nop
 80041ba:	e0db      	b.n	8004374 <UART_SetConfig+0x284>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a87      	ldr	r2, [pc, #540]	; (80043e0 <UART_SetConfig+0x2f0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d134      	bne.n	8004230 <UART_SetConfig+0x140>
 80041c6:	4b85      	ldr	r3, [pc, #532]	; (80043dc <UART_SetConfig+0x2ec>)
 80041c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041cc:	f003 030c 	and.w	r3, r3, #12
 80041d0:	2b0c      	cmp	r3, #12
 80041d2:	d829      	bhi.n	8004228 <UART_SetConfig+0x138>
 80041d4:	a201      	add	r2, pc, #4	; (adr r2, 80041dc <UART_SetConfig+0xec>)
 80041d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041da:	bf00      	nop
 80041dc:	08004211 	.word	0x08004211
 80041e0:	08004229 	.word	0x08004229
 80041e4:	08004229 	.word	0x08004229
 80041e8:	08004229 	.word	0x08004229
 80041ec:	0800421d 	.word	0x0800421d
 80041f0:	08004229 	.word	0x08004229
 80041f4:	08004229 	.word	0x08004229
 80041f8:	08004229 	.word	0x08004229
 80041fc:	08004217 	.word	0x08004217
 8004200:	08004229 	.word	0x08004229
 8004204:	08004229 	.word	0x08004229
 8004208:	08004229 	.word	0x08004229
 800420c:	08004223 	.word	0x08004223
 8004210:	2300      	movs	r3, #0
 8004212:	76fb      	strb	r3, [r7, #27]
 8004214:	e0ae      	b.n	8004374 <UART_SetConfig+0x284>
 8004216:	2302      	movs	r3, #2
 8004218:	76fb      	strb	r3, [r7, #27]
 800421a:	e0ab      	b.n	8004374 <UART_SetConfig+0x284>
 800421c:	2304      	movs	r3, #4
 800421e:	76fb      	strb	r3, [r7, #27]
 8004220:	e0a8      	b.n	8004374 <UART_SetConfig+0x284>
 8004222:	2308      	movs	r3, #8
 8004224:	76fb      	strb	r3, [r7, #27]
 8004226:	e0a5      	b.n	8004374 <UART_SetConfig+0x284>
 8004228:	2310      	movs	r3, #16
 800422a:	76fb      	strb	r3, [r7, #27]
 800422c:	bf00      	nop
 800422e:	e0a1      	b.n	8004374 <UART_SetConfig+0x284>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a6b      	ldr	r2, [pc, #428]	; (80043e4 <UART_SetConfig+0x2f4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d120      	bne.n	800427c <UART_SetConfig+0x18c>
 800423a:	4b68      	ldr	r3, [pc, #416]	; (80043dc <UART_SetConfig+0x2ec>)
 800423c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004240:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004244:	2b10      	cmp	r3, #16
 8004246:	d00f      	beq.n	8004268 <UART_SetConfig+0x178>
 8004248:	2b10      	cmp	r3, #16
 800424a:	d802      	bhi.n	8004252 <UART_SetConfig+0x162>
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <UART_SetConfig+0x16c>
 8004250:	e010      	b.n	8004274 <UART_SetConfig+0x184>
 8004252:	2b20      	cmp	r3, #32
 8004254:	d005      	beq.n	8004262 <UART_SetConfig+0x172>
 8004256:	2b30      	cmp	r3, #48	; 0x30
 8004258:	d009      	beq.n	800426e <UART_SetConfig+0x17e>
 800425a:	e00b      	b.n	8004274 <UART_SetConfig+0x184>
 800425c:	2300      	movs	r3, #0
 800425e:	76fb      	strb	r3, [r7, #27]
 8004260:	e088      	b.n	8004374 <UART_SetConfig+0x284>
 8004262:	2302      	movs	r3, #2
 8004264:	76fb      	strb	r3, [r7, #27]
 8004266:	e085      	b.n	8004374 <UART_SetConfig+0x284>
 8004268:	2304      	movs	r3, #4
 800426a:	76fb      	strb	r3, [r7, #27]
 800426c:	e082      	b.n	8004374 <UART_SetConfig+0x284>
 800426e:	2308      	movs	r3, #8
 8004270:	76fb      	strb	r3, [r7, #27]
 8004272:	e07f      	b.n	8004374 <UART_SetConfig+0x284>
 8004274:	2310      	movs	r3, #16
 8004276:	76fb      	strb	r3, [r7, #27]
 8004278:	bf00      	nop
 800427a:	e07b      	b.n	8004374 <UART_SetConfig+0x284>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a59      	ldr	r2, [pc, #356]	; (80043e8 <UART_SetConfig+0x2f8>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d120      	bne.n	80042c8 <UART_SetConfig+0x1d8>
 8004286:	4b55      	ldr	r3, [pc, #340]	; (80043dc <UART_SetConfig+0x2ec>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004290:	2b40      	cmp	r3, #64	; 0x40
 8004292:	d00f      	beq.n	80042b4 <UART_SetConfig+0x1c4>
 8004294:	2b40      	cmp	r3, #64	; 0x40
 8004296:	d802      	bhi.n	800429e <UART_SetConfig+0x1ae>
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <UART_SetConfig+0x1b8>
 800429c:	e010      	b.n	80042c0 <UART_SetConfig+0x1d0>
 800429e:	2b80      	cmp	r3, #128	; 0x80
 80042a0:	d005      	beq.n	80042ae <UART_SetConfig+0x1be>
 80042a2:	2bc0      	cmp	r3, #192	; 0xc0
 80042a4:	d009      	beq.n	80042ba <UART_SetConfig+0x1ca>
 80042a6:	e00b      	b.n	80042c0 <UART_SetConfig+0x1d0>
 80042a8:	2300      	movs	r3, #0
 80042aa:	76fb      	strb	r3, [r7, #27]
 80042ac:	e062      	b.n	8004374 <UART_SetConfig+0x284>
 80042ae:	2302      	movs	r3, #2
 80042b0:	76fb      	strb	r3, [r7, #27]
 80042b2:	e05f      	b.n	8004374 <UART_SetConfig+0x284>
 80042b4:	2304      	movs	r3, #4
 80042b6:	76fb      	strb	r3, [r7, #27]
 80042b8:	e05c      	b.n	8004374 <UART_SetConfig+0x284>
 80042ba:	2308      	movs	r3, #8
 80042bc:	76fb      	strb	r3, [r7, #27]
 80042be:	e059      	b.n	8004374 <UART_SetConfig+0x284>
 80042c0:	2310      	movs	r3, #16
 80042c2:	76fb      	strb	r3, [r7, #27]
 80042c4:	bf00      	nop
 80042c6:	e055      	b.n	8004374 <UART_SetConfig+0x284>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a47      	ldr	r2, [pc, #284]	; (80043ec <UART_SetConfig+0x2fc>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d124      	bne.n	800431c <UART_SetConfig+0x22c>
 80042d2:	4b42      	ldr	r3, [pc, #264]	; (80043dc <UART_SetConfig+0x2ec>)
 80042d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e0:	d012      	beq.n	8004308 <UART_SetConfig+0x218>
 80042e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e6:	d802      	bhi.n	80042ee <UART_SetConfig+0x1fe>
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d007      	beq.n	80042fc <UART_SetConfig+0x20c>
 80042ec:	e012      	b.n	8004314 <UART_SetConfig+0x224>
 80042ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042f2:	d006      	beq.n	8004302 <UART_SetConfig+0x212>
 80042f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042f8:	d009      	beq.n	800430e <UART_SetConfig+0x21e>
 80042fa:	e00b      	b.n	8004314 <UART_SetConfig+0x224>
 80042fc:	2300      	movs	r3, #0
 80042fe:	76fb      	strb	r3, [r7, #27]
 8004300:	e038      	b.n	8004374 <UART_SetConfig+0x284>
 8004302:	2302      	movs	r3, #2
 8004304:	76fb      	strb	r3, [r7, #27]
 8004306:	e035      	b.n	8004374 <UART_SetConfig+0x284>
 8004308:	2304      	movs	r3, #4
 800430a:	76fb      	strb	r3, [r7, #27]
 800430c:	e032      	b.n	8004374 <UART_SetConfig+0x284>
 800430e:	2308      	movs	r3, #8
 8004310:	76fb      	strb	r3, [r7, #27]
 8004312:	e02f      	b.n	8004374 <UART_SetConfig+0x284>
 8004314:	2310      	movs	r3, #16
 8004316:	76fb      	strb	r3, [r7, #27]
 8004318:	bf00      	nop
 800431a:	e02b      	b.n	8004374 <UART_SetConfig+0x284>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a2c      	ldr	r2, [pc, #176]	; (80043d4 <UART_SetConfig+0x2e4>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d124      	bne.n	8004370 <UART_SetConfig+0x280>
 8004326:	4b2d      	ldr	r3, [pc, #180]	; (80043dc <UART_SetConfig+0x2ec>)
 8004328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800432c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004334:	d012      	beq.n	800435c <UART_SetConfig+0x26c>
 8004336:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800433a:	d802      	bhi.n	8004342 <UART_SetConfig+0x252>
 800433c:	2b00      	cmp	r3, #0
 800433e:	d007      	beq.n	8004350 <UART_SetConfig+0x260>
 8004340:	e012      	b.n	8004368 <UART_SetConfig+0x278>
 8004342:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004346:	d006      	beq.n	8004356 <UART_SetConfig+0x266>
 8004348:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800434c:	d009      	beq.n	8004362 <UART_SetConfig+0x272>
 800434e:	e00b      	b.n	8004368 <UART_SetConfig+0x278>
 8004350:	2300      	movs	r3, #0
 8004352:	76fb      	strb	r3, [r7, #27]
 8004354:	e00e      	b.n	8004374 <UART_SetConfig+0x284>
 8004356:	2302      	movs	r3, #2
 8004358:	76fb      	strb	r3, [r7, #27]
 800435a:	e00b      	b.n	8004374 <UART_SetConfig+0x284>
 800435c:	2304      	movs	r3, #4
 800435e:	76fb      	strb	r3, [r7, #27]
 8004360:	e008      	b.n	8004374 <UART_SetConfig+0x284>
 8004362:	2308      	movs	r3, #8
 8004364:	76fb      	strb	r3, [r7, #27]
 8004366:	e005      	b.n	8004374 <UART_SetConfig+0x284>
 8004368:	2310      	movs	r3, #16
 800436a:	76fb      	strb	r3, [r7, #27]
 800436c:	bf00      	nop
 800436e:	e001      	b.n	8004374 <UART_SetConfig+0x284>
 8004370:	2310      	movs	r3, #16
 8004372:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a16      	ldr	r2, [pc, #88]	; (80043d4 <UART_SetConfig+0x2e4>)
 800437a:	4293      	cmp	r3, r2
 800437c:	f040 8087 	bne.w	800448e <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004380:	7efb      	ldrb	r3, [r7, #27]
 8004382:	2b08      	cmp	r3, #8
 8004384:	d836      	bhi.n	80043f4 <UART_SetConfig+0x304>
 8004386:	a201      	add	r2, pc, #4	; (adr r2, 800438c <UART_SetConfig+0x29c>)
 8004388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800438c:	080043b1 	.word	0x080043b1
 8004390:	080043f5 	.word	0x080043f5
 8004394:	080043b9 	.word	0x080043b9
 8004398:	080043f5 	.word	0x080043f5
 800439c:	080043bf 	.word	0x080043bf
 80043a0:	080043f5 	.word	0x080043f5
 80043a4:	080043f5 	.word	0x080043f5
 80043a8:	080043f5 	.word	0x080043f5
 80043ac:	080043c7 	.word	0x080043c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043b0:	f7fe fa80 	bl	80028b4 <HAL_RCC_GetPCLK1Freq>
 80043b4:	6178      	str	r0, [r7, #20]
        break;
 80043b6:	e022      	b.n	80043fe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043b8:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <UART_SetConfig+0x300>)
 80043ba:	617b      	str	r3, [r7, #20]
        break;
 80043bc:	e01f      	b.n	80043fe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043be:	f7fe f9e3 	bl	8002788 <HAL_RCC_GetSysClockFreq>
 80043c2:	6178      	str	r0, [r7, #20]
        break;
 80043c4:	e01b      	b.n	80043fe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043ca:	617b      	str	r3, [r7, #20]
        break;
 80043cc:	e017      	b.n	80043fe <UART_SetConfig+0x30e>
 80043ce:	bf00      	nop
 80043d0:	efff69f3 	.word	0xefff69f3
 80043d4:	40008000 	.word	0x40008000
 80043d8:	40013800 	.word	0x40013800
 80043dc:	40021000 	.word	0x40021000
 80043e0:	40004400 	.word	0x40004400
 80043e4:	40004800 	.word	0x40004800
 80043e8:	40004c00 	.word	0x40004c00
 80043ec:	40005000 	.word	0x40005000
 80043f0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	76bb      	strb	r3, [r7, #26]
        break;
 80043fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 80f1 	beq.w	80045e8 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	4613      	mov	r3, r2
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	4413      	add	r3, r2
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	429a      	cmp	r2, r3
 8004414:	d305      	bcc.n	8004422 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	429a      	cmp	r2, r3
 8004420:	d902      	bls.n	8004428 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	76bb      	strb	r3, [r7, #26]
 8004426:	e0df      	b.n	80045e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	4619      	mov	r1, r3
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	f04f 0400 	mov.w	r4, #0
 8004438:	0214      	lsls	r4, r2, #8
 800443a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800443e:	020b      	lsls	r3, r1, #8
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6852      	ldr	r2, [r2, #4]
 8004444:	0852      	lsrs	r2, r2, #1
 8004446:	4611      	mov	r1, r2
 8004448:	f04f 0200 	mov.w	r2, #0
 800444c:	eb13 0b01 	adds.w	fp, r3, r1
 8004450:	eb44 0c02 	adc.w	ip, r4, r2
 8004454:	4658      	mov	r0, fp
 8004456:	4661      	mov	r1, ip
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f04f 0400 	mov.w	r4, #0
 8004460:	461a      	mov	r2, r3
 8004462:	4623      	mov	r3, r4
 8004464:	f7fc fba0 	bl	8000ba8 <__aeabi_uldivmod>
 8004468:	4603      	mov	r3, r0
 800446a:	460c      	mov	r4, r1
 800446c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004474:	d308      	bcc.n	8004488 <UART_SetConfig+0x398>
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800447c:	d204      	bcs.n	8004488 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	60da      	str	r2, [r3, #12]
 8004486:	e0af      	b.n	80045e8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	76bb      	strb	r3, [r7, #26]
 800448c:	e0ac      	b.n	80045e8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	69db      	ldr	r3, [r3, #28]
 8004492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004496:	d15b      	bne.n	8004550 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004498:	7efb      	ldrb	r3, [r7, #27]
 800449a:	2b08      	cmp	r3, #8
 800449c:	d827      	bhi.n	80044ee <UART_SetConfig+0x3fe>
 800449e:	a201      	add	r2, pc, #4	; (adr r2, 80044a4 <UART_SetConfig+0x3b4>)
 80044a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a4:	080044c9 	.word	0x080044c9
 80044a8:	080044d1 	.word	0x080044d1
 80044ac:	080044d9 	.word	0x080044d9
 80044b0:	080044ef 	.word	0x080044ef
 80044b4:	080044df 	.word	0x080044df
 80044b8:	080044ef 	.word	0x080044ef
 80044bc:	080044ef 	.word	0x080044ef
 80044c0:	080044ef 	.word	0x080044ef
 80044c4:	080044e7 	.word	0x080044e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044c8:	f7fe f9f4 	bl	80028b4 <HAL_RCC_GetPCLK1Freq>
 80044cc:	6178      	str	r0, [r7, #20]
        break;
 80044ce:	e013      	b.n	80044f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044d0:	f7fe fa06 	bl	80028e0 <HAL_RCC_GetPCLK2Freq>
 80044d4:	6178      	str	r0, [r7, #20]
        break;
 80044d6:	e00f      	b.n	80044f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044d8:	4b49      	ldr	r3, [pc, #292]	; (8004600 <UART_SetConfig+0x510>)
 80044da:	617b      	str	r3, [r7, #20]
        break;
 80044dc:	e00c      	b.n	80044f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044de:	f7fe f953 	bl	8002788 <HAL_RCC_GetSysClockFreq>
 80044e2:	6178      	str	r0, [r7, #20]
        break;
 80044e4:	e008      	b.n	80044f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044ea:	617b      	str	r3, [r7, #20]
        break;
 80044ec:	e004      	b.n	80044f8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80044ee:	2300      	movs	r3, #0
 80044f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	76bb      	strb	r3, [r7, #26]
        break;
 80044f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d074      	beq.n	80045e8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	005a      	lsls	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	085b      	lsrs	r3, r3, #1
 8004508:	441a      	add	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004512:	b29b      	uxth	r3, r3
 8004514:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	2b0f      	cmp	r3, #15
 800451a:	d916      	bls.n	800454a <UART_SetConfig+0x45a>
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004522:	d212      	bcs.n	800454a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	b29b      	uxth	r3, r3
 8004528:	f023 030f 	bic.w	r3, r3, #15
 800452c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	085b      	lsrs	r3, r3, #1
 8004532:	b29b      	uxth	r3, r3
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	b29a      	uxth	r2, r3
 800453a:	89fb      	ldrh	r3, [r7, #14]
 800453c:	4313      	orrs	r3, r2
 800453e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	89fa      	ldrh	r2, [r7, #14]
 8004546:	60da      	str	r2, [r3, #12]
 8004548:	e04e      	b.n	80045e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	76bb      	strb	r3, [r7, #26]
 800454e:	e04b      	b.n	80045e8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004550:	7efb      	ldrb	r3, [r7, #27]
 8004552:	2b08      	cmp	r3, #8
 8004554:	d827      	bhi.n	80045a6 <UART_SetConfig+0x4b6>
 8004556:	a201      	add	r2, pc, #4	; (adr r2, 800455c <UART_SetConfig+0x46c>)
 8004558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455c:	08004581 	.word	0x08004581
 8004560:	08004589 	.word	0x08004589
 8004564:	08004591 	.word	0x08004591
 8004568:	080045a7 	.word	0x080045a7
 800456c:	08004597 	.word	0x08004597
 8004570:	080045a7 	.word	0x080045a7
 8004574:	080045a7 	.word	0x080045a7
 8004578:	080045a7 	.word	0x080045a7
 800457c:	0800459f 	.word	0x0800459f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004580:	f7fe f998 	bl	80028b4 <HAL_RCC_GetPCLK1Freq>
 8004584:	6178      	str	r0, [r7, #20]
        break;
 8004586:	e013      	b.n	80045b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004588:	f7fe f9aa 	bl	80028e0 <HAL_RCC_GetPCLK2Freq>
 800458c:	6178      	str	r0, [r7, #20]
        break;
 800458e:	e00f      	b.n	80045b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004590:	4b1b      	ldr	r3, [pc, #108]	; (8004600 <UART_SetConfig+0x510>)
 8004592:	617b      	str	r3, [r7, #20]
        break;
 8004594:	e00c      	b.n	80045b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004596:	f7fe f8f7 	bl	8002788 <HAL_RCC_GetSysClockFreq>
 800459a:	6178      	str	r0, [r7, #20]
        break;
 800459c:	e008      	b.n	80045b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045a2:	617b      	str	r3, [r7, #20]
        break;
 80045a4:	e004      	b.n	80045b0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	76bb      	strb	r3, [r7, #26]
        break;
 80045ae:	bf00      	nop
    }

    if (pclk != 0U)
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d018      	beq.n	80045e8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	085a      	lsrs	r2, r3, #1
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	441a      	add	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	2b0f      	cmp	r3, #15
 80045d0:	d908      	bls.n	80045e4 <UART_SetConfig+0x4f4>
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d8:	d204      	bcs.n	80045e4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	60da      	str	r2, [r3, #12]
 80045e2:	e001      	b.n	80045e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80045f4:	7ebb      	ldrb	r3, [r7, #26]
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3720      	adds	r7, #32
 80045fa:	46bd      	mov	sp, r7
 80045fc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004600:	00f42400 	.word	0x00f42400

08004604 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00a      	beq.n	800462e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00a      	beq.n	8004650 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00a      	beq.n	8004672 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00a      	beq.n	8004694 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00a      	beq.n	80046b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ba:	f003 0320 	and.w	r3, r3, #32
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00a      	beq.n	80046d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	430a      	orrs	r2, r1
 80046d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d01a      	beq.n	800471a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004702:	d10a      	bne.n	800471a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	605a      	str	r2, [r3, #4]
  }
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af02      	add	r7, sp, #8
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004756:	f7fc ffd1 	bl	80016fc <HAL_GetTick>
 800475a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0308 	and.w	r3, r3, #8
 8004766:	2b08      	cmp	r3, #8
 8004768:	d10e      	bne.n	8004788 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800476a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f82a 	bl	80047d2 <UART_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e020      	b.n	80047ca <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0304 	and.w	r3, r3, #4
 8004792:	2b04      	cmp	r3, #4
 8004794:	d10e      	bne.n	80047b4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004796:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 f814 	bl	80047d2 <UART_WaitOnFlagUntilTimeout>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d001      	beq.n	80047b4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e00a      	b.n	80047ca <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2220      	movs	r2, #32
 80047b8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2220      	movs	r2, #32
 80047be:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b084      	sub	sp, #16
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	60f8      	str	r0, [r7, #12]
 80047da:	60b9      	str	r1, [r7, #8]
 80047dc:	603b      	str	r3, [r7, #0]
 80047de:	4613      	mov	r3, r2
 80047e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047e2:	e05d      	b.n	80048a0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ea:	d059      	beq.n	80048a0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ec:	f7fc ff86 	bl	80016fc <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d302      	bcc.n	8004802 <UART_WaitOnFlagUntilTimeout+0x30>
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d11b      	bne.n	800483a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004810:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0201 	bic.w	r2, r2, #1
 8004820:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2220      	movs	r2, #32
 8004826:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2220      	movs	r2, #32
 800482c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e042      	b.n	80048c0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d02b      	beq.n	80048a0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004852:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004856:	d123      	bne.n	80048a0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004860:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004870:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0201 	bic.w	r2, r2, #1
 8004880:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2220      	movs	r2, #32
 8004886:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2220      	movs	r2, #32
 800488c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2220      	movs	r2, #32
 8004892:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e00f      	b.n	80048c0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	69da      	ldr	r2, [r3, #28]
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	4013      	ands	r3, r2
 80048aa:	68ba      	ldr	r2, [r7, #8]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	bf0c      	ite	eq
 80048b0:	2301      	moveq	r3, #1
 80048b2:	2300      	movne	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	461a      	mov	r2, r3
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d092      	beq.n	80047e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <__errno>:
 80048c8:	4b01      	ldr	r3, [pc, #4]	; (80048d0 <__errno+0x8>)
 80048ca:	6818      	ldr	r0, [r3, #0]
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	2000000c 	.word	0x2000000c

080048d4 <__libc_init_array>:
 80048d4:	b570      	push	{r4, r5, r6, lr}
 80048d6:	4e0d      	ldr	r6, [pc, #52]	; (800490c <__libc_init_array+0x38>)
 80048d8:	4c0d      	ldr	r4, [pc, #52]	; (8004910 <__libc_init_array+0x3c>)
 80048da:	1ba4      	subs	r4, r4, r6
 80048dc:	10a4      	asrs	r4, r4, #2
 80048de:	2500      	movs	r5, #0
 80048e0:	42a5      	cmp	r5, r4
 80048e2:	d109      	bne.n	80048f8 <__libc_init_array+0x24>
 80048e4:	4e0b      	ldr	r6, [pc, #44]	; (8004914 <__libc_init_array+0x40>)
 80048e6:	4c0c      	ldr	r4, [pc, #48]	; (8004918 <__libc_init_array+0x44>)
 80048e8:	f002 fb48 	bl	8006f7c <_init>
 80048ec:	1ba4      	subs	r4, r4, r6
 80048ee:	10a4      	asrs	r4, r4, #2
 80048f0:	2500      	movs	r5, #0
 80048f2:	42a5      	cmp	r5, r4
 80048f4:	d105      	bne.n	8004902 <__libc_init_array+0x2e>
 80048f6:	bd70      	pop	{r4, r5, r6, pc}
 80048f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048fc:	4798      	blx	r3
 80048fe:	3501      	adds	r5, #1
 8004900:	e7ee      	b.n	80048e0 <__libc_init_array+0xc>
 8004902:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004906:	4798      	blx	r3
 8004908:	3501      	adds	r5, #1
 800490a:	e7f2      	b.n	80048f2 <__libc_init_array+0x1e>
 800490c:	080072d0 	.word	0x080072d0
 8004910:	080072d0 	.word	0x080072d0
 8004914:	080072d0 	.word	0x080072d0
 8004918:	080072d4 	.word	0x080072d4

0800491c <memset>:
 800491c:	4402      	add	r2, r0
 800491e:	4603      	mov	r3, r0
 8004920:	4293      	cmp	r3, r2
 8004922:	d100      	bne.n	8004926 <memset+0xa>
 8004924:	4770      	bx	lr
 8004926:	f803 1b01 	strb.w	r1, [r3], #1
 800492a:	e7f9      	b.n	8004920 <memset+0x4>

0800492c <__cvt>:
 800492c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004930:	ec55 4b10 	vmov	r4, r5, d0
 8004934:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004936:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800493a:	2d00      	cmp	r5, #0
 800493c:	460e      	mov	r6, r1
 800493e:	4691      	mov	r9, r2
 8004940:	4619      	mov	r1, r3
 8004942:	bfb8      	it	lt
 8004944:	4622      	movlt	r2, r4
 8004946:	462b      	mov	r3, r5
 8004948:	f027 0720 	bic.w	r7, r7, #32
 800494c:	bfbb      	ittet	lt
 800494e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004952:	461d      	movlt	r5, r3
 8004954:	2300      	movge	r3, #0
 8004956:	232d      	movlt	r3, #45	; 0x2d
 8004958:	bfb8      	it	lt
 800495a:	4614      	movlt	r4, r2
 800495c:	2f46      	cmp	r7, #70	; 0x46
 800495e:	700b      	strb	r3, [r1, #0]
 8004960:	d004      	beq.n	800496c <__cvt+0x40>
 8004962:	2f45      	cmp	r7, #69	; 0x45
 8004964:	d100      	bne.n	8004968 <__cvt+0x3c>
 8004966:	3601      	adds	r6, #1
 8004968:	2102      	movs	r1, #2
 800496a:	e000      	b.n	800496e <__cvt+0x42>
 800496c:	2103      	movs	r1, #3
 800496e:	ab03      	add	r3, sp, #12
 8004970:	9301      	str	r3, [sp, #4]
 8004972:	ab02      	add	r3, sp, #8
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	4632      	mov	r2, r6
 8004978:	4653      	mov	r3, sl
 800497a:	ec45 4b10 	vmov	d0, r4, r5
 800497e:	f000 fcd7 	bl	8005330 <_dtoa_r>
 8004982:	2f47      	cmp	r7, #71	; 0x47
 8004984:	4680      	mov	r8, r0
 8004986:	d102      	bne.n	800498e <__cvt+0x62>
 8004988:	f019 0f01 	tst.w	r9, #1
 800498c:	d026      	beq.n	80049dc <__cvt+0xb0>
 800498e:	2f46      	cmp	r7, #70	; 0x46
 8004990:	eb08 0906 	add.w	r9, r8, r6
 8004994:	d111      	bne.n	80049ba <__cvt+0x8e>
 8004996:	f898 3000 	ldrb.w	r3, [r8]
 800499a:	2b30      	cmp	r3, #48	; 0x30
 800499c:	d10a      	bne.n	80049b4 <__cvt+0x88>
 800499e:	2200      	movs	r2, #0
 80049a0:	2300      	movs	r3, #0
 80049a2:	4620      	mov	r0, r4
 80049a4:	4629      	mov	r1, r5
 80049a6:	f7fc f88f 	bl	8000ac8 <__aeabi_dcmpeq>
 80049aa:	b918      	cbnz	r0, 80049b4 <__cvt+0x88>
 80049ac:	f1c6 0601 	rsb	r6, r6, #1
 80049b0:	f8ca 6000 	str.w	r6, [sl]
 80049b4:	f8da 3000 	ldr.w	r3, [sl]
 80049b8:	4499      	add	r9, r3
 80049ba:	2200      	movs	r2, #0
 80049bc:	2300      	movs	r3, #0
 80049be:	4620      	mov	r0, r4
 80049c0:	4629      	mov	r1, r5
 80049c2:	f7fc f881 	bl	8000ac8 <__aeabi_dcmpeq>
 80049c6:	b938      	cbnz	r0, 80049d8 <__cvt+0xac>
 80049c8:	2230      	movs	r2, #48	; 0x30
 80049ca:	9b03      	ldr	r3, [sp, #12]
 80049cc:	454b      	cmp	r3, r9
 80049ce:	d205      	bcs.n	80049dc <__cvt+0xb0>
 80049d0:	1c59      	adds	r1, r3, #1
 80049d2:	9103      	str	r1, [sp, #12]
 80049d4:	701a      	strb	r2, [r3, #0]
 80049d6:	e7f8      	b.n	80049ca <__cvt+0x9e>
 80049d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80049dc:	9b03      	ldr	r3, [sp, #12]
 80049de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80049e0:	eba3 0308 	sub.w	r3, r3, r8
 80049e4:	4640      	mov	r0, r8
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	b004      	add	sp, #16
 80049ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080049ee <__exponent>:
 80049ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049f0:	2900      	cmp	r1, #0
 80049f2:	4604      	mov	r4, r0
 80049f4:	bfba      	itte	lt
 80049f6:	4249      	neglt	r1, r1
 80049f8:	232d      	movlt	r3, #45	; 0x2d
 80049fa:	232b      	movge	r3, #43	; 0x2b
 80049fc:	2909      	cmp	r1, #9
 80049fe:	f804 2b02 	strb.w	r2, [r4], #2
 8004a02:	7043      	strb	r3, [r0, #1]
 8004a04:	dd20      	ble.n	8004a48 <__exponent+0x5a>
 8004a06:	f10d 0307 	add.w	r3, sp, #7
 8004a0a:	461f      	mov	r7, r3
 8004a0c:	260a      	movs	r6, #10
 8004a0e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004a12:	fb06 1115 	mls	r1, r6, r5, r1
 8004a16:	3130      	adds	r1, #48	; 0x30
 8004a18:	2d09      	cmp	r5, #9
 8004a1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a1e:	f103 32ff 	add.w	r2, r3, #4294967295
 8004a22:	4629      	mov	r1, r5
 8004a24:	dc09      	bgt.n	8004a3a <__exponent+0x4c>
 8004a26:	3130      	adds	r1, #48	; 0x30
 8004a28:	3b02      	subs	r3, #2
 8004a2a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004a2e:	42bb      	cmp	r3, r7
 8004a30:	4622      	mov	r2, r4
 8004a32:	d304      	bcc.n	8004a3e <__exponent+0x50>
 8004a34:	1a10      	subs	r0, r2, r0
 8004a36:	b003      	add	sp, #12
 8004a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	e7e7      	b.n	8004a0e <__exponent+0x20>
 8004a3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a42:	f804 2b01 	strb.w	r2, [r4], #1
 8004a46:	e7f2      	b.n	8004a2e <__exponent+0x40>
 8004a48:	2330      	movs	r3, #48	; 0x30
 8004a4a:	4419      	add	r1, r3
 8004a4c:	7083      	strb	r3, [r0, #2]
 8004a4e:	1d02      	adds	r2, r0, #4
 8004a50:	70c1      	strb	r1, [r0, #3]
 8004a52:	e7ef      	b.n	8004a34 <__exponent+0x46>

08004a54 <_printf_float>:
 8004a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a58:	b08d      	sub	sp, #52	; 0x34
 8004a5a:	460c      	mov	r4, r1
 8004a5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004a60:	4616      	mov	r6, r2
 8004a62:	461f      	mov	r7, r3
 8004a64:	4605      	mov	r5, r0
 8004a66:	f001 fae5 	bl	8006034 <_localeconv_r>
 8004a6a:	6803      	ldr	r3, [r0, #0]
 8004a6c:	9304      	str	r3, [sp, #16]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fb fbae 	bl	80001d0 <strlen>
 8004a74:	2300      	movs	r3, #0
 8004a76:	930a      	str	r3, [sp, #40]	; 0x28
 8004a78:	f8d8 3000 	ldr.w	r3, [r8]
 8004a7c:	9005      	str	r0, [sp, #20]
 8004a7e:	3307      	adds	r3, #7
 8004a80:	f023 0307 	bic.w	r3, r3, #7
 8004a84:	f103 0208 	add.w	r2, r3, #8
 8004a88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a8c:	f8d4 b000 	ldr.w	fp, [r4]
 8004a90:	f8c8 2000 	str.w	r2, [r8]
 8004a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004a9c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004aa0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004aa4:	9307      	str	r3, [sp, #28]
 8004aa6:	f8cd 8018 	str.w	r8, [sp, #24]
 8004aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8004aae:	4ba7      	ldr	r3, [pc, #668]	; (8004d4c <_printf_float+0x2f8>)
 8004ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ab4:	f7fc f83a 	bl	8000b2c <__aeabi_dcmpun>
 8004ab8:	bb70      	cbnz	r0, 8004b18 <_printf_float+0xc4>
 8004aba:	f04f 32ff 	mov.w	r2, #4294967295
 8004abe:	4ba3      	ldr	r3, [pc, #652]	; (8004d4c <_printf_float+0x2f8>)
 8004ac0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ac4:	f7fc f814 	bl	8000af0 <__aeabi_dcmple>
 8004ac8:	bb30      	cbnz	r0, 8004b18 <_printf_float+0xc4>
 8004aca:	2200      	movs	r2, #0
 8004acc:	2300      	movs	r3, #0
 8004ace:	4640      	mov	r0, r8
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	f7fc f803 	bl	8000adc <__aeabi_dcmplt>
 8004ad6:	b110      	cbz	r0, 8004ade <_printf_float+0x8a>
 8004ad8:	232d      	movs	r3, #45	; 0x2d
 8004ada:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ade:	4a9c      	ldr	r2, [pc, #624]	; (8004d50 <_printf_float+0x2fc>)
 8004ae0:	4b9c      	ldr	r3, [pc, #624]	; (8004d54 <_printf_float+0x300>)
 8004ae2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004ae6:	bf8c      	ite	hi
 8004ae8:	4690      	movhi	r8, r2
 8004aea:	4698      	movls	r8, r3
 8004aec:	2303      	movs	r3, #3
 8004aee:	f02b 0204 	bic.w	r2, fp, #4
 8004af2:	6123      	str	r3, [r4, #16]
 8004af4:	6022      	str	r2, [r4, #0]
 8004af6:	f04f 0900 	mov.w	r9, #0
 8004afa:	9700      	str	r7, [sp, #0]
 8004afc:	4633      	mov	r3, r6
 8004afe:	aa0b      	add	r2, sp, #44	; 0x2c
 8004b00:	4621      	mov	r1, r4
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f9e6 	bl	8004ed4 <_printf_common>
 8004b08:	3001      	adds	r0, #1
 8004b0a:	f040 808d 	bne.w	8004c28 <_printf_float+0x1d4>
 8004b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b12:	b00d      	add	sp, #52	; 0x34
 8004b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b18:	4642      	mov	r2, r8
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	4640      	mov	r0, r8
 8004b1e:	4649      	mov	r1, r9
 8004b20:	f7fc f804 	bl	8000b2c <__aeabi_dcmpun>
 8004b24:	b110      	cbz	r0, 8004b2c <_printf_float+0xd8>
 8004b26:	4a8c      	ldr	r2, [pc, #560]	; (8004d58 <_printf_float+0x304>)
 8004b28:	4b8c      	ldr	r3, [pc, #560]	; (8004d5c <_printf_float+0x308>)
 8004b2a:	e7da      	b.n	8004ae2 <_printf_float+0x8e>
 8004b2c:	6861      	ldr	r1, [r4, #4]
 8004b2e:	1c4b      	adds	r3, r1, #1
 8004b30:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004b34:	a80a      	add	r0, sp, #40	; 0x28
 8004b36:	d13e      	bne.n	8004bb6 <_printf_float+0x162>
 8004b38:	2306      	movs	r3, #6
 8004b3a:	6063      	str	r3, [r4, #4]
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004b42:	ab09      	add	r3, sp, #36	; 0x24
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	ec49 8b10 	vmov	d0, r8, r9
 8004b4a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004b4e:	6022      	str	r2, [r4, #0]
 8004b50:	f8cd a004 	str.w	sl, [sp, #4]
 8004b54:	6861      	ldr	r1, [r4, #4]
 8004b56:	4628      	mov	r0, r5
 8004b58:	f7ff fee8 	bl	800492c <__cvt>
 8004b5c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004b60:	2b47      	cmp	r3, #71	; 0x47
 8004b62:	4680      	mov	r8, r0
 8004b64:	d109      	bne.n	8004b7a <_printf_float+0x126>
 8004b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b68:	1cd8      	adds	r0, r3, #3
 8004b6a:	db02      	blt.n	8004b72 <_printf_float+0x11e>
 8004b6c:	6862      	ldr	r2, [r4, #4]
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	dd47      	ble.n	8004c02 <_printf_float+0x1ae>
 8004b72:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b76:	fa5f fa8a 	uxtb.w	sl, sl
 8004b7a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004b7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b80:	d824      	bhi.n	8004bcc <_printf_float+0x178>
 8004b82:	3901      	subs	r1, #1
 8004b84:	4652      	mov	r2, sl
 8004b86:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004b8a:	9109      	str	r1, [sp, #36]	; 0x24
 8004b8c:	f7ff ff2f 	bl	80049ee <__exponent>
 8004b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b92:	1813      	adds	r3, r2, r0
 8004b94:	2a01      	cmp	r2, #1
 8004b96:	4681      	mov	r9, r0
 8004b98:	6123      	str	r3, [r4, #16]
 8004b9a:	dc02      	bgt.n	8004ba2 <_printf_float+0x14e>
 8004b9c:	6822      	ldr	r2, [r4, #0]
 8004b9e:	07d1      	lsls	r1, r2, #31
 8004ba0:	d501      	bpl.n	8004ba6 <_printf_float+0x152>
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	6123      	str	r3, [r4, #16]
 8004ba6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0a5      	beq.n	8004afa <_printf_float+0xa6>
 8004bae:	232d      	movs	r3, #45	; 0x2d
 8004bb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bb4:	e7a1      	b.n	8004afa <_printf_float+0xa6>
 8004bb6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004bba:	f000 8177 	beq.w	8004eac <_printf_float+0x458>
 8004bbe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004bc2:	d1bb      	bne.n	8004b3c <_printf_float+0xe8>
 8004bc4:	2900      	cmp	r1, #0
 8004bc6:	d1b9      	bne.n	8004b3c <_printf_float+0xe8>
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e7b6      	b.n	8004b3a <_printf_float+0xe6>
 8004bcc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004bd0:	d119      	bne.n	8004c06 <_printf_float+0x1b2>
 8004bd2:	2900      	cmp	r1, #0
 8004bd4:	6863      	ldr	r3, [r4, #4]
 8004bd6:	dd0c      	ble.n	8004bf2 <_printf_float+0x19e>
 8004bd8:	6121      	str	r1, [r4, #16]
 8004bda:	b913      	cbnz	r3, 8004be2 <_printf_float+0x18e>
 8004bdc:	6822      	ldr	r2, [r4, #0]
 8004bde:	07d2      	lsls	r2, r2, #31
 8004be0:	d502      	bpl.n	8004be8 <_printf_float+0x194>
 8004be2:	3301      	adds	r3, #1
 8004be4:	440b      	add	r3, r1
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bea:	65a3      	str	r3, [r4, #88]	; 0x58
 8004bec:	f04f 0900 	mov.w	r9, #0
 8004bf0:	e7d9      	b.n	8004ba6 <_printf_float+0x152>
 8004bf2:	b913      	cbnz	r3, 8004bfa <_printf_float+0x1a6>
 8004bf4:	6822      	ldr	r2, [r4, #0]
 8004bf6:	07d0      	lsls	r0, r2, #31
 8004bf8:	d501      	bpl.n	8004bfe <_printf_float+0x1aa>
 8004bfa:	3302      	adds	r3, #2
 8004bfc:	e7f3      	b.n	8004be6 <_printf_float+0x192>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e7f1      	b.n	8004be6 <_printf_float+0x192>
 8004c02:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004c06:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	db05      	blt.n	8004c1a <_printf_float+0x1c6>
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	6123      	str	r3, [r4, #16]
 8004c12:	07d1      	lsls	r1, r2, #31
 8004c14:	d5e8      	bpl.n	8004be8 <_printf_float+0x194>
 8004c16:	3301      	adds	r3, #1
 8004c18:	e7e5      	b.n	8004be6 <_printf_float+0x192>
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	bfd4      	ite	le
 8004c1e:	f1c3 0302 	rsble	r3, r3, #2
 8004c22:	2301      	movgt	r3, #1
 8004c24:	4413      	add	r3, r2
 8004c26:	e7de      	b.n	8004be6 <_printf_float+0x192>
 8004c28:	6823      	ldr	r3, [r4, #0]
 8004c2a:	055a      	lsls	r2, r3, #21
 8004c2c:	d407      	bmi.n	8004c3e <_printf_float+0x1ea>
 8004c2e:	6923      	ldr	r3, [r4, #16]
 8004c30:	4642      	mov	r2, r8
 8004c32:	4631      	mov	r1, r6
 8004c34:	4628      	mov	r0, r5
 8004c36:	47b8      	blx	r7
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d12b      	bne.n	8004c94 <_printf_float+0x240>
 8004c3c:	e767      	b.n	8004b0e <_printf_float+0xba>
 8004c3e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004c42:	f240 80dc 	bls.w	8004dfe <_printf_float+0x3aa>
 8004c46:	2200      	movs	r2, #0
 8004c48:	2300      	movs	r3, #0
 8004c4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c4e:	f7fb ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	d033      	beq.n	8004cbe <_printf_float+0x26a>
 8004c56:	2301      	movs	r3, #1
 8004c58:	4a41      	ldr	r2, [pc, #260]	; (8004d60 <_printf_float+0x30c>)
 8004c5a:	4631      	mov	r1, r6
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	47b8      	blx	r7
 8004c60:	3001      	adds	r0, #1
 8004c62:	f43f af54 	beq.w	8004b0e <_printf_float+0xba>
 8004c66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	db02      	blt.n	8004c74 <_printf_float+0x220>
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	07d8      	lsls	r0, r3, #31
 8004c72:	d50f      	bpl.n	8004c94 <_printf_float+0x240>
 8004c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c78:	4631      	mov	r1, r6
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	47b8      	blx	r7
 8004c7e:	3001      	adds	r0, #1
 8004c80:	f43f af45 	beq.w	8004b0e <_printf_float+0xba>
 8004c84:	f04f 0800 	mov.w	r8, #0
 8004c88:	f104 091a 	add.w	r9, r4, #26
 8004c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	4543      	cmp	r3, r8
 8004c92:	dc09      	bgt.n	8004ca8 <_printf_float+0x254>
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	079b      	lsls	r3, r3, #30
 8004c98:	f100 8103 	bmi.w	8004ea2 <_printf_float+0x44e>
 8004c9c:	68e0      	ldr	r0, [r4, #12]
 8004c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ca0:	4298      	cmp	r0, r3
 8004ca2:	bfb8      	it	lt
 8004ca4:	4618      	movlt	r0, r3
 8004ca6:	e734      	b.n	8004b12 <_printf_float+0xbe>
 8004ca8:	2301      	movs	r3, #1
 8004caa:	464a      	mov	r2, r9
 8004cac:	4631      	mov	r1, r6
 8004cae:	4628      	mov	r0, r5
 8004cb0:	47b8      	blx	r7
 8004cb2:	3001      	adds	r0, #1
 8004cb4:	f43f af2b 	beq.w	8004b0e <_printf_float+0xba>
 8004cb8:	f108 0801 	add.w	r8, r8, #1
 8004cbc:	e7e6      	b.n	8004c8c <_printf_float+0x238>
 8004cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	dc2b      	bgt.n	8004d1c <_printf_float+0x2c8>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	4a26      	ldr	r2, [pc, #152]	; (8004d60 <_printf_float+0x30c>)
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	47b8      	blx	r7
 8004cce:	3001      	adds	r0, #1
 8004cd0:	f43f af1d 	beq.w	8004b0e <_printf_float+0xba>
 8004cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cd6:	b923      	cbnz	r3, 8004ce2 <_printf_float+0x28e>
 8004cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cda:	b913      	cbnz	r3, 8004ce2 <_printf_float+0x28e>
 8004cdc:	6823      	ldr	r3, [r4, #0]
 8004cde:	07d9      	lsls	r1, r3, #31
 8004ce0:	d5d8      	bpl.n	8004c94 <_printf_float+0x240>
 8004ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	4628      	mov	r0, r5
 8004cea:	47b8      	blx	r7
 8004cec:	3001      	adds	r0, #1
 8004cee:	f43f af0e 	beq.w	8004b0e <_printf_float+0xba>
 8004cf2:	f04f 0900 	mov.w	r9, #0
 8004cf6:	f104 0a1a 	add.w	sl, r4, #26
 8004cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cfc:	425b      	negs	r3, r3
 8004cfe:	454b      	cmp	r3, r9
 8004d00:	dc01      	bgt.n	8004d06 <_printf_float+0x2b2>
 8004d02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d04:	e794      	b.n	8004c30 <_printf_float+0x1dc>
 8004d06:	2301      	movs	r3, #1
 8004d08:	4652      	mov	r2, sl
 8004d0a:	4631      	mov	r1, r6
 8004d0c:	4628      	mov	r0, r5
 8004d0e:	47b8      	blx	r7
 8004d10:	3001      	adds	r0, #1
 8004d12:	f43f aefc 	beq.w	8004b0e <_printf_float+0xba>
 8004d16:	f109 0901 	add.w	r9, r9, #1
 8004d1a:	e7ee      	b.n	8004cfa <_printf_float+0x2a6>
 8004d1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d20:	429a      	cmp	r2, r3
 8004d22:	bfa8      	it	ge
 8004d24:	461a      	movge	r2, r3
 8004d26:	2a00      	cmp	r2, #0
 8004d28:	4691      	mov	r9, r2
 8004d2a:	dd07      	ble.n	8004d3c <_printf_float+0x2e8>
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	4631      	mov	r1, r6
 8004d30:	4642      	mov	r2, r8
 8004d32:	4628      	mov	r0, r5
 8004d34:	47b8      	blx	r7
 8004d36:	3001      	adds	r0, #1
 8004d38:	f43f aee9 	beq.w	8004b0e <_printf_float+0xba>
 8004d3c:	f104 031a 	add.w	r3, r4, #26
 8004d40:	f04f 0b00 	mov.w	fp, #0
 8004d44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d48:	9306      	str	r3, [sp, #24]
 8004d4a:	e015      	b.n	8004d78 <_printf_float+0x324>
 8004d4c:	7fefffff 	.word	0x7fefffff
 8004d50:	0800700c 	.word	0x0800700c
 8004d54:	08007008 	.word	0x08007008
 8004d58:	08007014 	.word	0x08007014
 8004d5c:	08007010 	.word	0x08007010
 8004d60:	08007018 	.word	0x08007018
 8004d64:	2301      	movs	r3, #1
 8004d66:	9a06      	ldr	r2, [sp, #24]
 8004d68:	4631      	mov	r1, r6
 8004d6a:	4628      	mov	r0, r5
 8004d6c:	47b8      	blx	r7
 8004d6e:	3001      	adds	r0, #1
 8004d70:	f43f aecd 	beq.w	8004b0e <_printf_float+0xba>
 8004d74:	f10b 0b01 	add.w	fp, fp, #1
 8004d78:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004d7c:	ebaa 0309 	sub.w	r3, sl, r9
 8004d80:	455b      	cmp	r3, fp
 8004d82:	dcef      	bgt.n	8004d64 <_printf_float+0x310>
 8004d84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	44d0      	add	r8, sl
 8004d8c:	db15      	blt.n	8004dba <_printf_float+0x366>
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	07da      	lsls	r2, r3, #31
 8004d92:	d412      	bmi.n	8004dba <_printf_float+0x366>
 8004d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d98:	eba3 020a 	sub.w	r2, r3, sl
 8004d9c:	eba3 0a01 	sub.w	sl, r3, r1
 8004da0:	4592      	cmp	sl, r2
 8004da2:	bfa8      	it	ge
 8004da4:	4692      	movge	sl, r2
 8004da6:	f1ba 0f00 	cmp.w	sl, #0
 8004daa:	dc0e      	bgt.n	8004dca <_printf_float+0x376>
 8004dac:	f04f 0800 	mov.w	r8, #0
 8004db0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004db4:	f104 091a 	add.w	r9, r4, #26
 8004db8:	e019      	b.n	8004dee <_printf_float+0x39a>
 8004dba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dbe:	4631      	mov	r1, r6
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	47b8      	blx	r7
 8004dc4:	3001      	adds	r0, #1
 8004dc6:	d1e5      	bne.n	8004d94 <_printf_float+0x340>
 8004dc8:	e6a1      	b.n	8004b0e <_printf_float+0xba>
 8004dca:	4653      	mov	r3, sl
 8004dcc:	4642      	mov	r2, r8
 8004dce:	4631      	mov	r1, r6
 8004dd0:	4628      	mov	r0, r5
 8004dd2:	47b8      	blx	r7
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d1e9      	bne.n	8004dac <_printf_float+0x358>
 8004dd8:	e699      	b.n	8004b0e <_printf_float+0xba>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	464a      	mov	r2, r9
 8004dde:	4631      	mov	r1, r6
 8004de0:	4628      	mov	r0, r5
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	f43f ae92 	beq.w	8004b0e <_printf_float+0xba>
 8004dea:	f108 0801 	add.w	r8, r8, #1
 8004dee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004df2:	1a9b      	subs	r3, r3, r2
 8004df4:	eba3 030a 	sub.w	r3, r3, sl
 8004df8:	4543      	cmp	r3, r8
 8004dfa:	dcee      	bgt.n	8004dda <_printf_float+0x386>
 8004dfc:	e74a      	b.n	8004c94 <_printf_float+0x240>
 8004dfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e00:	2a01      	cmp	r2, #1
 8004e02:	dc01      	bgt.n	8004e08 <_printf_float+0x3b4>
 8004e04:	07db      	lsls	r3, r3, #31
 8004e06:	d53a      	bpl.n	8004e7e <_printf_float+0x42a>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	4642      	mov	r2, r8
 8004e0c:	4631      	mov	r1, r6
 8004e0e:	4628      	mov	r0, r5
 8004e10:	47b8      	blx	r7
 8004e12:	3001      	adds	r0, #1
 8004e14:	f43f ae7b 	beq.w	8004b0e <_printf_float+0xba>
 8004e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	f108 0801 	add.w	r8, r8, #1
 8004e28:	f43f ae71 	beq.w	8004b0e <_printf_float+0xba>
 8004e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f103 3aff 	add.w	sl, r3, #4294967295
 8004e34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e38:	2300      	movs	r3, #0
 8004e3a:	f7fb fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e3e:	b9c8      	cbnz	r0, 8004e74 <_printf_float+0x420>
 8004e40:	4653      	mov	r3, sl
 8004e42:	4642      	mov	r2, r8
 8004e44:	4631      	mov	r1, r6
 8004e46:	4628      	mov	r0, r5
 8004e48:	47b8      	blx	r7
 8004e4a:	3001      	adds	r0, #1
 8004e4c:	d10e      	bne.n	8004e6c <_printf_float+0x418>
 8004e4e:	e65e      	b.n	8004b0e <_printf_float+0xba>
 8004e50:	2301      	movs	r3, #1
 8004e52:	4652      	mov	r2, sl
 8004e54:	4631      	mov	r1, r6
 8004e56:	4628      	mov	r0, r5
 8004e58:	47b8      	blx	r7
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	f43f ae57 	beq.w	8004b0e <_printf_float+0xba>
 8004e60:	f108 0801 	add.w	r8, r8, #1
 8004e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e66:	3b01      	subs	r3, #1
 8004e68:	4543      	cmp	r3, r8
 8004e6a:	dcf1      	bgt.n	8004e50 <_printf_float+0x3fc>
 8004e6c:	464b      	mov	r3, r9
 8004e6e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004e72:	e6de      	b.n	8004c32 <_printf_float+0x1de>
 8004e74:	f04f 0800 	mov.w	r8, #0
 8004e78:	f104 0a1a 	add.w	sl, r4, #26
 8004e7c:	e7f2      	b.n	8004e64 <_printf_float+0x410>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e7df      	b.n	8004e42 <_printf_float+0x3ee>
 8004e82:	2301      	movs	r3, #1
 8004e84:	464a      	mov	r2, r9
 8004e86:	4631      	mov	r1, r6
 8004e88:	4628      	mov	r0, r5
 8004e8a:	47b8      	blx	r7
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	f43f ae3e 	beq.w	8004b0e <_printf_float+0xba>
 8004e92:	f108 0801 	add.w	r8, r8, #1
 8004e96:	68e3      	ldr	r3, [r4, #12]
 8004e98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	4543      	cmp	r3, r8
 8004e9e:	dcf0      	bgt.n	8004e82 <_printf_float+0x42e>
 8004ea0:	e6fc      	b.n	8004c9c <_printf_float+0x248>
 8004ea2:	f04f 0800 	mov.w	r8, #0
 8004ea6:	f104 0919 	add.w	r9, r4, #25
 8004eaa:	e7f4      	b.n	8004e96 <_printf_float+0x442>
 8004eac:	2900      	cmp	r1, #0
 8004eae:	f43f ae8b 	beq.w	8004bc8 <_printf_float+0x174>
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004eb8:	ab09      	add	r3, sp, #36	; 0x24
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	ec49 8b10 	vmov	d0, r8, r9
 8004ec0:	6022      	str	r2, [r4, #0]
 8004ec2:	f8cd a004 	str.w	sl, [sp, #4]
 8004ec6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004eca:	4628      	mov	r0, r5
 8004ecc:	f7ff fd2e 	bl	800492c <__cvt>
 8004ed0:	4680      	mov	r8, r0
 8004ed2:	e648      	b.n	8004b66 <_printf_float+0x112>

08004ed4 <_printf_common>:
 8004ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed8:	4691      	mov	r9, r2
 8004eda:	461f      	mov	r7, r3
 8004edc:	688a      	ldr	r2, [r1, #8]
 8004ede:	690b      	ldr	r3, [r1, #16]
 8004ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	bfb8      	it	lt
 8004ee8:	4613      	movlt	r3, r2
 8004eea:	f8c9 3000 	str.w	r3, [r9]
 8004eee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ef2:	4606      	mov	r6, r0
 8004ef4:	460c      	mov	r4, r1
 8004ef6:	b112      	cbz	r2, 8004efe <_printf_common+0x2a>
 8004ef8:	3301      	adds	r3, #1
 8004efa:	f8c9 3000 	str.w	r3, [r9]
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	0699      	lsls	r1, r3, #26
 8004f02:	bf42      	ittt	mi
 8004f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004f08:	3302      	addmi	r3, #2
 8004f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8004f0e:	6825      	ldr	r5, [r4, #0]
 8004f10:	f015 0506 	ands.w	r5, r5, #6
 8004f14:	d107      	bne.n	8004f26 <_printf_common+0x52>
 8004f16:	f104 0a19 	add.w	sl, r4, #25
 8004f1a:	68e3      	ldr	r3, [r4, #12]
 8004f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8004f20:	1a9b      	subs	r3, r3, r2
 8004f22:	42ab      	cmp	r3, r5
 8004f24:	dc28      	bgt.n	8004f78 <_printf_common+0xa4>
 8004f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f2a:	6822      	ldr	r2, [r4, #0]
 8004f2c:	3300      	adds	r3, #0
 8004f2e:	bf18      	it	ne
 8004f30:	2301      	movne	r3, #1
 8004f32:	0692      	lsls	r2, r2, #26
 8004f34:	d42d      	bmi.n	8004f92 <_printf_common+0xbe>
 8004f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	4630      	mov	r0, r6
 8004f3e:	47c0      	blx	r8
 8004f40:	3001      	adds	r0, #1
 8004f42:	d020      	beq.n	8004f86 <_printf_common+0xb2>
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	68e5      	ldr	r5, [r4, #12]
 8004f48:	f8d9 2000 	ldr.w	r2, [r9]
 8004f4c:	f003 0306 	and.w	r3, r3, #6
 8004f50:	2b04      	cmp	r3, #4
 8004f52:	bf08      	it	eq
 8004f54:	1aad      	subeq	r5, r5, r2
 8004f56:	68a3      	ldr	r3, [r4, #8]
 8004f58:	6922      	ldr	r2, [r4, #16]
 8004f5a:	bf0c      	ite	eq
 8004f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f60:	2500      	movne	r5, #0
 8004f62:	4293      	cmp	r3, r2
 8004f64:	bfc4      	itt	gt
 8004f66:	1a9b      	subgt	r3, r3, r2
 8004f68:	18ed      	addgt	r5, r5, r3
 8004f6a:	f04f 0900 	mov.w	r9, #0
 8004f6e:	341a      	adds	r4, #26
 8004f70:	454d      	cmp	r5, r9
 8004f72:	d11a      	bne.n	8004faa <_printf_common+0xd6>
 8004f74:	2000      	movs	r0, #0
 8004f76:	e008      	b.n	8004f8a <_printf_common+0xb6>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	4652      	mov	r2, sl
 8004f7c:	4639      	mov	r1, r7
 8004f7e:	4630      	mov	r0, r6
 8004f80:	47c0      	blx	r8
 8004f82:	3001      	adds	r0, #1
 8004f84:	d103      	bne.n	8004f8e <_printf_common+0xba>
 8004f86:	f04f 30ff 	mov.w	r0, #4294967295
 8004f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f8e:	3501      	adds	r5, #1
 8004f90:	e7c3      	b.n	8004f1a <_printf_common+0x46>
 8004f92:	18e1      	adds	r1, r4, r3
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	2030      	movs	r0, #48	; 0x30
 8004f98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f9c:	4422      	add	r2, r4
 8004f9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004fa2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004fa6:	3302      	adds	r3, #2
 8004fa8:	e7c5      	b.n	8004f36 <_printf_common+0x62>
 8004faa:	2301      	movs	r3, #1
 8004fac:	4622      	mov	r2, r4
 8004fae:	4639      	mov	r1, r7
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	47c0      	blx	r8
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	d0e6      	beq.n	8004f86 <_printf_common+0xb2>
 8004fb8:	f109 0901 	add.w	r9, r9, #1
 8004fbc:	e7d8      	b.n	8004f70 <_printf_common+0x9c>
	...

08004fc0 <_printf_i>:
 8004fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004fc4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004fc8:	460c      	mov	r4, r1
 8004fca:	7e09      	ldrb	r1, [r1, #24]
 8004fcc:	b085      	sub	sp, #20
 8004fce:	296e      	cmp	r1, #110	; 0x6e
 8004fd0:	4617      	mov	r7, r2
 8004fd2:	4606      	mov	r6, r0
 8004fd4:	4698      	mov	r8, r3
 8004fd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fd8:	f000 80b3 	beq.w	8005142 <_printf_i+0x182>
 8004fdc:	d822      	bhi.n	8005024 <_printf_i+0x64>
 8004fde:	2963      	cmp	r1, #99	; 0x63
 8004fe0:	d036      	beq.n	8005050 <_printf_i+0x90>
 8004fe2:	d80a      	bhi.n	8004ffa <_printf_i+0x3a>
 8004fe4:	2900      	cmp	r1, #0
 8004fe6:	f000 80b9 	beq.w	800515c <_printf_i+0x19c>
 8004fea:	2958      	cmp	r1, #88	; 0x58
 8004fec:	f000 8083 	beq.w	80050f6 <_printf_i+0x136>
 8004ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ff4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004ff8:	e032      	b.n	8005060 <_printf_i+0xa0>
 8004ffa:	2964      	cmp	r1, #100	; 0x64
 8004ffc:	d001      	beq.n	8005002 <_printf_i+0x42>
 8004ffe:	2969      	cmp	r1, #105	; 0x69
 8005000:	d1f6      	bne.n	8004ff0 <_printf_i+0x30>
 8005002:	6820      	ldr	r0, [r4, #0]
 8005004:	6813      	ldr	r3, [r2, #0]
 8005006:	0605      	lsls	r5, r0, #24
 8005008:	f103 0104 	add.w	r1, r3, #4
 800500c:	d52a      	bpl.n	8005064 <_printf_i+0xa4>
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6011      	str	r1, [r2, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	da03      	bge.n	800501e <_printf_i+0x5e>
 8005016:	222d      	movs	r2, #45	; 0x2d
 8005018:	425b      	negs	r3, r3
 800501a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800501e:	486f      	ldr	r0, [pc, #444]	; (80051dc <_printf_i+0x21c>)
 8005020:	220a      	movs	r2, #10
 8005022:	e039      	b.n	8005098 <_printf_i+0xd8>
 8005024:	2973      	cmp	r1, #115	; 0x73
 8005026:	f000 809d 	beq.w	8005164 <_printf_i+0x1a4>
 800502a:	d808      	bhi.n	800503e <_printf_i+0x7e>
 800502c:	296f      	cmp	r1, #111	; 0x6f
 800502e:	d020      	beq.n	8005072 <_printf_i+0xb2>
 8005030:	2970      	cmp	r1, #112	; 0x70
 8005032:	d1dd      	bne.n	8004ff0 <_printf_i+0x30>
 8005034:	6823      	ldr	r3, [r4, #0]
 8005036:	f043 0320 	orr.w	r3, r3, #32
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	e003      	b.n	8005046 <_printf_i+0x86>
 800503e:	2975      	cmp	r1, #117	; 0x75
 8005040:	d017      	beq.n	8005072 <_printf_i+0xb2>
 8005042:	2978      	cmp	r1, #120	; 0x78
 8005044:	d1d4      	bne.n	8004ff0 <_printf_i+0x30>
 8005046:	2378      	movs	r3, #120	; 0x78
 8005048:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800504c:	4864      	ldr	r0, [pc, #400]	; (80051e0 <_printf_i+0x220>)
 800504e:	e055      	b.n	80050fc <_printf_i+0x13c>
 8005050:	6813      	ldr	r3, [r2, #0]
 8005052:	1d19      	adds	r1, r3, #4
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	6011      	str	r1, [r2, #0]
 8005058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800505c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005060:	2301      	movs	r3, #1
 8005062:	e08c      	b.n	800517e <_printf_i+0x1be>
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6011      	str	r1, [r2, #0]
 8005068:	f010 0f40 	tst.w	r0, #64	; 0x40
 800506c:	bf18      	it	ne
 800506e:	b21b      	sxthne	r3, r3
 8005070:	e7cf      	b.n	8005012 <_printf_i+0x52>
 8005072:	6813      	ldr	r3, [r2, #0]
 8005074:	6825      	ldr	r5, [r4, #0]
 8005076:	1d18      	adds	r0, r3, #4
 8005078:	6010      	str	r0, [r2, #0]
 800507a:	0628      	lsls	r0, r5, #24
 800507c:	d501      	bpl.n	8005082 <_printf_i+0xc2>
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	e002      	b.n	8005088 <_printf_i+0xc8>
 8005082:	0668      	lsls	r0, r5, #25
 8005084:	d5fb      	bpl.n	800507e <_printf_i+0xbe>
 8005086:	881b      	ldrh	r3, [r3, #0]
 8005088:	4854      	ldr	r0, [pc, #336]	; (80051dc <_printf_i+0x21c>)
 800508a:	296f      	cmp	r1, #111	; 0x6f
 800508c:	bf14      	ite	ne
 800508e:	220a      	movne	r2, #10
 8005090:	2208      	moveq	r2, #8
 8005092:	2100      	movs	r1, #0
 8005094:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005098:	6865      	ldr	r5, [r4, #4]
 800509a:	60a5      	str	r5, [r4, #8]
 800509c:	2d00      	cmp	r5, #0
 800509e:	f2c0 8095 	blt.w	80051cc <_printf_i+0x20c>
 80050a2:	6821      	ldr	r1, [r4, #0]
 80050a4:	f021 0104 	bic.w	r1, r1, #4
 80050a8:	6021      	str	r1, [r4, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d13d      	bne.n	800512a <_printf_i+0x16a>
 80050ae:	2d00      	cmp	r5, #0
 80050b0:	f040 808e 	bne.w	80051d0 <_printf_i+0x210>
 80050b4:	4665      	mov	r5, ip
 80050b6:	2a08      	cmp	r2, #8
 80050b8:	d10b      	bne.n	80050d2 <_printf_i+0x112>
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	07db      	lsls	r3, r3, #31
 80050be:	d508      	bpl.n	80050d2 <_printf_i+0x112>
 80050c0:	6923      	ldr	r3, [r4, #16]
 80050c2:	6862      	ldr	r2, [r4, #4]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	bfde      	ittt	le
 80050c8:	2330      	movle	r3, #48	; 0x30
 80050ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050d2:	ebac 0305 	sub.w	r3, ip, r5
 80050d6:	6123      	str	r3, [r4, #16]
 80050d8:	f8cd 8000 	str.w	r8, [sp]
 80050dc:	463b      	mov	r3, r7
 80050de:	aa03      	add	r2, sp, #12
 80050e0:	4621      	mov	r1, r4
 80050e2:	4630      	mov	r0, r6
 80050e4:	f7ff fef6 	bl	8004ed4 <_printf_common>
 80050e8:	3001      	adds	r0, #1
 80050ea:	d14d      	bne.n	8005188 <_printf_i+0x1c8>
 80050ec:	f04f 30ff 	mov.w	r0, #4294967295
 80050f0:	b005      	add	sp, #20
 80050f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050f6:	4839      	ldr	r0, [pc, #228]	; (80051dc <_printf_i+0x21c>)
 80050f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80050fc:	6813      	ldr	r3, [r2, #0]
 80050fe:	6821      	ldr	r1, [r4, #0]
 8005100:	1d1d      	adds	r5, r3, #4
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6015      	str	r5, [r2, #0]
 8005106:	060a      	lsls	r2, r1, #24
 8005108:	d50b      	bpl.n	8005122 <_printf_i+0x162>
 800510a:	07ca      	lsls	r2, r1, #31
 800510c:	bf44      	itt	mi
 800510e:	f041 0120 	orrmi.w	r1, r1, #32
 8005112:	6021      	strmi	r1, [r4, #0]
 8005114:	b91b      	cbnz	r3, 800511e <_printf_i+0x15e>
 8005116:	6822      	ldr	r2, [r4, #0]
 8005118:	f022 0220 	bic.w	r2, r2, #32
 800511c:	6022      	str	r2, [r4, #0]
 800511e:	2210      	movs	r2, #16
 8005120:	e7b7      	b.n	8005092 <_printf_i+0xd2>
 8005122:	064d      	lsls	r5, r1, #25
 8005124:	bf48      	it	mi
 8005126:	b29b      	uxthmi	r3, r3
 8005128:	e7ef      	b.n	800510a <_printf_i+0x14a>
 800512a:	4665      	mov	r5, ip
 800512c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005130:	fb02 3311 	mls	r3, r2, r1, r3
 8005134:	5cc3      	ldrb	r3, [r0, r3]
 8005136:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800513a:	460b      	mov	r3, r1
 800513c:	2900      	cmp	r1, #0
 800513e:	d1f5      	bne.n	800512c <_printf_i+0x16c>
 8005140:	e7b9      	b.n	80050b6 <_printf_i+0xf6>
 8005142:	6813      	ldr	r3, [r2, #0]
 8005144:	6825      	ldr	r5, [r4, #0]
 8005146:	6961      	ldr	r1, [r4, #20]
 8005148:	1d18      	adds	r0, r3, #4
 800514a:	6010      	str	r0, [r2, #0]
 800514c:	0628      	lsls	r0, r5, #24
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	d501      	bpl.n	8005156 <_printf_i+0x196>
 8005152:	6019      	str	r1, [r3, #0]
 8005154:	e002      	b.n	800515c <_printf_i+0x19c>
 8005156:	066a      	lsls	r2, r5, #25
 8005158:	d5fb      	bpl.n	8005152 <_printf_i+0x192>
 800515a:	8019      	strh	r1, [r3, #0]
 800515c:	2300      	movs	r3, #0
 800515e:	6123      	str	r3, [r4, #16]
 8005160:	4665      	mov	r5, ip
 8005162:	e7b9      	b.n	80050d8 <_printf_i+0x118>
 8005164:	6813      	ldr	r3, [r2, #0]
 8005166:	1d19      	adds	r1, r3, #4
 8005168:	6011      	str	r1, [r2, #0]
 800516a:	681d      	ldr	r5, [r3, #0]
 800516c:	6862      	ldr	r2, [r4, #4]
 800516e:	2100      	movs	r1, #0
 8005170:	4628      	mov	r0, r5
 8005172:	f7fb f835 	bl	80001e0 <memchr>
 8005176:	b108      	cbz	r0, 800517c <_printf_i+0x1bc>
 8005178:	1b40      	subs	r0, r0, r5
 800517a:	6060      	str	r0, [r4, #4]
 800517c:	6863      	ldr	r3, [r4, #4]
 800517e:	6123      	str	r3, [r4, #16]
 8005180:	2300      	movs	r3, #0
 8005182:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005186:	e7a7      	b.n	80050d8 <_printf_i+0x118>
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	462a      	mov	r2, r5
 800518c:	4639      	mov	r1, r7
 800518e:	4630      	mov	r0, r6
 8005190:	47c0      	blx	r8
 8005192:	3001      	adds	r0, #1
 8005194:	d0aa      	beq.n	80050ec <_printf_i+0x12c>
 8005196:	6823      	ldr	r3, [r4, #0]
 8005198:	079b      	lsls	r3, r3, #30
 800519a:	d413      	bmi.n	80051c4 <_printf_i+0x204>
 800519c:	68e0      	ldr	r0, [r4, #12]
 800519e:	9b03      	ldr	r3, [sp, #12]
 80051a0:	4298      	cmp	r0, r3
 80051a2:	bfb8      	it	lt
 80051a4:	4618      	movlt	r0, r3
 80051a6:	e7a3      	b.n	80050f0 <_printf_i+0x130>
 80051a8:	2301      	movs	r3, #1
 80051aa:	464a      	mov	r2, r9
 80051ac:	4639      	mov	r1, r7
 80051ae:	4630      	mov	r0, r6
 80051b0:	47c0      	blx	r8
 80051b2:	3001      	adds	r0, #1
 80051b4:	d09a      	beq.n	80050ec <_printf_i+0x12c>
 80051b6:	3501      	adds	r5, #1
 80051b8:	68e3      	ldr	r3, [r4, #12]
 80051ba:	9a03      	ldr	r2, [sp, #12]
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	42ab      	cmp	r3, r5
 80051c0:	dcf2      	bgt.n	80051a8 <_printf_i+0x1e8>
 80051c2:	e7eb      	b.n	800519c <_printf_i+0x1dc>
 80051c4:	2500      	movs	r5, #0
 80051c6:	f104 0919 	add.w	r9, r4, #25
 80051ca:	e7f5      	b.n	80051b8 <_printf_i+0x1f8>
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1ac      	bne.n	800512a <_printf_i+0x16a>
 80051d0:	7803      	ldrb	r3, [r0, #0]
 80051d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051da:	e76c      	b.n	80050b6 <_printf_i+0xf6>
 80051dc:	0800701a 	.word	0x0800701a
 80051e0:	0800702b 	.word	0x0800702b

080051e4 <iprintf>:
 80051e4:	b40f      	push	{r0, r1, r2, r3}
 80051e6:	4b0a      	ldr	r3, [pc, #40]	; (8005210 <iprintf+0x2c>)
 80051e8:	b513      	push	{r0, r1, r4, lr}
 80051ea:	681c      	ldr	r4, [r3, #0]
 80051ec:	b124      	cbz	r4, 80051f8 <iprintf+0x14>
 80051ee:	69a3      	ldr	r3, [r4, #24]
 80051f0:	b913      	cbnz	r3, 80051f8 <iprintf+0x14>
 80051f2:	4620      	mov	r0, r4
 80051f4:	f000 fe94 	bl	8005f20 <__sinit>
 80051f8:	ab05      	add	r3, sp, #20
 80051fa:	9a04      	ldr	r2, [sp, #16]
 80051fc:	68a1      	ldr	r1, [r4, #8]
 80051fe:	9301      	str	r3, [sp, #4]
 8005200:	4620      	mov	r0, r4
 8005202:	f001 faf3 	bl	80067ec <_vfiprintf_r>
 8005206:	b002      	add	sp, #8
 8005208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800520c:	b004      	add	sp, #16
 800520e:	4770      	bx	lr
 8005210:	2000000c 	.word	0x2000000c

08005214 <quorem>:
 8005214:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005218:	6903      	ldr	r3, [r0, #16]
 800521a:	690c      	ldr	r4, [r1, #16]
 800521c:	42a3      	cmp	r3, r4
 800521e:	4680      	mov	r8, r0
 8005220:	f2c0 8082 	blt.w	8005328 <quorem+0x114>
 8005224:	3c01      	subs	r4, #1
 8005226:	f101 0714 	add.w	r7, r1, #20
 800522a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800522e:	f100 0614 	add.w	r6, r0, #20
 8005232:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005236:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800523a:	eb06 030c 	add.w	r3, r6, ip
 800523e:	3501      	adds	r5, #1
 8005240:	eb07 090c 	add.w	r9, r7, ip
 8005244:	9301      	str	r3, [sp, #4]
 8005246:	fbb0 f5f5 	udiv	r5, r0, r5
 800524a:	b395      	cbz	r5, 80052b2 <quorem+0x9e>
 800524c:	f04f 0a00 	mov.w	sl, #0
 8005250:	4638      	mov	r0, r7
 8005252:	46b6      	mov	lr, r6
 8005254:	46d3      	mov	fp, sl
 8005256:	f850 2b04 	ldr.w	r2, [r0], #4
 800525a:	b293      	uxth	r3, r2
 800525c:	fb05 a303 	mla	r3, r5, r3, sl
 8005260:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005264:	b29b      	uxth	r3, r3
 8005266:	ebab 0303 	sub.w	r3, fp, r3
 800526a:	0c12      	lsrs	r2, r2, #16
 800526c:	f8de b000 	ldr.w	fp, [lr]
 8005270:	fb05 a202 	mla	r2, r5, r2, sl
 8005274:	fa13 f38b 	uxtah	r3, r3, fp
 8005278:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800527c:	fa1f fb82 	uxth.w	fp, r2
 8005280:	f8de 2000 	ldr.w	r2, [lr]
 8005284:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005288:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800528c:	b29b      	uxth	r3, r3
 800528e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005292:	4581      	cmp	r9, r0
 8005294:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005298:	f84e 3b04 	str.w	r3, [lr], #4
 800529c:	d2db      	bcs.n	8005256 <quorem+0x42>
 800529e:	f856 300c 	ldr.w	r3, [r6, ip]
 80052a2:	b933      	cbnz	r3, 80052b2 <quorem+0x9e>
 80052a4:	9b01      	ldr	r3, [sp, #4]
 80052a6:	3b04      	subs	r3, #4
 80052a8:	429e      	cmp	r6, r3
 80052aa:	461a      	mov	r2, r3
 80052ac:	d330      	bcc.n	8005310 <quorem+0xfc>
 80052ae:	f8c8 4010 	str.w	r4, [r8, #16]
 80052b2:	4640      	mov	r0, r8
 80052b4:	f001 f8f4 	bl	80064a0 <__mcmp>
 80052b8:	2800      	cmp	r0, #0
 80052ba:	db25      	blt.n	8005308 <quorem+0xf4>
 80052bc:	3501      	adds	r5, #1
 80052be:	4630      	mov	r0, r6
 80052c0:	f04f 0c00 	mov.w	ip, #0
 80052c4:	f857 2b04 	ldr.w	r2, [r7], #4
 80052c8:	f8d0 e000 	ldr.w	lr, [r0]
 80052cc:	b293      	uxth	r3, r2
 80052ce:	ebac 0303 	sub.w	r3, ip, r3
 80052d2:	0c12      	lsrs	r2, r2, #16
 80052d4:	fa13 f38e 	uxtah	r3, r3, lr
 80052d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80052dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052e6:	45b9      	cmp	r9, r7
 80052e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80052ec:	f840 3b04 	str.w	r3, [r0], #4
 80052f0:	d2e8      	bcs.n	80052c4 <quorem+0xb0>
 80052f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80052f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80052fa:	b92a      	cbnz	r2, 8005308 <quorem+0xf4>
 80052fc:	3b04      	subs	r3, #4
 80052fe:	429e      	cmp	r6, r3
 8005300:	461a      	mov	r2, r3
 8005302:	d30b      	bcc.n	800531c <quorem+0x108>
 8005304:	f8c8 4010 	str.w	r4, [r8, #16]
 8005308:	4628      	mov	r0, r5
 800530a:	b003      	add	sp, #12
 800530c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005310:	6812      	ldr	r2, [r2, #0]
 8005312:	3b04      	subs	r3, #4
 8005314:	2a00      	cmp	r2, #0
 8005316:	d1ca      	bne.n	80052ae <quorem+0x9a>
 8005318:	3c01      	subs	r4, #1
 800531a:	e7c5      	b.n	80052a8 <quorem+0x94>
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	3b04      	subs	r3, #4
 8005320:	2a00      	cmp	r2, #0
 8005322:	d1ef      	bne.n	8005304 <quorem+0xf0>
 8005324:	3c01      	subs	r4, #1
 8005326:	e7ea      	b.n	80052fe <quorem+0xea>
 8005328:	2000      	movs	r0, #0
 800532a:	e7ee      	b.n	800530a <quorem+0xf6>
 800532c:	0000      	movs	r0, r0
	...

08005330 <_dtoa_r>:
 8005330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005334:	ec57 6b10 	vmov	r6, r7, d0
 8005338:	b097      	sub	sp, #92	; 0x5c
 800533a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800533c:	9106      	str	r1, [sp, #24]
 800533e:	4604      	mov	r4, r0
 8005340:	920b      	str	r2, [sp, #44]	; 0x2c
 8005342:	9312      	str	r3, [sp, #72]	; 0x48
 8005344:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005348:	e9cd 6700 	strd	r6, r7, [sp]
 800534c:	b93d      	cbnz	r5, 800535e <_dtoa_r+0x2e>
 800534e:	2010      	movs	r0, #16
 8005350:	f000 fe7e 	bl	8006050 <malloc>
 8005354:	6260      	str	r0, [r4, #36]	; 0x24
 8005356:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800535a:	6005      	str	r5, [r0, #0]
 800535c:	60c5      	str	r5, [r0, #12]
 800535e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005360:	6819      	ldr	r1, [r3, #0]
 8005362:	b151      	cbz	r1, 800537a <_dtoa_r+0x4a>
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	604a      	str	r2, [r1, #4]
 8005368:	2301      	movs	r3, #1
 800536a:	4093      	lsls	r3, r2
 800536c:	608b      	str	r3, [r1, #8]
 800536e:	4620      	mov	r0, r4
 8005370:	f000 feb5 	bl	80060de <_Bfree>
 8005374:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	1e3b      	subs	r3, r7, #0
 800537c:	bfbb      	ittet	lt
 800537e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005382:	9301      	strlt	r3, [sp, #4]
 8005384:	2300      	movge	r3, #0
 8005386:	2201      	movlt	r2, #1
 8005388:	bfac      	ite	ge
 800538a:	f8c8 3000 	strge.w	r3, [r8]
 800538e:	f8c8 2000 	strlt.w	r2, [r8]
 8005392:	4baf      	ldr	r3, [pc, #700]	; (8005650 <_dtoa_r+0x320>)
 8005394:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005398:	ea33 0308 	bics.w	r3, r3, r8
 800539c:	d114      	bne.n	80053c8 <_dtoa_r+0x98>
 800539e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80053a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80053a4:	6013      	str	r3, [r2, #0]
 80053a6:	9b00      	ldr	r3, [sp, #0]
 80053a8:	b923      	cbnz	r3, 80053b4 <_dtoa_r+0x84>
 80053aa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80053ae:	2800      	cmp	r0, #0
 80053b0:	f000 8542 	beq.w	8005e38 <_dtoa_r+0xb08>
 80053b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053b6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005664 <_dtoa_r+0x334>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 8544 	beq.w	8005e48 <_dtoa_r+0xb18>
 80053c0:	f10b 0303 	add.w	r3, fp, #3
 80053c4:	f000 bd3e 	b.w	8005e44 <_dtoa_r+0xb14>
 80053c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80053cc:	2200      	movs	r2, #0
 80053ce:	2300      	movs	r3, #0
 80053d0:	4630      	mov	r0, r6
 80053d2:	4639      	mov	r1, r7
 80053d4:	f7fb fb78 	bl	8000ac8 <__aeabi_dcmpeq>
 80053d8:	4681      	mov	r9, r0
 80053da:	b168      	cbz	r0, 80053f8 <_dtoa_r+0xc8>
 80053dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80053de:	2301      	movs	r3, #1
 80053e0:	6013      	str	r3, [r2, #0]
 80053e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 8524 	beq.w	8005e32 <_dtoa_r+0xb02>
 80053ea:	4b9a      	ldr	r3, [pc, #616]	; (8005654 <_dtoa_r+0x324>)
 80053ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80053ee:	f103 3bff 	add.w	fp, r3, #4294967295
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	f000 bd28 	b.w	8005e48 <_dtoa_r+0xb18>
 80053f8:	aa14      	add	r2, sp, #80	; 0x50
 80053fa:	a915      	add	r1, sp, #84	; 0x54
 80053fc:	ec47 6b10 	vmov	d0, r6, r7
 8005400:	4620      	mov	r0, r4
 8005402:	f001 f8c4 	bl	800658e <__d2b>
 8005406:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800540a:	9004      	str	r0, [sp, #16]
 800540c:	2d00      	cmp	r5, #0
 800540e:	d07c      	beq.n	800550a <_dtoa_r+0x1da>
 8005410:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005414:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005418:	46b2      	mov	sl, r6
 800541a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800541e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005422:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005426:	2200      	movs	r2, #0
 8005428:	4b8b      	ldr	r3, [pc, #556]	; (8005658 <_dtoa_r+0x328>)
 800542a:	4650      	mov	r0, sl
 800542c:	4659      	mov	r1, fp
 800542e:	f7fa ff2b 	bl	8000288 <__aeabi_dsub>
 8005432:	a381      	add	r3, pc, #516	; (adr r3, 8005638 <_dtoa_r+0x308>)
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	f7fb f8de 	bl	80005f8 <__aeabi_dmul>
 800543c:	a380      	add	r3, pc, #512	; (adr r3, 8005640 <_dtoa_r+0x310>)
 800543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005442:	f7fa ff23 	bl	800028c <__adddf3>
 8005446:	4606      	mov	r6, r0
 8005448:	4628      	mov	r0, r5
 800544a:	460f      	mov	r7, r1
 800544c:	f7fb f86a 	bl	8000524 <__aeabi_i2d>
 8005450:	a37d      	add	r3, pc, #500	; (adr r3, 8005648 <_dtoa_r+0x318>)
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	f7fb f8cf 	bl	80005f8 <__aeabi_dmul>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	4630      	mov	r0, r6
 8005460:	4639      	mov	r1, r7
 8005462:	f7fa ff13 	bl	800028c <__adddf3>
 8005466:	4606      	mov	r6, r0
 8005468:	460f      	mov	r7, r1
 800546a:	f7fb fb75 	bl	8000b58 <__aeabi_d2iz>
 800546e:	2200      	movs	r2, #0
 8005470:	4682      	mov	sl, r0
 8005472:	2300      	movs	r3, #0
 8005474:	4630      	mov	r0, r6
 8005476:	4639      	mov	r1, r7
 8005478:	f7fb fb30 	bl	8000adc <__aeabi_dcmplt>
 800547c:	b148      	cbz	r0, 8005492 <_dtoa_r+0x162>
 800547e:	4650      	mov	r0, sl
 8005480:	f7fb f850 	bl	8000524 <__aeabi_i2d>
 8005484:	4632      	mov	r2, r6
 8005486:	463b      	mov	r3, r7
 8005488:	f7fb fb1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800548c:	b908      	cbnz	r0, 8005492 <_dtoa_r+0x162>
 800548e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005492:	f1ba 0f16 	cmp.w	sl, #22
 8005496:	d859      	bhi.n	800554c <_dtoa_r+0x21c>
 8005498:	4970      	ldr	r1, [pc, #448]	; (800565c <_dtoa_r+0x32c>)
 800549a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800549e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80054a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054a6:	f7fb fb37 	bl	8000b18 <__aeabi_dcmpgt>
 80054aa:	2800      	cmp	r0, #0
 80054ac:	d050      	beq.n	8005550 <_dtoa_r+0x220>
 80054ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054b2:	2300      	movs	r3, #0
 80054b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80054b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054b8:	1b5d      	subs	r5, r3, r5
 80054ba:	f1b5 0801 	subs.w	r8, r5, #1
 80054be:	bf49      	itett	mi
 80054c0:	f1c5 0301 	rsbmi	r3, r5, #1
 80054c4:	2300      	movpl	r3, #0
 80054c6:	9305      	strmi	r3, [sp, #20]
 80054c8:	f04f 0800 	movmi.w	r8, #0
 80054cc:	bf58      	it	pl
 80054ce:	9305      	strpl	r3, [sp, #20]
 80054d0:	f1ba 0f00 	cmp.w	sl, #0
 80054d4:	db3e      	blt.n	8005554 <_dtoa_r+0x224>
 80054d6:	2300      	movs	r3, #0
 80054d8:	44d0      	add	r8, sl
 80054da:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80054de:	9307      	str	r3, [sp, #28]
 80054e0:	9b06      	ldr	r3, [sp, #24]
 80054e2:	2b09      	cmp	r3, #9
 80054e4:	f200 8090 	bhi.w	8005608 <_dtoa_r+0x2d8>
 80054e8:	2b05      	cmp	r3, #5
 80054ea:	bfc4      	itt	gt
 80054ec:	3b04      	subgt	r3, #4
 80054ee:	9306      	strgt	r3, [sp, #24]
 80054f0:	9b06      	ldr	r3, [sp, #24]
 80054f2:	f1a3 0302 	sub.w	r3, r3, #2
 80054f6:	bfcc      	ite	gt
 80054f8:	2500      	movgt	r5, #0
 80054fa:	2501      	movle	r5, #1
 80054fc:	2b03      	cmp	r3, #3
 80054fe:	f200 808f 	bhi.w	8005620 <_dtoa_r+0x2f0>
 8005502:	e8df f003 	tbb	[pc, r3]
 8005506:	7f7d      	.short	0x7f7d
 8005508:	7131      	.short	0x7131
 800550a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800550e:	441d      	add	r5, r3
 8005510:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005514:	2820      	cmp	r0, #32
 8005516:	dd13      	ble.n	8005540 <_dtoa_r+0x210>
 8005518:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800551c:	9b00      	ldr	r3, [sp, #0]
 800551e:	fa08 f800 	lsl.w	r8, r8, r0
 8005522:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005526:	fa23 f000 	lsr.w	r0, r3, r0
 800552a:	ea48 0000 	orr.w	r0, r8, r0
 800552e:	f7fa ffe9 	bl	8000504 <__aeabi_ui2d>
 8005532:	2301      	movs	r3, #1
 8005534:	4682      	mov	sl, r0
 8005536:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800553a:	3d01      	subs	r5, #1
 800553c:	9313      	str	r3, [sp, #76]	; 0x4c
 800553e:	e772      	b.n	8005426 <_dtoa_r+0xf6>
 8005540:	9b00      	ldr	r3, [sp, #0]
 8005542:	f1c0 0020 	rsb	r0, r0, #32
 8005546:	fa03 f000 	lsl.w	r0, r3, r0
 800554a:	e7f0      	b.n	800552e <_dtoa_r+0x1fe>
 800554c:	2301      	movs	r3, #1
 800554e:	e7b1      	b.n	80054b4 <_dtoa_r+0x184>
 8005550:	900f      	str	r0, [sp, #60]	; 0x3c
 8005552:	e7b0      	b.n	80054b6 <_dtoa_r+0x186>
 8005554:	9b05      	ldr	r3, [sp, #20]
 8005556:	eba3 030a 	sub.w	r3, r3, sl
 800555a:	9305      	str	r3, [sp, #20]
 800555c:	f1ca 0300 	rsb	r3, sl, #0
 8005560:	9307      	str	r3, [sp, #28]
 8005562:	2300      	movs	r3, #0
 8005564:	930e      	str	r3, [sp, #56]	; 0x38
 8005566:	e7bb      	b.n	80054e0 <_dtoa_r+0x1b0>
 8005568:	2301      	movs	r3, #1
 800556a:	930a      	str	r3, [sp, #40]	; 0x28
 800556c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800556e:	2b00      	cmp	r3, #0
 8005570:	dd59      	ble.n	8005626 <_dtoa_r+0x2f6>
 8005572:	9302      	str	r3, [sp, #8]
 8005574:	4699      	mov	r9, r3
 8005576:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005578:	2200      	movs	r2, #0
 800557a:	6072      	str	r2, [r6, #4]
 800557c:	2204      	movs	r2, #4
 800557e:	f102 0014 	add.w	r0, r2, #20
 8005582:	4298      	cmp	r0, r3
 8005584:	6871      	ldr	r1, [r6, #4]
 8005586:	d953      	bls.n	8005630 <_dtoa_r+0x300>
 8005588:	4620      	mov	r0, r4
 800558a:	f000 fd74 	bl	8006076 <_Balloc>
 800558e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005590:	6030      	str	r0, [r6, #0]
 8005592:	f1b9 0f0e 	cmp.w	r9, #14
 8005596:	f8d3 b000 	ldr.w	fp, [r3]
 800559a:	f200 80e6 	bhi.w	800576a <_dtoa_r+0x43a>
 800559e:	2d00      	cmp	r5, #0
 80055a0:	f000 80e3 	beq.w	800576a <_dtoa_r+0x43a>
 80055a4:	ed9d 7b00 	vldr	d7, [sp]
 80055a8:	f1ba 0f00 	cmp.w	sl, #0
 80055ac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80055b0:	dd74      	ble.n	800569c <_dtoa_r+0x36c>
 80055b2:	4a2a      	ldr	r2, [pc, #168]	; (800565c <_dtoa_r+0x32c>)
 80055b4:	f00a 030f 	and.w	r3, sl, #15
 80055b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055bc:	ed93 7b00 	vldr	d7, [r3]
 80055c0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80055c4:	06f0      	lsls	r0, r6, #27
 80055c6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80055ca:	d565      	bpl.n	8005698 <_dtoa_r+0x368>
 80055cc:	4b24      	ldr	r3, [pc, #144]	; (8005660 <_dtoa_r+0x330>)
 80055ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055d2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055d6:	f7fb f939 	bl	800084c <__aeabi_ddiv>
 80055da:	e9cd 0100 	strd	r0, r1, [sp]
 80055de:	f006 060f 	and.w	r6, r6, #15
 80055e2:	2503      	movs	r5, #3
 80055e4:	4f1e      	ldr	r7, [pc, #120]	; (8005660 <_dtoa_r+0x330>)
 80055e6:	e04c      	b.n	8005682 <_dtoa_r+0x352>
 80055e8:	2301      	movs	r3, #1
 80055ea:	930a      	str	r3, [sp, #40]	; 0x28
 80055ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ee:	4453      	add	r3, sl
 80055f0:	f103 0901 	add.w	r9, r3, #1
 80055f4:	9302      	str	r3, [sp, #8]
 80055f6:	464b      	mov	r3, r9
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	bfb8      	it	lt
 80055fc:	2301      	movlt	r3, #1
 80055fe:	e7ba      	b.n	8005576 <_dtoa_r+0x246>
 8005600:	2300      	movs	r3, #0
 8005602:	e7b2      	b.n	800556a <_dtoa_r+0x23a>
 8005604:	2300      	movs	r3, #0
 8005606:	e7f0      	b.n	80055ea <_dtoa_r+0x2ba>
 8005608:	2501      	movs	r5, #1
 800560a:	2300      	movs	r3, #0
 800560c:	9306      	str	r3, [sp, #24]
 800560e:	950a      	str	r5, [sp, #40]	; 0x28
 8005610:	f04f 33ff 	mov.w	r3, #4294967295
 8005614:	9302      	str	r3, [sp, #8]
 8005616:	4699      	mov	r9, r3
 8005618:	2200      	movs	r2, #0
 800561a:	2312      	movs	r3, #18
 800561c:	920b      	str	r2, [sp, #44]	; 0x2c
 800561e:	e7aa      	b.n	8005576 <_dtoa_r+0x246>
 8005620:	2301      	movs	r3, #1
 8005622:	930a      	str	r3, [sp, #40]	; 0x28
 8005624:	e7f4      	b.n	8005610 <_dtoa_r+0x2e0>
 8005626:	2301      	movs	r3, #1
 8005628:	9302      	str	r3, [sp, #8]
 800562a:	4699      	mov	r9, r3
 800562c:	461a      	mov	r2, r3
 800562e:	e7f5      	b.n	800561c <_dtoa_r+0x2ec>
 8005630:	3101      	adds	r1, #1
 8005632:	6071      	str	r1, [r6, #4]
 8005634:	0052      	lsls	r2, r2, #1
 8005636:	e7a2      	b.n	800557e <_dtoa_r+0x24e>
 8005638:	636f4361 	.word	0x636f4361
 800563c:	3fd287a7 	.word	0x3fd287a7
 8005640:	8b60c8b3 	.word	0x8b60c8b3
 8005644:	3fc68a28 	.word	0x3fc68a28
 8005648:	509f79fb 	.word	0x509f79fb
 800564c:	3fd34413 	.word	0x3fd34413
 8005650:	7ff00000 	.word	0x7ff00000
 8005654:	08007019 	.word	0x08007019
 8005658:	3ff80000 	.word	0x3ff80000
 800565c:	080070d8 	.word	0x080070d8
 8005660:	080070b0 	.word	0x080070b0
 8005664:	08007045 	.word	0x08007045
 8005668:	07f1      	lsls	r1, r6, #31
 800566a:	d508      	bpl.n	800567e <_dtoa_r+0x34e>
 800566c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005670:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005674:	f7fa ffc0 	bl	80005f8 <__aeabi_dmul>
 8005678:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800567c:	3501      	adds	r5, #1
 800567e:	1076      	asrs	r6, r6, #1
 8005680:	3708      	adds	r7, #8
 8005682:	2e00      	cmp	r6, #0
 8005684:	d1f0      	bne.n	8005668 <_dtoa_r+0x338>
 8005686:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800568a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800568e:	f7fb f8dd 	bl	800084c <__aeabi_ddiv>
 8005692:	e9cd 0100 	strd	r0, r1, [sp]
 8005696:	e01a      	b.n	80056ce <_dtoa_r+0x39e>
 8005698:	2502      	movs	r5, #2
 800569a:	e7a3      	b.n	80055e4 <_dtoa_r+0x2b4>
 800569c:	f000 80a0 	beq.w	80057e0 <_dtoa_r+0x4b0>
 80056a0:	f1ca 0600 	rsb	r6, sl, #0
 80056a4:	4b9f      	ldr	r3, [pc, #636]	; (8005924 <_dtoa_r+0x5f4>)
 80056a6:	4fa0      	ldr	r7, [pc, #640]	; (8005928 <_dtoa_r+0x5f8>)
 80056a8:	f006 020f 	and.w	r2, r6, #15
 80056ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056b8:	f7fa ff9e 	bl	80005f8 <__aeabi_dmul>
 80056bc:	e9cd 0100 	strd	r0, r1, [sp]
 80056c0:	1136      	asrs	r6, r6, #4
 80056c2:	2300      	movs	r3, #0
 80056c4:	2502      	movs	r5, #2
 80056c6:	2e00      	cmp	r6, #0
 80056c8:	d17f      	bne.n	80057ca <_dtoa_r+0x49a>
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1e1      	bne.n	8005692 <_dtoa_r+0x362>
 80056ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 8087 	beq.w	80057e4 <_dtoa_r+0x4b4>
 80056d6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80056da:	2200      	movs	r2, #0
 80056dc:	4b93      	ldr	r3, [pc, #588]	; (800592c <_dtoa_r+0x5fc>)
 80056de:	4630      	mov	r0, r6
 80056e0:	4639      	mov	r1, r7
 80056e2:	f7fb f9fb 	bl	8000adc <__aeabi_dcmplt>
 80056e6:	2800      	cmp	r0, #0
 80056e8:	d07c      	beq.n	80057e4 <_dtoa_r+0x4b4>
 80056ea:	f1b9 0f00 	cmp.w	r9, #0
 80056ee:	d079      	beq.n	80057e4 <_dtoa_r+0x4b4>
 80056f0:	9b02      	ldr	r3, [sp, #8]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	dd35      	ble.n	8005762 <_dtoa_r+0x432>
 80056f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80056fa:	9308      	str	r3, [sp, #32]
 80056fc:	4639      	mov	r1, r7
 80056fe:	2200      	movs	r2, #0
 8005700:	4b8b      	ldr	r3, [pc, #556]	; (8005930 <_dtoa_r+0x600>)
 8005702:	4630      	mov	r0, r6
 8005704:	f7fa ff78 	bl	80005f8 <__aeabi_dmul>
 8005708:	e9cd 0100 	strd	r0, r1, [sp]
 800570c:	9f02      	ldr	r7, [sp, #8]
 800570e:	3501      	adds	r5, #1
 8005710:	4628      	mov	r0, r5
 8005712:	f7fa ff07 	bl	8000524 <__aeabi_i2d>
 8005716:	e9dd 2300 	ldrd	r2, r3, [sp]
 800571a:	f7fa ff6d 	bl	80005f8 <__aeabi_dmul>
 800571e:	2200      	movs	r2, #0
 8005720:	4b84      	ldr	r3, [pc, #528]	; (8005934 <_dtoa_r+0x604>)
 8005722:	f7fa fdb3 	bl	800028c <__adddf3>
 8005726:	4605      	mov	r5, r0
 8005728:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800572c:	2f00      	cmp	r7, #0
 800572e:	d15d      	bne.n	80057ec <_dtoa_r+0x4bc>
 8005730:	2200      	movs	r2, #0
 8005732:	4b81      	ldr	r3, [pc, #516]	; (8005938 <_dtoa_r+0x608>)
 8005734:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005738:	f7fa fda6 	bl	8000288 <__aeabi_dsub>
 800573c:	462a      	mov	r2, r5
 800573e:	4633      	mov	r3, r6
 8005740:	e9cd 0100 	strd	r0, r1, [sp]
 8005744:	f7fb f9e8 	bl	8000b18 <__aeabi_dcmpgt>
 8005748:	2800      	cmp	r0, #0
 800574a:	f040 8288 	bne.w	8005c5e <_dtoa_r+0x92e>
 800574e:	462a      	mov	r2, r5
 8005750:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005754:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005758:	f7fb f9c0 	bl	8000adc <__aeabi_dcmplt>
 800575c:	2800      	cmp	r0, #0
 800575e:	f040 827c 	bne.w	8005c5a <_dtoa_r+0x92a>
 8005762:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005766:	e9cd 2300 	strd	r2, r3, [sp]
 800576a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800576c:	2b00      	cmp	r3, #0
 800576e:	f2c0 8150 	blt.w	8005a12 <_dtoa_r+0x6e2>
 8005772:	f1ba 0f0e 	cmp.w	sl, #14
 8005776:	f300 814c 	bgt.w	8005a12 <_dtoa_r+0x6e2>
 800577a:	4b6a      	ldr	r3, [pc, #424]	; (8005924 <_dtoa_r+0x5f4>)
 800577c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005780:	ed93 7b00 	vldr	d7, [r3]
 8005784:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005786:	2b00      	cmp	r3, #0
 8005788:	ed8d 7b02 	vstr	d7, [sp, #8]
 800578c:	f280 80d8 	bge.w	8005940 <_dtoa_r+0x610>
 8005790:	f1b9 0f00 	cmp.w	r9, #0
 8005794:	f300 80d4 	bgt.w	8005940 <_dtoa_r+0x610>
 8005798:	f040 825e 	bne.w	8005c58 <_dtoa_r+0x928>
 800579c:	2200      	movs	r2, #0
 800579e:	4b66      	ldr	r3, [pc, #408]	; (8005938 <_dtoa_r+0x608>)
 80057a0:	ec51 0b17 	vmov	r0, r1, d7
 80057a4:	f7fa ff28 	bl	80005f8 <__aeabi_dmul>
 80057a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057ac:	f7fb f9aa 	bl	8000b04 <__aeabi_dcmpge>
 80057b0:	464f      	mov	r7, r9
 80057b2:	464e      	mov	r6, r9
 80057b4:	2800      	cmp	r0, #0
 80057b6:	f040 8234 	bne.w	8005c22 <_dtoa_r+0x8f2>
 80057ba:	2331      	movs	r3, #49	; 0x31
 80057bc:	f10b 0501 	add.w	r5, fp, #1
 80057c0:	f88b 3000 	strb.w	r3, [fp]
 80057c4:	f10a 0a01 	add.w	sl, sl, #1
 80057c8:	e22f      	b.n	8005c2a <_dtoa_r+0x8fa>
 80057ca:	07f2      	lsls	r2, r6, #31
 80057cc:	d505      	bpl.n	80057da <_dtoa_r+0x4aa>
 80057ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057d2:	f7fa ff11 	bl	80005f8 <__aeabi_dmul>
 80057d6:	3501      	adds	r5, #1
 80057d8:	2301      	movs	r3, #1
 80057da:	1076      	asrs	r6, r6, #1
 80057dc:	3708      	adds	r7, #8
 80057de:	e772      	b.n	80056c6 <_dtoa_r+0x396>
 80057e0:	2502      	movs	r5, #2
 80057e2:	e774      	b.n	80056ce <_dtoa_r+0x39e>
 80057e4:	f8cd a020 	str.w	sl, [sp, #32]
 80057e8:	464f      	mov	r7, r9
 80057ea:	e791      	b.n	8005710 <_dtoa_r+0x3e0>
 80057ec:	4b4d      	ldr	r3, [pc, #308]	; (8005924 <_dtoa_r+0x5f4>)
 80057ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057f2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80057f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d047      	beq.n	800588c <_dtoa_r+0x55c>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	2000      	movs	r0, #0
 8005802:	494e      	ldr	r1, [pc, #312]	; (800593c <_dtoa_r+0x60c>)
 8005804:	f7fb f822 	bl	800084c <__aeabi_ddiv>
 8005808:	462a      	mov	r2, r5
 800580a:	4633      	mov	r3, r6
 800580c:	f7fa fd3c 	bl	8000288 <__aeabi_dsub>
 8005810:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005814:	465d      	mov	r5, fp
 8005816:	e9dd 0100 	ldrd	r0, r1, [sp]
 800581a:	f7fb f99d 	bl	8000b58 <__aeabi_d2iz>
 800581e:	4606      	mov	r6, r0
 8005820:	f7fa fe80 	bl	8000524 <__aeabi_i2d>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	e9dd 0100 	ldrd	r0, r1, [sp]
 800582c:	f7fa fd2c 	bl	8000288 <__aeabi_dsub>
 8005830:	3630      	adds	r6, #48	; 0x30
 8005832:	f805 6b01 	strb.w	r6, [r5], #1
 8005836:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800583a:	e9cd 0100 	strd	r0, r1, [sp]
 800583e:	f7fb f94d 	bl	8000adc <__aeabi_dcmplt>
 8005842:	2800      	cmp	r0, #0
 8005844:	d163      	bne.n	800590e <_dtoa_r+0x5de>
 8005846:	e9dd 2300 	ldrd	r2, r3, [sp]
 800584a:	2000      	movs	r0, #0
 800584c:	4937      	ldr	r1, [pc, #220]	; (800592c <_dtoa_r+0x5fc>)
 800584e:	f7fa fd1b 	bl	8000288 <__aeabi_dsub>
 8005852:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005856:	f7fb f941 	bl	8000adc <__aeabi_dcmplt>
 800585a:	2800      	cmp	r0, #0
 800585c:	f040 80b7 	bne.w	80059ce <_dtoa_r+0x69e>
 8005860:	eba5 030b 	sub.w	r3, r5, fp
 8005864:	429f      	cmp	r7, r3
 8005866:	f77f af7c 	ble.w	8005762 <_dtoa_r+0x432>
 800586a:	2200      	movs	r2, #0
 800586c:	4b30      	ldr	r3, [pc, #192]	; (8005930 <_dtoa_r+0x600>)
 800586e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005872:	f7fa fec1 	bl	80005f8 <__aeabi_dmul>
 8005876:	2200      	movs	r2, #0
 8005878:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800587c:	4b2c      	ldr	r3, [pc, #176]	; (8005930 <_dtoa_r+0x600>)
 800587e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005882:	f7fa feb9 	bl	80005f8 <__aeabi_dmul>
 8005886:	e9cd 0100 	strd	r0, r1, [sp]
 800588a:	e7c4      	b.n	8005816 <_dtoa_r+0x4e6>
 800588c:	462a      	mov	r2, r5
 800588e:	4633      	mov	r3, r6
 8005890:	f7fa feb2 	bl	80005f8 <__aeabi_dmul>
 8005894:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005898:	eb0b 0507 	add.w	r5, fp, r7
 800589c:	465e      	mov	r6, fp
 800589e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058a2:	f7fb f959 	bl	8000b58 <__aeabi_d2iz>
 80058a6:	4607      	mov	r7, r0
 80058a8:	f7fa fe3c 	bl	8000524 <__aeabi_i2d>
 80058ac:	3730      	adds	r7, #48	; 0x30
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058b6:	f7fa fce7 	bl	8000288 <__aeabi_dsub>
 80058ba:	f806 7b01 	strb.w	r7, [r6], #1
 80058be:	42ae      	cmp	r6, r5
 80058c0:	e9cd 0100 	strd	r0, r1, [sp]
 80058c4:	f04f 0200 	mov.w	r2, #0
 80058c8:	d126      	bne.n	8005918 <_dtoa_r+0x5e8>
 80058ca:	4b1c      	ldr	r3, [pc, #112]	; (800593c <_dtoa_r+0x60c>)
 80058cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80058d0:	f7fa fcdc 	bl	800028c <__adddf3>
 80058d4:	4602      	mov	r2, r0
 80058d6:	460b      	mov	r3, r1
 80058d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058dc:	f7fb f91c 	bl	8000b18 <__aeabi_dcmpgt>
 80058e0:	2800      	cmp	r0, #0
 80058e2:	d174      	bne.n	80059ce <_dtoa_r+0x69e>
 80058e4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058e8:	2000      	movs	r0, #0
 80058ea:	4914      	ldr	r1, [pc, #80]	; (800593c <_dtoa_r+0x60c>)
 80058ec:	f7fa fccc 	bl	8000288 <__aeabi_dsub>
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058f8:	f7fb f8f0 	bl	8000adc <__aeabi_dcmplt>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	f43f af30 	beq.w	8005762 <_dtoa_r+0x432>
 8005902:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005906:	2b30      	cmp	r3, #48	; 0x30
 8005908:	f105 32ff 	add.w	r2, r5, #4294967295
 800590c:	d002      	beq.n	8005914 <_dtoa_r+0x5e4>
 800590e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005912:	e04a      	b.n	80059aa <_dtoa_r+0x67a>
 8005914:	4615      	mov	r5, r2
 8005916:	e7f4      	b.n	8005902 <_dtoa_r+0x5d2>
 8005918:	4b05      	ldr	r3, [pc, #20]	; (8005930 <_dtoa_r+0x600>)
 800591a:	f7fa fe6d 	bl	80005f8 <__aeabi_dmul>
 800591e:	e9cd 0100 	strd	r0, r1, [sp]
 8005922:	e7bc      	b.n	800589e <_dtoa_r+0x56e>
 8005924:	080070d8 	.word	0x080070d8
 8005928:	080070b0 	.word	0x080070b0
 800592c:	3ff00000 	.word	0x3ff00000
 8005930:	40240000 	.word	0x40240000
 8005934:	401c0000 	.word	0x401c0000
 8005938:	40140000 	.word	0x40140000
 800593c:	3fe00000 	.word	0x3fe00000
 8005940:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005944:	465d      	mov	r5, fp
 8005946:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800594a:	4630      	mov	r0, r6
 800594c:	4639      	mov	r1, r7
 800594e:	f7fa ff7d 	bl	800084c <__aeabi_ddiv>
 8005952:	f7fb f901 	bl	8000b58 <__aeabi_d2iz>
 8005956:	4680      	mov	r8, r0
 8005958:	f7fa fde4 	bl	8000524 <__aeabi_i2d>
 800595c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005960:	f7fa fe4a 	bl	80005f8 <__aeabi_dmul>
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	4630      	mov	r0, r6
 800596a:	4639      	mov	r1, r7
 800596c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005970:	f7fa fc8a 	bl	8000288 <__aeabi_dsub>
 8005974:	f805 6b01 	strb.w	r6, [r5], #1
 8005978:	eba5 060b 	sub.w	r6, r5, fp
 800597c:	45b1      	cmp	r9, r6
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	d139      	bne.n	80059f8 <_dtoa_r+0x6c8>
 8005984:	f7fa fc82 	bl	800028c <__adddf3>
 8005988:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800598c:	4606      	mov	r6, r0
 800598e:	460f      	mov	r7, r1
 8005990:	f7fb f8c2 	bl	8000b18 <__aeabi_dcmpgt>
 8005994:	b9c8      	cbnz	r0, 80059ca <_dtoa_r+0x69a>
 8005996:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800599a:	4630      	mov	r0, r6
 800599c:	4639      	mov	r1, r7
 800599e:	f7fb f893 	bl	8000ac8 <__aeabi_dcmpeq>
 80059a2:	b110      	cbz	r0, 80059aa <_dtoa_r+0x67a>
 80059a4:	f018 0f01 	tst.w	r8, #1
 80059a8:	d10f      	bne.n	80059ca <_dtoa_r+0x69a>
 80059aa:	9904      	ldr	r1, [sp, #16]
 80059ac:	4620      	mov	r0, r4
 80059ae:	f000 fb96 	bl	80060de <_Bfree>
 80059b2:	2300      	movs	r3, #0
 80059b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80059b6:	702b      	strb	r3, [r5, #0]
 80059b8:	f10a 0301 	add.w	r3, sl, #1
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 8241 	beq.w	8005e48 <_dtoa_r+0xb18>
 80059c6:	601d      	str	r5, [r3, #0]
 80059c8:	e23e      	b.n	8005e48 <_dtoa_r+0xb18>
 80059ca:	f8cd a020 	str.w	sl, [sp, #32]
 80059ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80059d2:	2a39      	cmp	r2, #57	; 0x39
 80059d4:	f105 33ff 	add.w	r3, r5, #4294967295
 80059d8:	d108      	bne.n	80059ec <_dtoa_r+0x6bc>
 80059da:	459b      	cmp	fp, r3
 80059dc:	d10a      	bne.n	80059f4 <_dtoa_r+0x6c4>
 80059de:	9b08      	ldr	r3, [sp, #32]
 80059e0:	3301      	adds	r3, #1
 80059e2:	9308      	str	r3, [sp, #32]
 80059e4:	2330      	movs	r3, #48	; 0x30
 80059e6:	f88b 3000 	strb.w	r3, [fp]
 80059ea:	465b      	mov	r3, fp
 80059ec:	781a      	ldrb	r2, [r3, #0]
 80059ee:	3201      	adds	r2, #1
 80059f0:	701a      	strb	r2, [r3, #0]
 80059f2:	e78c      	b.n	800590e <_dtoa_r+0x5de>
 80059f4:	461d      	mov	r5, r3
 80059f6:	e7ea      	b.n	80059ce <_dtoa_r+0x69e>
 80059f8:	2200      	movs	r2, #0
 80059fa:	4b9b      	ldr	r3, [pc, #620]	; (8005c68 <_dtoa_r+0x938>)
 80059fc:	f7fa fdfc 	bl	80005f8 <__aeabi_dmul>
 8005a00:	2200      	movs	r2, #0
 8005a02:	2300      	movs	r3, #0
 8005a04:	4606      	mov	r6, r0
 8005a06:	460f      	mov	r7, r1
 8005a08:	f7fb f85e 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	d09a      	beq.n	8005946 <_dtoa_r+0x616>
 8005a10:	e7cb      	b.n	80059aa <_dtoa_r+0x67a>
 8005a12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a14:	2a00      	cmp	r2, #0
 8005a16:	f000 808b 	beq.w	8005b30 <_dtoa_r+0x800>
 8005a1a:	9a06      	ldr	r2, [sp, #24]
 8005a1c:	2a01      	cmp	r2, #1
 8005a1e:	dc6e      	bgt.n	8005afe <_dtoa_r+0x7ce>
 8005a20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005a22:	2a00      	cmp	r2, #0
 8005a24:	d067      	beq.n	8005af6 <_dtoa_r+0x7c6>
 8005a26:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a2a:	9f07      	ldr	r7, [sp, #28]
 8005a2c:	9d05      	ldr	r5, [sp, #20]
 8005a2e:	9a05      	ldr	r2, [sp, #20]
 8005a30:	2101      	movs	r1, #1
 8005a32:	441a      	add	r2, r3
 8005a34:	4620      	mov	r0, r4
 8005a36:	9205      	str	r2, [sp, #20]
 8005a38:	4498      	add	r8, r3
 8005a3a:	f000 fbf0 	bl	800621e <__i2b>
 8005a3e:	4606      	mov	r6, r0
 8005a40:	2d00      	cmp	r5, #0
 8005a42:	dd0c      	ble.n	8005a5e <_dtoa_r+0x72e>
 8005a44:	f1b8 0f00 	cmp.w	r8, #0
 8005a48:	dd09      	ble.n	8005a5e <_dtoa_r+0x72e>
 8005a4a:	4545      	cmp	r5, r8
 8005a4c:	9a05      	ldr	r2, [sp, #20]
 8005a4e:	462b      	mov	r3, r5
 8005a50:	bfa8      	it	ge
 8005a52:	4643      	movge	r3, r8
 8005a54:	1ad2      	subs	r2, r2, r3
 8005a56:	9205      	str	r2, [sp, #20]
 8005a58:	1aed      	subs	r5, r5, r3
 8005a5a:	eba8 0803 	sub.w	r8, r8, r3
 8005a5e:	9b07      	ldr	r3, [sp, #28]
 8005a60:	b1eb      	cbz	r3, 8005a9e <_dtoa_r+0x76e>
 8005a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d067      	beq.n	8005b38 <_dtoa_r+0x808>
 8005a68:	b18f      	cbz	r7, 8005a8e <_dtoa_r+0x75e>
 8005a6a:	4631      	mov	r1, r6
 8005a6c:	463a      	mov	r2, r7
 8005a6e:	4620      	mov	r0, r4
 8005a70:	f000 fc74 	bl	800635c <__pow5mult>
 8005a74:	9a04      	ldr	r2, [sp, #16]
 8005a76:	4601      	mov	r1, r0
 8005a78:	4606      	mov	r6, r0
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f000 fbd8 	bl	8006230 <__multiply>
 8005a80:	9904      	ldr	r1, [sp, #16]
 8005a82:	9008      	str	r0, [sp, #32]
 8005a84:	4620      	mov	r0, r4
 8005a86:	f000 fb2a 	bl	80060de <_Bfree>
 8005a8a:	9b08      	ldr	r3, [sp, #32]
 8005a8c:	9304      	str	r3, [sp, #16]
 8005a8e:	9b07      	ldr	r3, [sp, #28]
 8005a90:	1bda      	subs	r2, r3, r7
 8005a92:	d004      	beq.n	8005a9e <_dtoa_r+0x76e>
 8005a94:	9904      	ldr	r1, [sp, #16]
 8005a96:	4620      	mov	r0, r4
 8005a98:	f000 fc60 	bl	800635c <__pow5mult>
 8005a9c:	9004      	str	r0, [sp, #16]
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	f000 fbbc 	bl	800621e <__i2b>
 8005aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aa8:	4607      	mov	r7, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 81d0 	beq.w	8005e50 <_dtoa_r+0xb20>
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	4601      	mov	r1, r0
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f000 fc51 	bl	800635c <__pow5mult>
 8005aba:	9b06      	ldr	r3, [sp, #24]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	4607      	mov	r7, r0
 8005ac0:	dc40      	bgt.n	8005b44 <_dtoa_r+0x814>
 8005ac2:	9b00      	ldr	r3, [sp, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d139      	bne.n	8005b3c <_dtoa_r+0x80c>
 8005ac8:	9b01      	ldr	r3, [sp, #4]
 8005aca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d136      	bne.n	8005b40 <_dtoa_r+0x810>
 8005ad2:	9b01      	ldr	r3, [sp, #4]
 8005ad4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ad8:	0d1b      	lsrs	r3, r3, #20
 8005ada:	051b      	lsls	r3, r3, #20
 8005adc:	b12b      	cbz	r3, 8005aea <_dtoa_r+0x7ba>
 8005ade:	9b05      	ldr	r3, [sp, #20]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	9305      	str	r3, [sp, #20]
 8005ae4:	f108 0801 	add.w	r8, r8, #1
 8005ae8:	2301      	movs	r3, #1
 8005aea:	9307      	str	r3, [sp, #28]
 8005aec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d12a      	bne.n	8005b48 <_dtoa_r+0x818>
 8005af2:	2001      	movs	r0, #1
 8005af4:	e030      	b.n	8005b58 <_dtoa_r+0x828>
 8005af6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005af8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005afc:	e795      	b.n	8005a2a <_dtoa_r+0x6fa>
 8005afe:	9b07      	ldr	r3, [sp, #28]
 8005b00:	f109 37ff 	add.w	r7, r9, #4294967295
 8005b04:	42bb      	cmp	r3, r7
 8005b06:	bfbf      	itttt	lt
 8005b08:	9b07      	ldrlt	r3, [sp, #28]
 8005b0a:	9707      	strlt	r7, [sp, #28]
 8005b0c:	1afa      	sublt	r2, r7, r3
 8005b0e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005b10:	bfbb      	ittet	lt
 8005b12:	189b      	addlt	r3, r3, r2
 8005b14:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005b16:	1bdf      	subge	r7, r3, r7
 8005b18:	2700      	movlt	r7, #0
 8005b1a:	f1b9 0f00 	cmp.w	r9, #0
 8005b1e:	bfb5      	itete	lt
 8005b20:	9b05      	ldrlt	r3, [sp, #20]
 8005b22:	9d05      	ldrge	r5, [sp, #20]
 8005b24:	eba3 0509 	sublt.w	r5, r3, r9
 8005b28:	464b      	movge	r3, r9
 8005b2a:	bfb8      	it	lt
 8005b2c:	2300      	movlt	r3, #0
 8005b2e:	e77e      	b.n	8005a2e <_dtoa_r+0x6fe>
 8005b30:	9f07      	ldr	r7, [sp, #28]
 8005b32:	9d05      	ldr	r5, [sp, #20]
 8005b34:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005b36:	e783      	b.n	8005a40 <_dtoa_r+0x710>
 8005b38:	9a07      	ldr	r2, [sp, #28]
 8005b3a:	e7ab      	b.n	8005a94 <_dtoa_r+0x764>
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e7d4      	b.n	8005aea <_dtoa_r+0x7ba>
 8005b40:	9b00      	ldr	r3, [sp, #0]
 8005b42:	e7d2      	b.n	8005aea <_dtoa_r+0x7ba>
 8005b44:	2300      	movs	r3, #0
 8005b46:	9307      	str	r3, [sp, #28]
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005b4e:	6918      	ldr	r0, [r3, #16]
 8005b50:	f000 fb17 	bl	8006182 <__hi0bits>
 8005b54:	f1c0 0020 	rsb	r0, r0, #32
 8005b58:	4440      	add	r0, r8
 8005b5a:	f010 001f 	ands.w	r0, r0, #31
 8005b5e:	d047      	beq.n	8005bf0 <_dtoa_r+0x8c0>
 8005b60:	f1c0 0320 	rsb	r3, r0, #32
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	dd3b      	ble.n	8005be0 <_dtoa_r+0x8b0>
 8005b68:	9b05      	ldr	r3, [sp, #20]
 8005b6a:	f1c0 001c 	rsb	r0, r0, #28
 8005b6e:	4403      	add	r3, r0
 8005b70:	9305      	str	r3, [sp, #20]
 8005b72:	4405      	add	r5, r0
 8005b74:	4480      	add	r8, r0
 8005b76:	9b05      	ldr	r3, [sp, #20]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	dd05      	ble.n	8005b88 <_dtoa_r+0x858>
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	9904      	ldr	r1, [sp, #16]
 8005b80:	4620      	mov	r0, r4
 8005b82:	f000 fc39 	bl	80063f8 <__lshift>
 8005b86:	9004      	str	r0, [sp, #16]
 8005b88:	f1b8 0f00 	cmp.w	r8, #0
 8005b8c:	dd05      	ble.n	8005b9a <_dtoa_r+0x86a>
 8005b8e:	4639      	mov	r1, r7
 8005b90:	4642      	mov	r2, r8
 8005b92:	4620      	mov	r0, r4
 8005b94:	f000 fc30 	bl	80063f8 <__lshift>
 8005b98:	4607      	mov	r7, r0
 8005b9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b9c:	b353      	cbz	r3, 8005bf4 <_dtoa_r+0x8c4>
 8005b9e:	4639      	mov	r1, r7
 8005ba0:	9804      	ldr	r0, [sp, #16]
 8005ba2:	f000 fc7d 	bl	80064a0 <__mcmp>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	da24      	bge.n	8005bf4 <_dtoa_r+0x8c4>
 8005baa:	2300      	movs	r3, #0
 8005bac:	220a      	movs	r2, #10
 8005bae:	9904      	ldr	r1, [sp, #16]
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f000 faab 	bl	800610c <__multadd>
 8005bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bb8:	9004      	str	r0, [sp, #16]
 8005bba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 814d 	beq.w	8005e5e <_dtoa_r+0xb2e>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	220a      	movs	r2, #10
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f000 fa9e 	bl	800610c <__multadd>
 8005bd0:	9b02      	ldr	r3, [sp, #8]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	4606      	mov	r6, r0
 8005bd6:	dc4f      	bgt.n	8005c78 <_dtoa_r+0x948>
 8005bd8:	9b06      	ldr	r3, [sp, #24]
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	dd4c      	ble.n	8005c78 <_dtoa_r+0x948>
 8005bde:	e011      	b.n	8005c04 <_dtoa_r+0x8d4>
 8005be0:	d0c9      	beq.n	8005b76 <_dtoa_r+0x846>
 8005be2:	9a05      	ldr	r2, [sp, #20]
 8005be4:	331c      	adds	r3, #28
 8005be6:	441a      	add	r2, r3
 8005be8:	9205      	str	r2, [sp, #20]
 8005bea:	441d      	add	r5, r3
 8005bec:	4498      	add	r8, r3
 8005bee:	e7c2      	b.n	8005b76 <_dtoa_r+0x846>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	e7f6      	b.n	8005be2 <_dtoa_r+0x8b2>
 8005bf4:	f1b9 0f00 	cmp.w	r9, #0
 8005bf8:	dc38      	bgt.n	8005c6c <_dtoa_r+0x93c>
 8005bfa:	9b06      	ldr	r3, [sp, #24]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	dd35      	ble.n	8005c6c <_dtoa_r+0x93c>
 8005c00:	f8cd 9008 	str.w	r9, [sp, #8]
 8005c04:	9b02      	ldr	r3, [sp, #8]
 8005c06:	b963      	cbnz	r3, 8005c22 <_dtoa_r+0x8f2>
 8005c08:	4639      	mov	r1, r7
 8005c0a:	2205      	movs	r2, #5
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	f000 fa7d 	bl	800610c <__multadd>
 8005c12:	4601      	mov	r1, r0
 8005c14:	4607      	mov	r7, r0
 8005c16:	9804      	ldr	r0, [sp, #16]
 8005c18:	f000 fc42 	bl	80064a0 <__mcmp>
 8005c1c:	2800      	cmp	r0, #0
 8005c1e:	f73f adcc 	bgt.w	80057ba <_dtoa_r+0x48a>
 8005c22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c24:	465d      	mov	r5, fp
 8005c26:	ea6f 0a03 	mvn.w	sl, r3
 8005c2a:	f04f 0900 	mov.w	r9, #0
 8005c2e:	4639      	mov	r1, r7
 8005c30:	4620      	mov	r0, r4
 8005c32:	f000 fa54 	bl	80060de <_Bfree>
 8005c36:	2e00      	cmp	r6, #0
 8005c38:	f43f aeb7 	beq.w	80059aa <_dtoa_r+0x67a>
 8005c3c:	f1b9 0f00 	cmp.w	r9, #0
 8005c40:	d005      	beq.n	8005c4e <_dtoa_r+0x91e>
 8005c42:	45b1      	cmp	r9, r6
 8005c44:	d003      	beq.n	8005c4e <_dtoa_r+0x91e>
 8005c46:	4649      	mov	r1, r9
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f000 fa48 	bl	80060de <_Bfree>
 8005c4e:	4631      	mov	r1, r6
 8005c50:	4620      	mov	r0, r4
 8005c52:	f000 fa44 	bl	80060de <_Bfree>
 8005c56:	e6a8      	b.n	80059aa <_dtoa_r+0x67a>
 8005c58:	2700      	movs	r7, #0
 8005c5a:	463e      	mov	r6, r7
 8005c5c:	e7e1      	b.n	8005c22 <_dtoa_r+0x8f2>
 8005c5e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005c62:	463e      	mov	r6, r7
 8005c64:	e5a9      	b.n	80057ba <_dtoa_r+0x48a>
 8005c66:	bf00      	nop
 8005c68:	40240000 	.word	0x40240000
 8005c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c6e:	f8cd 9008 	str.w	r9, [sp, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 80fa 	beq.w	8005e6c <_dtoa_r+0xb3c>
 8005c78:	2d00      	cmp	r5, #0
 8005c7a:	dd05      	ble.n	8005c88 <_dtoa_r+0x958>
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	462a      	mov	r2, r5
 8005c80:	4620      	mov	r0, r4
 8005c82:	f000 fbb9 	bl	80063f8 <__lshift>
 8005c86:	4606      	mov	r6, r0
 8005c88:	9b07      	ldr	r3, [sp, #28]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d04c      	beq.n	8005d28 <_dtoa_r+0x9f8>
 8005c8e:	6871      	ldr	r1, [r6, #4]
 8005c90:	4620      	mov	r0, r4
 8005c92:	f000 f9f0 	bl	8006076 <_Balloc>
 8005c96:	6932      	ldr	r2, [r6, #16]
 8005c98:	3202      	adds	r2, #2
 8005c9a:	4605      	mov	r5, r0
 8005c9c:	0092      	lsls	r2, r2, #2
 8005c9e:	f106 010c 	add.w	r1, r6, #12
 8005ca2:	300c      	adds	r0, #12
 8005ca4:	f000 f9dc 	bl	8006060 <memcpy>
 8005ca8:	2201      	movs	r2, #1
 8005caa:	4629      	mov	r1, r5
 8005cac:	4620      	mov	r0, r4
 8005cae:	f000 fba3 	bl	80063f8 <__lshift>
 8005cb2:	9b00      	ldr	r3, [sp, #0]
 8005cb4:	f8cd b014 	str.w	fp, [sp, #20]
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	46b1      	mov	r9, r6
 8005cbe:	9307      	str	r3, [sp, #28]
 8005cc0:	4606      	mov	r6, r0
 8005cc2:	4639      	mov	r1, r7
 8005cc4:	9804      	ldr	r0, [sp, #16]
 8005cc6:	f7ff faa5 	bl	8005214 <quorem>
 8005cca:	4649      	mov	r1, r9
 8005ccc:	4605      	mov	r5, r0
 8005cce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005cd2:	9804      	ldr	r0, [sp, #16]
 8005cd4:	f000 fbe4 	bl	80064a0 <__mcmp>
 8005cd8:	4632      	mov	r2, r6
 8005cda:	9000      	str	r0, [sp, #0]
 8005cdc:	4639      	mov	r1, r7
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f000 fbf8 	bl	80064d4 <__mdiff>
 8005ce4:	68c3      	ldr	r3, [r0, #12]
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	bb03      	cbnz	r3, 8005d2c <_dtoa_r+0x9fc>
 8005cea:	4601      	mov	r1, r0
 8005cec:	9008      	str	r0, [sp, #32]
 8005cee:	9804      	ldr	r0, [sp, #16]
 8005cf0:	f000 fbd6 	bl	80064a0 <__mcmp>
 8005cf4:	9a08      	ldr	r2, [sp, #32]
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	4611      	mov	r1, r2
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	9308      	str	r3, [sp, #32]
 8005cfe:	f000 f9ee 	bl	80060de <_Bfree>
 8005d02:	9b08      	ldr	r3, [sp, #32]
 8005d04:	b9a3      	cbnz	r3, 8005d30 <_dtoa_r+0xa00>
 8005d06:	9a06      	ldr	r2, [sp, #24]
 8005d08:	b992      	cbnz	r2, 8005d30 <_dtoa_r+0xa00>
 8005d0a:	9a07      	ldr	r2, [sp, #28]
 8005d0c:	b982      	cbnz	r2, 8005d30 <_dtoa_r+0xa00>
 8005d0e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d12:	d029      	beq.n	8005d68 <_dtoa_r+0xa38>
 8005d14:	9b00      	ldr	r3, [sp, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	dd01      	ble.n	8005d1e <_dtoa_r+0x9ee>
 8005d1a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005d1e:	9b05      	ldr	r3, [sp, #20]
 8005d20:	1c5d      	adds	r5, r3, #1
 8005d22:	f883 8000 	strb.w	r8, [r3]
 8005d26:	e782      	b.n	8005c2e <_dtoa_r+0x8fe>
 8005d28:	4630      	mov	r0, r6
 8005d2a:	e7c2      	b.n	8005cb2 <_dtoa_r+0x982>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e7e3      	b.n	8005cf8 <_dtoa_r+0x9c8>
 8005d30:	9a00      	ldr	r2, [sp, #0]
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	db04      	blt.n	8005d40 <_dtoa_r+0xa10>
 8005d36:	d125      	bne.n	8005d84 <_dtoa_r+0xa54>
 8005d38:	9a06      	ldr	r2, [sp, #24]
 8005d3a:	bb1a      	cbnz	r2, 8005d84 <_dtoa_r+0xa54>
 8005d3c:	9a07      	ldr	r2, [sp, #28]
 8005d3e:	bb0a      	cbnz	r2, 8005d84 <_dtoa_r+0xa54>
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	ddec      	ble.n	8005d1e <_dtoa_r+0x9ee>
 8005d44:	2201      	movs	r2, #1
 8005d46:	9904      	ldr	r1, [sp, #16]
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f000 fb55 	bl	80063f8 <__lshift>
 8005d4e:	4639      	mov	r1, r7
 8005d50:	9004      	str	r0, [sp, #16]
 8005d52:	f000 fba5 	bl	80064a0 <__mcmp>
 8005d56:	2800      	cmp	r0, #0
 8005d58:	dc03      	bgt.n	8005d62 <_dtoa_r+0xa32>
 8005d5a:	d1e0      	bne.n	8005d1e <_dtoa_r+0x9ee>
 8005d5c:	f018 0f01 	tst.w	r8, #1
 8005d60:	d0dd      	beq.n	8005d1e <_dtoa_r+0x9ee>
 8005d62:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d66:	d1d8      	bne.n	8005d1a <_dtoa_r+0x9ea>
 8005d68:	9b05      	ldr	r3, [sp, #20]
 8005d6a:	9a05      	ldr	r2, [sp, #20]
 8005d6c:	1c5d      	adds	r5, r3, #1
 8005d6e:	2339      	movs	r3, #57	; 0x39
 8005d70:	7013      	strb	r3, [r2, #0]
 8005d72:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d76:	2b39      	cmp	r3, #57	; 0x39
 8005d78:	f105 32ff 	add.w	r2, r5, #4294967295
 8005d7c:	d04f      	beq.n	8005e1e <_dtoa_r+0xaee>
 8005d7e:	3301      	adds	r3, #1
 8005d80:	7013      	strb	r3, [r2, #0]
 8005d82:	e754      	b.n	8005c2e <_dtoa_r+0x8fe>
 8005d84:	9a05      	ldr	r2, [sp, #20]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f102 0501 	add.w	r5, r2, #1
 8005d8c:	dd06      	ble.n	8005d9c <_dtoa_r+0xa6c>
 8005d8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d92:	d0e9      	beq.n	8005d68 <_dtoa_r+0xa38>
 8005d94:	f108 0801 	add.w	r8, r8, #1
 8005d98:	9b05      	ldr	r3, [sp, #20]
 8005d9a:	e7c2      	b.n	8005d22 <_dtoa_r+0x9f2>
 8005d9c:	9a02      	ldr	r2, [sp, #8]
 8005d9e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005da2:	eba5 030b 	sub.w	r3, r5, fp
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d021      	beq.n	8005dee <_dtoa_r+0xabe>
 8005daa:	2300      	movs	r3, #0
 8005dac:	220a      	movs	r2, #10
 8005dae:	9904      	ldr	r1, [sp, #16]
 8005db0:	4620      	mov	r0, r4
 8005db2:	f000 f9ab 	bl	800610c <__multadd>
 8005db6:	45b1      	cmp	r9, r6
 8005db8:	9004      	str	r0, [sp, #16]
 8005dba:	f04f 0300 	mov.w	r3, #0
 8005dbe:	f04f 020a 	mov.w	r2, #10
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	d105      	bne.n	8005dd4 <_dtoa_r+0xaa4>
 8005dc8:	f000 f9a0 	bl	800610c <__multadd>
 8005dcc:	4681      	mov	r9, r0
 8005dce:	4606      	mov	r6, r0
 8005dd0:	9505      	str	r5, [sp, #20]
 8005dd2:	e776      	b.n	8005cc2 <_dtoa_r+0x992>
 8005dd4:	f000 f99a 	bl	800610c <__multadd>
 8005dd8:	4631      	mov	r1, r6
 8005dda:	4681      	mov	r9, r0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	220a      	movs	r2, #10
 8005de0:	4620      	mov	r0, r4
 8005de2:	f000 f993 	bl	800610c <__multadd>
 8005de6:	4606      	mov	r6, r0
 8005de8:	e7f2      	b.n	8005dd0 <_dtoa_r+0xaa0>
 8005dea:	f04f 0900 	mov.w	r9, #0
 8005dee:	2201      	movs	r2, #1
 8005df0:	9904      	ldr	r1, [sp, #16]
 8005df2:	4620      	mov	r0, r4
 8005df4:	f000 fb00 	bl	80063f8 <__lshift>
 8005df8:	4639      	mov	r1, r7
 8005dfa:	9004      	str	r0, [sp, #16]
 8005dfc:	f000 fb50 	bl	80064a0 <__mcmp>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	dcb6      	bgt.n	8005d72 <_dtoa_r+0xa42>
 8005e04:	d102      	bne.n	8005e0c <_dtoa_r+0xadc>
 8005e06:	f018 0f01 	tst.w	r8, #1
 8005e0a:	d1b2      	bne.n	8005d72 <_dtoa_r+0xa42>
 8005e0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e10:	2b30      	cmp	r3, #48	; 0x30
 8005e12:	f105 32ff 	add.w	r2, r5, #4294967295
 8005e16:	f47f af0a 	bne.w	8005c2e <_dtoa_r+0x8fe>
 8005e1a:	4615      	mov	r5, r2
 8005e1c:	e7f6      	b.n	8005e0c <_dtoa_r+0xadc>
 8005e1e:	4593      	cmp	fp, r2
 8005e20:	d105      	bne.n	8005e2e <_dtoa_r+0xafe>
 8005e22:	2331      	movs	r3, #49	; 0x31
 8005e24:	f10a 0a01 	add.w	sl, sl, #1
 8005e28:	f88b 3000 	strb.w	r3, [fp]
 8005e2c:	e6ff      	b.n	8005c2e <_dtoa_r+0x8fe>
 8005e2e:	4615      	mov	r5, r2
 8005e30:	e79f      	b.n	8005d72 <_dtoa_r+0xa42>
 8005e32:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005e98 <_dtoa_r+0xb68>
 8005e36:	e007      	b.n	8005e48 <_dtoa_r+0xb18>
 8005e38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e3a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005e9c <_dtoa_r+0xb6c>
 8005e3e:	b11b      	cbz	r3, 8005e48 <_dtoa_r+0xb18>
 8005e40:	f10b 0308 	add.w	r3, fp, #8
 8005e44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e46:	6013      	str	r3, [r2, #0]
 8005e48:	4658      	mov	r0, fp
 8005e4a:	b017      	add	sp, #92	; 0x5c
 8005e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e50:	9b06      	ldr	r3, [sp, #24]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	f77f ae35 	ble.w	8005ac2 <_dtoa_r+0x792>
 8005e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e5a:	9307      	str	r3, [sp, #28]
 8005e5c:	e649      	b.n	8005af2 <_dtoa_r+0x7c2>
 8005e5e:	9b02      	ldr	r3, [sp, #8]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	dc03      	bgt.n	8005e6c <_dtoa_r+0xb3c>
 8005e64:	9b06      	ldr	r3, [sp, #24]
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	f73f aecc 	bgt.w	8005c04 <_dtoa_r+0x8d4>
 8005e6c:	465d      	mov	r5, fp
 8005e6e:	4639      	mov	r1, r7
 8005e70:	9804      	ldr	r0, [sp, #16]
 8005e72:	f7ff f9cf 	bl	8005214 <quorem>
 8005e76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005e7a:	f805 8b01 	strb.w	r8, [r5], #1
 8005e7e:	9a02      	ldr	r2, [sp, #8]
 8005e80:	eba5 030b 	sub.w	r3, r5, fp
 8005e84:	429a      	cmp	r2, r3
 8005e86:	ddb0      	ble.n	8005dea <_dtoa_r+0xaba>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	220a      	movs	r2, #10
 8005e8c:	9904      	ldr	r1, [sp, #16]
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f000 f93c 	bl	800610c <__multadd>
 8005e94:	9004      	str	r0, [sp, #16]
 8005e96:	e7ea      	b.n	8005e6e <_dtoa_r+0xb3e>
 8005e98:	08007018 	.word	0x08007018
 8005e9c:	0800703c 	.word	0x0800703c

08005ea0 <std>:
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	b510      	push	{r4, lr}
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	e9c0 3300 	strd	r3, r3, [r0]
 8005eaa:	6083      	str	r3, [r0, #8]
 8005eac:	8181      	strh	r1, [r0, #12]
 8005eae:	6643      	str	r3, [r0, #100]	; 0x64
 8005eb0:	81c2      	strh	r2, [r0, #14]
 8005eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005eb6:	6183      	str	r3, [r0, #24]
 8005eb8:	4619      	mov	r1, r3
 8005eba:	2208      	movs	r2, #8
 8005ebc:	305c      	adds	r0, #92	; 0x5c
 8005ebe:	f7fe fd2d 	bl	800491c <memset>
 8005ec2:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <std+0x38>)
 8005ec4:	6263      	str	r3, [r4, #36]	; 0x24
 8005ec6:	4b05      	ldr	r3, [pc, #20]	; (8005edc <std+0x3c>)
 8005ec8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005eca:	4b05      	ldr	r3, [pc, #20]	; (8005ee0 <std+0x40>)
 8005ecc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ece:	4b05      	ldr	r3, [pc, #20]	; (8005ee4 <std+0x44>)
 8005ed0:	6224      	str	r4, [r4, #32]
 8005ed2:	6323      	str	r3, [r4, #48]	; 0x30
 8005ed4:	bd10      	pop	{r4, pc}
 8005ed6:	bf00      	nop
 8005ed8:	08006a39 	.word	0x08006a39
 8005edc:	08006a5b 	.word	0x08006a5b
 8005ee0:	08006a93 	.word	0x08006a93
 8005ee4:	08006ab7 	.word	0x08006ab7

08005ee8 <_cleanup_r>:
 8005ee8:	4901      	ldr	r1, [pc, #4]	; (8005ef0 <_cleanup_r+0x8>)
 8005eea:	f000 b885 	b.w	8005ff8 <_fwalk_reent>
 8005eee:	bf00      	nop
 8005ef0:	08006d91 	.word	0x08006d91

08005ef4 <__sfmoreglue>:
 8005ef4:	b570      	push	{r4, r5, r6, lr}
 8005ef6:	1e4a      	subs	r2, r1, #1
 8005ef8:	2568      	movs	r5, #104	; 0x68
 8005efa:	4355      	muls	r5, r2
 8005efc:	460e      	mov	r6, r1
 8005efe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005f02:	f000 fbef 	bl	80066e4 <_malloc_r>
 8005f06:	4604      	mov	r4, r0
 8005f08:	b140      	cbz	r0, 8005f1c <__sfmoreglue+0x28>
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	e9c0 1600 	strd	r1, r6, [r0]
 8005f10:	300c      	adds	r0, #12
 8005f12:	60a0      	str	r0, [r4, #8]
 8005f14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005f18:	f7fe fd00 	bl	800491c <memset>
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	bd70      	pop	{r4, r5, r6, pc}

08005f20 <__sinit>:
 8005f20:	6983      	ldr	r3, [r0, #24]
 8005f22:	b510      	push	{r4, lr}
 8005f24:	4604      	mov	r4, r0
 8005f26:	bb33      	cbnz	r3, 8005f76 <__sinit+0x56>
 8005f28:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005f2c:	6503      	str	r3, [r0, #80]	; 0x50
 8005f2e:	4b12      	ldr	r3, [pc, #72]	; (8005f78 <__sinit+0x58>)
 8005f30:	4a12      	ldr	r2, [pc, #72]	; (8005f7c <__sinit+0x5c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6282      	str	r2, [r0, #40]	; 0x28
 8005f36:	4298      	cmp	r0, r3
 8005f38:	bf04      	itt	eq
 8005f3a:	2301      	moveq	r3, #1
 8005f3c:	6183      	streq	r3, [r0, #24]
 8005f3e:	f000 f81f 	bl	8005f80 <__sfp>
 8005f42:	6060      	str	r0, [r4, #4]
 8005f44:	4620      	mov	r0, r4
 8005f46:	f000 f81b 	bl	8005f80 <__sfp>
 8005f4a:	60a0      	str	r0, [r4, #8]
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	f000 f817 	bl	8005f80 <__sfp>
 8005f52:	2200      	movs	r2, #0
 8005f54:	60e0      	str	r0, [r4, #12]
 8005f56:	2104      	movs	r1, #4
 8005f58:	6860      	ldr	r0, [r4, #4]
 8005f5a:	f7ff ffa1 	bl	8005ea0 <std>
 8005f5e:	2201      	movs	r2, #1
 8005f60:	2109      	movs	r1, #9
 8005f62:	68a0      	ldr	r0, [r4, #8]
 8005f64:	f7ff ff9c 	bl	8005ea0 <std>
 8005f68:	2202      	movs	r2, #2
 8005f6a:	2112      	movs	r1, #18
 8005f6c:	68e0      	ldr	r0, [r4, #12]
 8005f6e:	f7ff ff97 	bl	8005ea0 <std>
 8005f72:	2301      	movs	r3, #1
 8005f74:	61a3      	str	r3, [r4, #24]
 8005f76:	bd10      	pop	{r4, pc}
 8005f78:	08007004 	.word	0x08007004
 8005f7c:	08005ee9 	.word	0x08005ee9

08005f80 <__sfp>:
 8005f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f82:	4b1b      	ldr	r3, [pc, #108]	; (8005ff0 <__sfp+0x70>)
 8005f84:	681e      	ldr	r6, [r3, #0]
 8005f86:	69b3      	ldr	r3, [r6, #24]
 8005f88:	4607      	mov	r7, r0
 8005f8a:	b913      	cbnz	r3, 8005f92 <__sfp+0x12>
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	f7ff ffc7 	bl	8005f20 <__sinit>
 8005f92:	3648      	adds	r6, #72	; 0x48
 8005f94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	d503      	bpl.n	8005fa4 <__sfp+0x24>
 8005f9c:	6833      	ldr	r3, [r6, #0]
 8005f9e:	b133      	cbz	r3, 8005fae <__sfp+0x2e>
 8005fa0:	6836      	ldr	r6, [r6, #0]
 8005fa2:	e7f7      	b.n	8005f94 <__sfp+0x14>
 8005fa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005fa8:	b16d      	cbz	r5, 8005fc6 <__sfp+0x46>
 8005faa:	3468      	adds	r4, #104	; 0x68
 8005fac:	e7f4      	b.n	8005f98 <__sfp+0x18>
 8005fae:	2104      	movs	r1, #4
 8005fb0:	4638      	mov	r0, r7
 8005fb2:	f7ff ff9f 	bl	8005ef4 <__sfmoreglue>
 8005fb6:	6030      	str	r0, [r6, #0]
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	d1f1      	bne.n	8005fa0 <__sfp+0x20>
 8005fbc:	230c      	movs	r3, #12
 8005fbe:	603b      	str	r3, [r7, #0]
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc6:	4b0b      	ldr	r3, [pc, #44]	; (8005ff4 <__sfp+0x74>)
 8005fc8:	6665      	str	r5, [r4, #100]	; 0x64
 8005fca:	e9c4 5500 	strd	r5, r5, [r4]
 8005fce:	60a5      	str	r5, [r4, #8]
 8005fd0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005fd4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005fd8:	2208      	movs	r2, #8
 8005fda:	4629      	mov	r1, r5
 8005fdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005fe0:	f7fe fc9c 	bl	800491c <memset>
 8005fe4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005fe8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005fec:	e7e9      	b.n	8005fc2 <__sfp+0x42>
 8005fee:	bf00      	nop
 8005ff0:	08007004 	.word	0x08007004
 8005ff4:	ffff0001 	.word	0xffff0001

08005ff8 <_fwalk_reent>:
 8005ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ffc:	4680      	mov	r8, r0
 8005ffe:	4689      	mov	r9, r1
 8006000:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006004:	2600      	movs	r6, #0
 8006006:	b914      	cbnz	r4, 800600e <_fwalk_reent+0x16>
 8006008:	4630      	mov	r0, r6
 800600a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800600e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006012:	3f01      	subs	r7, #1
 8006014:	d501      	bpl.n	800601a <_fwalk_reent+0x22>
 8006016:	6824      	ldr	r4, [r4, #0]
 8006018:	e7f5      	b.n	8006006 <_fwalk_reent+0xe>
 800601a:	89ab      	ldrh	r3, [r5, #12]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d907      	bls.n	8006030 <_fwalk_reent+0x38>
 8006020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006024:	3301      	adds	r3, #1
 8006026:	d003      	beq.n	8006030 <_fwalk_reent+0x38>
 8006028:	4629      	mov	r1, r5
 800602a:	4640      	mov	r0, r8
 800602c:	47c8      	blx	r9
 800602e:	4306      	orrs	r6, r0
 8006030:	3568      	adds	r5, #104	; 0x68
 8006032:	e7ee      	b.n	8006012 <_fwalk_reent+0x1a>

08006034 <_localeconv_r>:
 8006034:	4b04      	ldr	r3, [pc, #16]	; (8006048 <_localeconv_r+0x14>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6a18      	ldr	r0, [r3, #32]
 800603a:	4b04      	ldr	r3, [pc, #16]	; (800604c <_localeconv_r+0x18>)
 800603c:	2800      	cmp	r0, #0
 800603e:	bf08      	it	eq
 8006040:	4618      	moveq	r0, r3
 8006042:	30f0      	adds	r0, #240	; 0xf0
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	2000000c 	.word	0x2000000c
 800604c:	20000070 	.word	0x20000070

08006050 <malloc>:
 8006050:	4b02      	ldr	r3, [pc, #8]	; (800605c <malloc+0xc>)
 8006052:	4601      	mov	r1, r0
 8006054:	6818      	ldr	r0, [r3, #0]
 8006056:	f000 bb45 	b.w	80066e4 <_malloc_r>
 800605a:	bf00      	nop
 800605c:	2000000c 	.word	0x2000000c

08006060 <memcpy>:
 8006060:	b510      	push	{r4, lr}
 8006062:	1e43      	subs	r3, r0, #1
 8006064:	440a      	add	r2, r1
 8006066:	4291      	cmp	r1, r2
 8006068:	d100      	bne.n	800606c <memcpy+0xc>
 800606a:	bd10      	pop	{r4, pc}
 800606c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006070:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006074:	e7f7      	b.n	8006066 <memcpy+0x6>

08006076 <_Balloc>:
 8006076:	b570      	push	{r4, r5, r6, lr}
 8006078:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800607a:	4604      	mov	r4, r0
 800607c:	460e      	mov	r6, r1
 800607e:	b93d      	cbnz	r5, 8006090 <_Balloc+0x1a>
 8006080:	2010      	movs	r0, #16
 8006082:	f7ff ffe5 	bl	8006050 <malloc>
 8006086:	6260      	str	r0, [r4, #36]	; 0x24
 8006088:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800608c:	6005      	str	r5, [r0, #0]
 800608e:	60c5      	str	r5, [r0, #12]
 8006090:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006092:	68eb      	ldr	r3, [r5, #12]
 8006094:	b183      	cbz	r3, 80060b8 <_Balloc+0x42>
 8006096:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800609e:	b9b8      	cbnz	r0, 80060d0 <_Balloc+0x5a>
 80060a0:	2101      	movs	r1, #1
 80060a2:	fa01 f506 	lsl.w	r5, r1, r6
 80060a6:	1d6a      	adds	r2, r5, #5
 80060a8:	0092      	lsls	r2, r2, #2
 80060aa:	4620      	mov	r0, r4
 80060ac:	f000 fabe 	bl	800662c <_calloc_r>
 80060b0:	b160      	cbz	r0, 80060cc <_Balloc+0x56>
 80060b2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80060b6:	e00e      	b.n	80060d6 <_Balloc+0x60>
 80060b8:	2221      	movs	r2, #33	; 0x21
 80060ba:	2104      	movs	r1, #4
 80060bc:	4620      	mov	r0, r4
 80060be:	f000 fab5 	bl	800662c <_calloc_r>
 80060c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060c4:	60e8      	str	r0, [r5, #12]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1e4      	bne.n	8006096 <_Balloc+0x20>
 80060cc:	2000      	movs	r0, #0
 80060ce:	bd70      	pop	{r4, r5, r6, pc}
 80060d0:	6802      	ldr	r2, [r0, #0]
 80060d2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80060d6:	2300      	movs	r3, #0
 80060d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060dc:	e7f7      	b.n	80060ce <_Balloc+0x58>

080060de <_Bfree>:
 80060de:	b570      	push	{r4, r5, r6, lr}
 80060e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80060e2:	4606      	mov	r6, r0
 80060e4:	460d      	mov	r5, r1
 80060e6:	b93c      	cbnz	r4, 80060f8 <_Bfree+0x1a>
 80060e8:	2010      	movs	r0, #16
 80060ea:	f7ff ffb1 	bl	8006050 <malloc>
 80060ee:	6270      	str	r0, [r6, #36]	; 0x24
 80060f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060f4:	6004      	str	r4, [r0, #0]
 80060f6:	60c4      	str	r4, [r0, #12]
 80060f8:	b13d      	cbz	r5, 800610a <_Bfree+0x2c>
 80060fa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80060fc:	686a      	ldr	r2, [r5, #4]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006104:	6029      	str	r1, [r5, #0]
 8006106:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800610a:	bd70      	pop	{r4, r5, r6, pc}

0800610c <__multadd>:
 800610c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006110:	690d      	ldr	r5, [r1, #16]
 8006112:	461f      	mov	r7, r3
 8006114:	4606      	mov	r6, r0
 8006116:	460c      	mov	r4, r1
 8006118:	f101 0c14 	add.w	ip, r1, #20
 800611c:	2300      	movs	r3, #0
 800611e:	f8dc 0000 	ldr.w	r0, [ip]
 8006122:	b281      	uxth	r1, r0
 8006124:	fb02 7101 	mla	r1, r2, r1, r7
 8006128:	0c0f      	lsrs	r7, r1, #16
 800612a:	0c00      	lsrs	r0, r0, #16
 800612c:	fb02 7000 	mla	r0, r2, r0, r7
 8006130:	b289      	uxth	r1, r1
 8006132:	3301      	adds	r3, #1
 8006134:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006138:	429d      	cmp	r5, r3
 800613a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800613e:	f84c 1b04 	str.w	r1, [ip], #4
 8006142:	dcec      	bgt.n	800611e <__multadd+0x12>
 8006144:	b1d7      	cbz	r7, 800617c <__multadd+0x70>
 8006146:	68a3      	ldr	r3, [r4, #8]
 8006148:	42ab      	cmp	r3, r5
 800614a:	dc12      	bgt.n	8006172 <__multadd+0x66>
 800614c:	6861      	ldr	r1, [r4, #4]
 800614e:	4630      	mov	r0, r6
 8006150:	3101      	adds	r1, #1
 8006152:	f7ff ff90 	bl	8006076 <_Balloc>
 8006156:	6922      	ldr	r2, [r4, #16]
 8006158:	3202      	adds	r2, #2
 800615a:	f104 010c 	add.w	r1, r4, #12
 800615e:	4680      	mov	r8, r0
 8006160:	0092      	lsls	r2, r2, #2
 8006162:	300c      	adds	r0, #12
 8006164:	f7ff ff7c 	bl	8006060 <memcpy>
 8006168:	4621      	mov	r1, r4
 800616a:	4630      	mov	r0, r6
 800616c:	f7ff ffb7 	bl	80060de <_Bfree>
 8006170:	4644      	mov	r4, r8
 8006172:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006176:	3501      	adds	r5, #1
 8006178:	615f      	str	r7, [r3, #20]
 800617a:	6125      	str	r5, [r4, #16]
 800617c:	4620      	mov	r0, r4
 800617e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006182 <__hi0bits>:
 8006182:	0c02      	lsrs	r2, r0, #16
 8006184:	0412      	lsls	r2, r2, #16
 8006186:	4603      	mov	r3, r0
 8006188:	b9b2      	cbnz	r2, 80061b8 <__hi0bits+0x36>
 800618a:	0403      	lsls	r3, r0, #16
 800618c:	2010      	movs	r0, #16
 800618e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006192:	bf04      	itt	eq
 8006194:	021b      	lsleq	r3, r3, #8
 8006196:	3008      	addeq	r0, #8
 8006198:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800619c:	bf04      	itt	eq
 800619e:	011b      	lsleq	r3, r3, #4
 80061a0:	3004      	addeq	r0, #4
 80061a2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80061a6:	bf04      	itt	eq
 80061a8:	009b      	lsleq	r3, r3, #2
 80061aa:	3002      	addeq	r0, #2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	db06      	blt.n	80061be <__hi0bits+0x3c>
 80061b0:	005b      	lsls	r3, r3, #1
 80061b2:	d503      	bpl.n	80061bc <__hi0bits+0x3a>
 80061b4:	3001      	adds	r0, #1
 80061b6:	4770      	bx	lr
 80061b8:	2000      	movs	r0, #0
 80061ba:	e7e8      	b.n	800618e <__hi0bits+0xc>
 80061bc:	2020      	movs	r0, #32
 80061be:	4770      	bx	lr

080061c0 <__lo0bits>:
 80061c0:	6803      	ldr	r3, [r0, #0]
 80061c2:	f013 0207 	ands.w	r2, r3, #7
 80061c6:	4601      	mov	r1, r0
 80061c8:	d00b      	beq.n	80061e2 <__lo0bits+0x22>
 80061ca:	07da      	lsls	r2, r3, #31
 80061cc:	d423      	bmi.n	8006216 <__lo0bits+0x56>
 80061ce:	0798      	lsls	r0, r3, #30
 80061d0:	bf49      	itett	mi
 80061d2:	085b      	lsrmi	r3, r3, #1
 80061d4:	089b      	lsrpl	r3, r3, #2
 80061d6:	2001      	movmi	r0, #1
 80061d8:	600b      	strmi	r3, [r1, #0]
 80061da:	bf5c      	itt	pl
 80061dc:	600b      	strpl	r3, [r1, #0]
 80061de:	2002      	movpl	r0, #2
 80061e0:	4770      	bx	lr
 80061e2:	b298      	uxth	r0, r3
 80061e4:	b9a8      	cbnz	r0, 8006212 <__lo0bits+0x52>
 80061e6:	0c1b      	lsrs	r3, r3, #16
 80061e8:	2010      	movs	r0, #16
 80061ea:	f013 0fff 	tst.w	r3, #255	; 0xff
 80061ee:	bf04      	itt	eq
 80061f0:	0a1b      	lsreq	r3, r3, #8
 80061f2:	3008      	addeq	r0, #8
 80061f4:	071a      	lsls	r2, r3, #28
 80061f6:	bf04      	itt	eq
 80061f8:	091b      	lsreq	r3, r3, #4
 80061fa:	3004      	addeq	r0, #4
 80061fc:	079a      	lsls	r2, r3, #30
 80061fe:	bf04      	itt	eq
 8006200:	089b      	lsreq	r3, r3, #2
 8006202:	3002      	addeq	r0, #2
 8006204:	07da      	lsls	r2, r3, #31
 8006206:	d402      	bmi.n	800620e <__lo0bits+0x4e>
 8006208:	085b      	lsrs	r3, r3, #1
 800620a:	d006      	beq.n	800621a <__lo0bits+0x5a>
 800620c:	3001      	adds	r0, #1
 800620e:	600b      	str	r3, [r1, #0]
 8006210:	4770      	bx	lr
 8006212:	4610      	mov	r0, r2
 8006214:	e7e9      	b.n	80061ea <__lo0bits+0x2a>
 8006216:	2000      	movs	r0, #0
 8006218:	4770      	bx	lr
 800621a:	2020      	movs	r0, #32
 800621c:	4770      	bx	lr

0800621e <__i2b>:
 800621e:	b510      	push	{r4, lr}
 8006220:	460c      	mov	r4, r1
 8006222:	2101      	movs	r1, #1
 8006224:	f7ff ff27 	bl	8006076 <_Balloc>
 8006228:	2201      	movs	r2, #1
 800622a:	6144      	str	r4, [r0, #20]
 800622c:	6102      	str	r2, [r0, #16]
 800622e:	bd10      	pop	{r4, pc}

08006230 <__multiply>:
 8006230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006234:	4614      	mov	r4, r2
 8006236:	690a      	ldr	r2, [r1, #16]
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	429a      	cmp	r2, r3
 800623c:	bfb8      	it	lt
 800623e:	460b      	movlt	r3, r1
 8006240:	4688      	mov	r8, r1
 8006242:	bfbc      	itt	lt
 8006244:	46a0      	movlt	r8, r4
 8006246:	461c      	movlt	r4, r3
 8006248:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800624c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006250:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006254:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006258:	eb07 0609 	add.w	r6, r7, r9
 800625c:	42b3      	cmp	r3, r6
 800625e:	bfb8      	it	lt
 8006260:	3101      	addlt	r1, #1
 8006262:	f7ff ff08 	bl	8006076 <_Balloc>
 8006266:	f100 0514 	add.w	r5, r0, #20
 800626a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800626e:	462b      	mov	r3, r5
 8006270:	2200      	movs	r2, #0
 8006272:	4573      	cmp	r3, lr
 8006274:	d316      	bcc.n	80062a4 <__multiply+0x74>
 8006276:	f104 0214 	add.w	r2, r4, #20
 800627a:	f108 0114 	add.w	r1, r8, #20
 800627e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006282:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006286:	9300      	str	r3, [sp, #0]
 8006288:	9b00      	ldr	r3, [sp, #0]
 800628a:	9201      	str	r2, [sp, #4]
 800628c:	4293      	cmp	r3, r2
 800628e:	d80c      	bhi.n	80062aa <__multiply+0x7a>
 8006290:	2e00      	cmp	r6, #0
 8006292:	dd03      	ble.n	800629c <__multiply+0x6c>
 8006294:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006298:	2b00      	cmp	r3, #0
 800629a:	d05d      	beq.n	8006358 <__multiply+0x128>
 800629c:	6106      	str	r6, [r0, #16]
 800629e:	b003      	add	sp, #12
 80062a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a4:	f843 2b04 	str.w	r2, [r3], #4
 80062a8:	e7e3      	b.n	8006272 <__multiply+0x42>
 80062aa:	f8b2 b000 	ldrh.w	fp, [r2]
 80062ae:	f1bb 0f00 	cmp.w	fp, #0
 80062b2:	d023      	beq.n	80062fc <__multiply+0xcc>
 80062b4:	4689      	mov	r9, r1
 80062b6:	46ac      	mov	ip, r5
 80062b8:	f04f 0800 	mov.w	r8, #0
 80062bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80062c0:	f8dc a000 	ldr.w	sl, [ip]
 80062c4:	b2a3      	uxth	r3, r4
 80062c6:	fa1f fa8a 	uxth.w	sl, sl
 80062ca:	fb0b a303 	mla	r3, fp, r3, sl
 80062ce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80062d2:	f8dc 4000 	ldr.w	r4, [ip]
 80062d6:	4443      	add	r3, r8
 80062d8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80062dc:	fb0b 840a 	mla	r4, fp, sl, r8
 80062e0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80062e4:	46e2      	mov	sl, ip
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80062ec:	454f      	cmp	r7, r9
 80062ee:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80062f2:	f84a 3b04 	str.w	r3, [sl], #4
 80062f6:	d82b      	bhi.n	8006350 <__multiply+0x120>
 80062f8:	f8cc 8004 	str.w	r8, [ip, #4]
 80062fc:	9b01      	ldr	r3, [sp, #4]
 80062fe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006302:	3204      	adds	r2, #4
 8006304:	f1ba 0f00 	cmp.w	sl, #0
 8006308:	d020      	beq.n	800634c <__multiply+0x11c>
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	4689      	mov	r9, r1
 800630e:	46a8      	mov	r8, r5
 8006310:	f04f 0b00 	mov.w	fp, #0
 8006314:	f8b9 c000 	ldrh.w	ip, [r9]
 8006318:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800631c:	fb0a 440c 	mla	r4, sl, ip, r4
 8006320:	445c      	add	r4, fp
 8006322:	46c4      	mov	ip, r8
 8006324:	b29b      	uxth	r3, r3
 8006326:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800632a:	f84c 3b04 	str.w	r3, [ip], #4
 800632e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006332:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006336:	0c1b      	lsrs	r3, r3, #16
 8006338:	fb0a b303 	mla	r3, sl, r3, fp
 800633c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006340:	454f      	cmp	r7, r9
 8006342:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006346:	d805      	bhi.n	8006354 <__multiply+0x124>
 8006348:	f8c8 3004 	str.w	r3, [r8, #4]
 800634c:	3504      	adds	r5, #4
 800634e:	e79b      	b.n	8006288 <__multiply+0x58>
 8006350:	46d4      	mov	ip, sl
 8006352:	e7b3      	b.n	80062bc <__multiply+0x8c>
 8006354:	46e0      	mov	r8, ip
 8006356:	e7dd      	b.n	8006314 <__multiply+0xe4>
 8006358:	3e01      	subs	r6, #1
 800635a:	e799      	b.n	8006290 <__multiply+0x60>

0800635c <__pow5mult>:
 800635c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006360:	4615      	mov	r5, r2
 8006362:	f012 0203 	ands.w	r2, r2, #3
 8006366:	4606      	mov	r6, r0
 8006368:	460f      	mov	r7, r1
 800636a:	d007      	beq.n	800637c <__pow5mult+0x20>
 800636c:	3a01      	subs	r2, #1
 800636e:	4c21      	ldr	r4, [pc, #132]	; (80063f4 <__pow5mult+0x98>)
 8006370:	2300      	movs	r3, #0
 8006372:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006376:	f7ff fec9 	bl	800610c <__multadd>
 800637a:	4607      	mov	r7, r0
 800637c:	10ad      	asrs	r5, r5, #2
 800637e:	d035      	beq.n	80063ec <__pow5mult+0x90>
 8006380:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006382:	b93c      	cbnz	r4, 8006394 <__pow5mult+0x38>
 8006384:	2010      	movs	r0, #16
 8006386:	f7ff fe63 	bl	8006050 <malloc>
 800638a:	6270      	str	r0, [r6, #36]	; 0x24
 800638c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006390:	6004      	str	r4, [r0, #0]
 8006392:	60c4      	str	r4, [r0, #12]
 8006394:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006398:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800639c:	b94c      	cbnz	r4, 80063b2 <__pow5mult+0x56>
 800639e:	f240 2171 	movw	r1, #625	; 0x271
 80063a2:	4630      	mov	r0, r6
 80063a4:	f7ff ff3b 	bl	800621e <__i2b>
 80063a8:	2300      	movs	r3, #0
 80063aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80063ae:	4604      	mov	r4, r0
 80063b0:	6003      	str	r3, [r0, #0]
 80063b2:	f04f 0800 	mov.w	r8, #0
 80063b6:	07eb      	lsls	r3, r5, #31
 80063b8:	d50a      	bpl.n	80063d0 <__pow5mult+0x74>
 80063ba:	4639      	mov	r1, r7
 80063bc:	4622      	mov	r2, r4
 80063be:	4630      	mov	r0, r6
 80063c0:	f7ff ff36 	bl	8006230 <__multiply>
 80063c4:	4639      	mov	r1, r7
 80063c6:	4681      	mov	r9, r0
 80063c8:	4630      	mov	r0, r6
 80063ca:	f7ff fe88 	bl	80060de <_Bfree>
 80063ce:	464f      	mov	r7, r9
 80063d0:	106d      	asrs	r5, r5, #1
 80063d2:	d00b      	beq.n	80063ec <__pow5mult+0x90>
 80063d4:	6820      	ldr	r0, [r4, #0]
 80063d6:	b938      	cbnz	r0, 80063e8 <__pow5mult+0x8c>
 80063d8:	4622      	mov	r2, r4
 80063da:	4621      	mov	r1, r4
 80063dc:	4630      	mov	r0, r6
 80063de:	f7ff ff27 	bl	8006230 <__multiply>
 80063e2:	6020      	str	r0, [r4, #0]
 80063e4:	f8c0 8000 	str.w	r8, [r0]
 80063e8:	4604      	mov	r4, r0
 80063ea:	e7e4      	b.n	80063b6 <__pow5mult+0x5a>
 80063ec:	4638      	mov	r0, r7
 80063ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063f2:	bf00      	nop
 80063f4:	080071a0 	.word	0x080071a0

080063f8 <__lshift>:
 80063f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063fc:	460c      	mov	r4, r1
 80063fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006402:	6923      	ldr	r3, [r4, #16]
 8006404:	6849      	ldr	r1, [r1, #4]
 8006406:	eb0a 0903 	add.w	r9, sl, r3
 800640a:	68a3      	ldr	r3, [r4, #8]
 800640c:	4607      	mov	r7, r0
 800640e:	4616      	mov	r6, r2
 8006410:	f109 0501 	add.w	r5, r9, #1
 8006414:	42ab      	cmp	r3, r5
 8006416:	db32      	blt.n	800647e <__lshift+0x86>
 8006418:	4638      	mov	r0, r7
 800641a:	f7ff fe2c 	bl	8006076 <_Balloc>
 800641e:	2300      	movs	r3, #0
 8006420:	4680      	mov	r8, r0
 8006422:	f100 0114 	add.w	r1, r0, #20
 8006426:	461a      	mov	r2, r3
 8006428:	4553      	cmp	r3, sl
 800642a:	db2b      	blt.n	8006484 <__lshift+0x8c>
 800642c:	6920      	ldr	r0, [r4, #16]
 800642e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006432:	f104 0314 	add.w	r3, r4, #20
 8006436:	f016 021f 	ands.w	r2, r6, #31
 800643a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800643e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006442:	d025      	beq.n	8006490 <__lshift+0x98>
 8006444:	f1c2 0e20 	rsb	lr, r2, #32
 8006448:	2000      	movs	r0, #0
 800644a:	681e      	ldr	r6, [r3, #0]
 800644c:	468a      	mov	sl, r1
 800644e:	4096      	lsls	r6, r2
 8006450:	4330      	orrs	r0, r6
 8006452:	f84a 0b04 	str.w	r0, [sl], #4
 8006456:	f853 0b04 	ldr.w	r0, [r3], #4
 800645a:	459c      	cmp	ip, r3
 800645c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006460:	d814      	bhi.n	800648c <__lshift+0x94>
 8006462:	6048      	str	r0, [r1, #4]
 8006464:	b108      	cbz	r0, 800646a <__lshift+0x72>
 8006466:	f109 0502 	add.w	r5, r9, #2
 800646a:	3d01      	subs	r5, #1
 800646c:	4638      	mov	r0, r7
 800646e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006472:	4621      	mov	r1, r4
 8006474:	f7ff fe33 	bl	80060de <_Bfree>
 8006478:	4640      	mov	r0, r8
 800647a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647e:	3101      	adds	r1, #1
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	e7c7      	b.n	8006414 <__lshift+0x1c>
 8006484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006488:	3301      	adds	r3, #1
 800648a:	e7cd      	b.n	8006428 <__lshift+0x30>
 800648c:	4651      	mov	r1, sl
 800648e:	e7dc      	b.n	800644a <__lshift+0x52>
 8006490:	3904      	subs	r1, #4
 8006492:	f853 2b04 	ldr.w	r2, [r3], #4
 8006496:	f841 2f04 	str.w	r2, [r1, #4]!
 800649a:	459c      	cmp	ip, r3
 800649c:	d8f9      	bhi.n	8006492 <__lshift+0x9a>
 800649e:	e7e4      	b.n	800646a <__lshift+0x72>

080064a0 <__mcmp>:
 80064a0:	6903      	ldr	r3, [r0, #16]
 80064a2:	690a      	ldr	r2, [r1, #16]
 80064a4:	1a9b      	subs	r3, r3, r2
 80064a6:	b530      	push	{r4, r5, lr}
 80064a8:	d10c      	bne.n	80064c4 <__mcmp+0x24>
 80064aa:	0092      	lsls	r2, r2, #2
 80064ac:	3014      	adds	r0, #20
 80064ae:	3114      	adds	r1, #20
 80064b0:	1884      	adds	r4, r0, r2
 80064b2:	4411      	add	r1, r2
 80064b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80064b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80064bc:	4295      	cmp	r5, r2
 80064be:	d003      	beq.n	80064c8 <__mcmp+0x28>
 80064c0:	d305      	bcc.n	80064ce <__mcmp+0x2e>
 80064c2:	2301      	movs	r3, #1
 80064c4:	4618      	mov	r0, r3
 80064c6:	bd30      	pop	{r4, r5, pc}
 80064c8:	42a0      	cmp	r0, r4
 80064ca:	d3f3      	bcc.n	80064b4 <__mcmp+0x14>
 80064cc:	e7fa      	b.n	80064c4 <__mcmp+0x24>
 80064ce:	f04f 33ff 	mov.w	r3, #4294967295
 80064d2:	e7f7      	b.n	80064c4 <__mcmp+0x24>

080064d4 <__mdiff>:
 80064d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d8:	460d      	mov	r5, r1
 80064da:	4607      	mov	r7, r0
 80064dc:	4611      	mov	r1, r2
 80064de:	4628      	mov	r0, r5
 80064e0:	4614      	mov	r4, r2
 80064e2:	f7ff ffdd 	bl	80064a0 <__mcmp>
 80064e6:	1e06      	subs	r6, r0, #0
 80064e8:	d108      	bne.n	80064fc <__mdiff+0x28>
 80064ea:	4631      	mov	r1, r6
 80064ec:	4638      	mov	r0, r7
 80064ee:	f7ff fdc2 	bl	8006076 <_Balloc>
 80064f2:	2301      	movs	r3, #1
 80064f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80064f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064fc:	bfa4      	itt	ge
 80064fe:	4623      	movge	r3, r4
 8006500:	462c      	movge	r4, r5
 8006502:	4638      	mov	r0, r7
 8006504:	6861      	ldr	r1, [r4, #4]
 8006506:	bfa6      	itte	ge
 8006508:	461d      	movge	r5, r3
 800650a:	2600      	movge	r6, #0
 800650c:	2601      	movlt	r6, #1
 800650e:	f7ff fdb2 	bl	8006076 <_Balloc>
 8006512:	692b      	ldr	r3, [r5, #16]
 8006514:	60c6      	str	r6, [r0, #12]
 8006516:	6926      	ldr	r6, [r4, #16]
 8006518:	f105 0914 	add.w	r9, r5, #20
 800651c:	f104 0214 	add.w	r2, r4, #20
 8006520:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006524:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006528:	f100 0514 	add.w	r5, r0, #20
 800652c:	f04f 0e00 	mov.w	lr, #0
 8006530:	f852 ab04 	ldr.w	sl, [r2], #4
 8006534:	f859 4b04 	ldr.w	r4, [r9], #4
 8006538:	fa1e f18a 	uxtah	r1, lr, sl
 800653c:	b2a3      	uxth	r3, r4
 800653e:	1ac9      	subs	r1, r1, r3
 8006540:	0c23      	lsrs	r3, r4, #16
 8006542:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006546:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800654a:	b289      	uxth	r1, r1
 800654c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006550:	45c8      	cmp	r8, r9
 8006552:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006556:	4694      	mov	ip, r2
 8006558:	f845 3b04 	str.w	r3, [r5], #4
 800655c:	d8e8      	bhi.n	8006530 <__mdiff+0x5c>
 800655e:	45bc      	cmp	ip, r7
 8006560:	d304      	bcc.n	800656c <__mdiff+0x98>
 8006562:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006566:	b183      	cbz	r3, 800658a <__mdiff+0xb6>
 8006568:	6106      	str	r6, [r0, #16]
 800656a:	e7c5      	b.n	80064f8 <__mdiff+0x24>
 800656c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006570:	fa1e f381 	uxtah	r3, lr, r1
 8006574:	141a      	asrs	r2, r3, #16
 8006576:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800657a:	b29b      	uxth	r3, r3
 800657c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006580:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006584:	f845 3b04 	str.w	r3, [r5], #4
 8006588:	e7e9      	b.n	800655e <__mdiff+0x8a>
 800658a:	3e01      	subs	r6, #1
 800658c:	e7e9      	b.n	8006562 <__mdiff+0x8e>

0800658e <__d2b>:
 800658e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006592:	460e      	mov	r6, r1
 8006594:	2101      	movs	r1, #1
 8006596:	ec59 8b10 	vmov	r8, r9, d0
 800659a:	4615      	mov	r5, r2
 800659c:	f7ff fd6b 	bl	8006076 <_Balloc>
 80065a0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80065a4:	4607      	mov	r7, r0
 80065a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065aa:	bb34      	cbnz	r4, 80065fa <__d2b+0x6c>
 80065ac:	9301      	str	r3, [sp, #4]
 80065ae:	f1b8 0300 	subs.w	r3, r8, #0
 80065b2:	d027      	beq.n	8006604 <__d2b+0x76>
 80065b4:	a802      	add	r0, sp, #8
 80065b6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80065ba:	f7ff fe01 	bl	80061c0 <__lo0bits>
 80065be:	9900      	ldr	r1, [sp, #0]
 80065c0:	b1f0      	cbz	r0, 8006600 <__d2b+0x72>
 80065c2:	9a01      	ldr	r2, [sp, #4]
 80065c4:	f1c0 0320 	rsb	r3, r0, #32
 80065c8:	fa02 f303 	lsl.w	r3, r2, r3
 80065cc:	430b      	orrs	r3, r1
 80065ce:	40c2      	lsrs	r2, r0
 80065d0:	617b      	str	r3, [r7, #20]
 80065d2:	9201      	str	r2, [sp, #4]
 80065d4:	9b01      	ldr	r3, [sp, #4]
 80065d6:	61bb      	str	r3, [r7, #24]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	bf14      	ite	ne
 80065dc:	2102      	movne	r1, #2
 80065de:	2101      	moveq	r1, #1
 80065e0:	6139      	str	r1, [r7, #16]
 80065e2:	b1c4      	cbz	r4, 8006616 <__d2b+0x88>
 80065e4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80065e8:	4404      	add	r4, r0
 80065ea:	6034      	str	r4, [r6, #0]
 80065ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80065f0:	6028      	str	r0, [r5, #0]
 80065f2:	4638      	mov	r0, r7
 80065f4:	b003      	add	sp, #12
 80065f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065fe:	e7d5      	b.n	80065ac <__d2b+0x1e>
 8006600:	6179      	str	r1, [r7, #20]
 8006602:	e7e7      	b.n	80065d4 <__d2b+0x46>
 8006604:	a801      	add	r0, sp, #4
 8006606:	f7ff fddb 	bl	80061c0 <__lo0bits>
 800660a:	9b01      	ldr	r3, [sp, #4]
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	2101      	movs	r1, #1
 8006610:	6139      	str	r1, [r7, #16]
 8006612:	3020      	adds	r0, #32
 8006614:	e7e5      	b.n	80065e2 <__d2b+0x54>
 8006616:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800661a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800661e:	6030      	str	r0, [r6, #0]
 8006620:	6918      	ldr	r0, [r3, #16]
 8006622:	f7ff fdae 	bl	8006182 <__hi0bits>
 8006626:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800662a:	e7e1      	b.n	80065f0 <__d2b+0x62>

0800662c <_calloc_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	fb02 f401 	mul.w	r4, r2, r1
 8006632:	4621      	mov	r1, r4
 8006634:	f000 f856 	bl	80066e4 <_malloc_r>
 8006638:	4605      	mov	r5, r0
 800663a:	b118      	cbz	r0, 8006644 <_calloc_r+0x18>
 800663c:	4622      	mov	r2, r4
 800663e:	2100      	movs	r1, #0
 8006640:	f7fe f96c 	bl	800491c <memset>
 8006644:	4628      	mov	r0, r5
 8006646:	bd38      	pop	{r3, r4, r5, pc}

08006648 <_free_r>:
 8006648:	b538      	push	{r3, r4, r5, lr}
 800664a:	4605      	mov	r5, r0
 800664c:	2900      	cmp	r1, #0
 800664e:	d045      	beq.n	80066dc <_free_r+0x94>
 8006650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006654:	1f0c      	subs	r4, r1, #4
 8006656:	2b00      	cmp	r3, #0
 8006658:	bfb8      	it	lt
 800665a:	18e4      	addlt	r4, r4, r3
 800665c:	f000 fc4a 	bl	8006ef4 <__malloc_lock>
 8006660:	4a1f      	ldr	r2, [pc, #124]	; (80066e0 <_free_r+0x98>)
 8006662:	6813      	ldr	r3, [r2, #0]
 8006664:	4610      	mov	r0, r2
 8006666:	b933      	cbnz	r3, 8006676 <_free_r+0x2e>
 8006668:	6063      	str	r3, [r4, #4]
 800666a:	6014      	str	r4, [r2, #0]
 800666c:	4628      	mov	r0, r5
 800666e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006672:	f000 bc40 	b.w	8006ef6 <__malloc_unlock>
 8006676:	42a3      	cmp	r3, r4
 8006678:	d90c      	bls.n	8006694 <_free_r+0x4c>
 800667a:	6821      	ldr	r1, [r4, #0]
 800667c:	1862      	adds	r2, r4, r1
 800667e:	4293      	cmp	r3, r2
 8006680:	bf04      	itt	eq
 8006682:	681a      	ldreq	r2, [r3, #0]
 8006684:	685b      	ldreq	r3, [r3, #4]
 8006686:	6063      	str	r3, [r4, #4]
 8006688:	bf04      	itt	eq
 800668a:	1852      	addeq	r2, r2, r1
 800668c:	6022      	streq	r2, [r4, #0]
 800668e:	6004      	str	r4, [r0, #0]
 8006690:	e7ec      	b.n	800666c <_free_r+0x24>
 8006692:	4613      	mov	r3, r2
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	b10a      	cbz	r2, 800669c <_free_r+0x54>
 8006698:	42a2      	cmp	r2, r4
 800669a:	d9fa      	bls.n	8006692 <_free_r+0x4a>
 800669c:	6819      	ldr	r1, [r3, #0]
 800669e:	1858      	adds	r0, r3, r1
 80066a0:	42a0      	cmp	r0, r4
 80066a2:	d10b      	bne.n	80066bc <_free_r+0x74>
 80066a4:	6820      	ldr	r0, [r4, #0]
 80066a6:	4401      	add	r1, r0
 80066a8:	1858      	adds	r0, r3, r1
 80066aa:	4282      	cmp	r2, r0
 80066ac:	6019      	str	r1, [r3, #0]
 80066ae:	d1dd      	bne.n	800666c <_free_r+0x24>
 80066b0:	6810      	ldr	r0, [r2, #0]
 80066b2:	6852      	ldr	r2, [r2, #4]
 80066b4:	605a      	str	r2, [r3, #4]
 80066b6:	4401      	add	r1, r0
 80066b8:	6019      	str	r1, [r3, #0]
 80066ba:	e7d7      	b.n	800666c <_free_r+0x24>
 80066bc:	d902      	bls.n	80066c4 <_free_r+0x7c>
 80066be:	230c      	movs	r3, #12
 80066c0:	602b      	str	r3, [r5, #0]
 80066c2:	e7d3      	b.n	800666c <_free_r+0x24>
 80066c4:	6820      	ldr	r0, [r4, #0]
 80066c6:	1821      	adds	r1, r4, r0
 80066c8:	428a      	cmp	r2, r1
 80066ca:	bf04      	itt	eq
 80066cc:	6811      	ldreq	r1, [r2, #0]
 80066ce:	6852      	ldreq	r2, [r2, #4]
 80066d0:	6062      	str	r2, [r4, #4]
 80066d2:	bf04      	itt	eq
 80066d4:	1809      	addeq	r1, r1, r0
 80066d6:	6021      	streq	r1, [r4, #0]
 80066d8:	605c      	str	r4, [r3, #4]
 80066da:	e7c7      	b.n	800666c <_free_r+0x24>
 80066dc:	bd38      	pop	{r3, r4, r5, pc}
 80066de:	bf00      	nop
 80066e0:	200001fc 	.word	0x200001fc

080066e4 <_malloc_r>:
 80066e4:	b570      	push	{r4, r5, r6, lr}
 80066e6:	1ccd      	adds	r5, r1, #3
 80066e8:	f025 0503 	bic.w	r5, r5, #3
 80066ec:	3508      	adds	r5, #8
 80066ee:	2d0c      	cmp	r5, #12
 80066f0:	bf38      	it	cc
 80066f2:	250c      	movcc	r5, #12
 80066f4:	2d00      	cmp	r5, #0
 80066f6:	4606      	mov	r6, r0
 80066f8:	db01      	blt.n	80066fe <_malloc_r+0x1a>
 80066fa:	42a9      	cmp	r1, r5
 80066fc:	d903      	bls.n	8006706 <_malloc_r+0x22>
 80066fe:	230c      	movs	r3, #12
 8006700:	6033      	str	r3, [r6, #0]
 8006702:	2000      	movs	r0, #0
 8006704:	bd70      	pop	{r4, r5, r6, pc}
 8006706:	f000 fbf5 	bl	8006ef4 <__malloc_lock>
 800670a:	4a21      	ldr	r2, [pc, #132]	; (8006790 <_malloc_r+0xac>)
 800670c:	6814      	ldr	r4, [r2, #0]
 800670e:	4621      	mov	r1, r4
 8006710:	b991      	cbnz	r1, 8006738 <_malloc_r+0x54>
 8006712:	4c20      	ldr	r4, [pc, #128]	; (8006794 <_malloc_r+0xb0>)
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	b91b      	cbnz	r3, 8006720 <_malloc_r+0x3c>
 8006718:	4630      	mov	r0, r6
 800671a:	f000 f97d 	bl	8006a18 <_sbrk_r>
 800671e:	6020      	str	r0, [r4, #0]
 8006720:	4629      	mov	r1, r5
 8006722:	4630      	mov	r0, r6
 8006724:	f000 f978 	bl	8006a18 <_sbrk_r>
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	d124      	bne.n	8006776 <_malloc_r+0x92>
 800672c:	230c      	movs	r3, #12
 800672e:	6033      	str	r3, [r6, #0]
 8006730:	4630      	mov	r0, r6
 8006732:	f000 fbe0 	bl	8006ef6 <__malloc_unlock>
 8006736:	e7e4      	b.n	8006702 <_malloc_r+0x1e>
 8006738:	680b      	ldr	r3, [r1, #0]
 800673a:	1b5b      	subs	r3, r3, r5
 800673c:	d418      	bmi.n	8006770 <_malloc_r+0x8c>
 800673e:	2b0b      	cmp	r3, #11
 8006740:	d90f      	bls.n	8006762 <_malloc_r+0x7e>
 8006742:	600b      	str	r3, [r1, #0]
 8006744:	50cd      	str	r5, [r1, r3]
 8006746:	18cc      	adds	r4, r1, r3
 8006748:	4630      	mov	r0, r6
 800674a:	f000 fbd4 	bl	8006ef6 <__malloc_unlock>
 800674e:	f104 000b 	add.w	r0, r4, #11
 8006752:	1d23      	adds	r3, r4, #4
 8006754:	f020 0007 	bic.w	r0, r0, #7
 8006758:	1ac3      	subs	r3, r0, r3
 800675a:	d0d3      	beq.n	8006704 <_malloc_r+0x20>
 800675c:	425a      	negs	r2, r3
 800675e:	50e2      	str	r2, [r4, r3]
 8006760:	e7d0      	b.n	8006704 <_malloc_r+0x20>
 8006762:	428c      	cmp	r4, r1
 8006764:	684b      	ldr	r3, [r1, #4]
 8006766:	bf16      	itet	ne
 8006768:	6063      	strne	r3, [r4, #4]
 800676a:	6013      	streq	r3, [r2, #0]
 800676c:	460c      	movne	r4, r1
 800676e:	e7eb      	b.n	8006748 <_malloc_r+0x64>
 8006770:	460c      	mov	r4, r1
 8006772:	6849      	ldr	r1, [r1, #4]
 8006774:	e7cc      	b.n	8006710 <_malloc_r+0x2c>
 8006776:	1cc4      	adds	r4, r0, #3
 8006778:	f024 0403 	bic.w	r4, r4, #3
 800677c:	42a0      	cmp	r0, r4
 800677e:	d005      	beq.n	800678c <_malloc_r+0xa8>
 8006780:	1a21      	subs	r1, r4, r0
 8006782:	4630      	mov	r0, r6
 8006784:	f000 f948 	bl	8006a18 <_sbrk_r>
 8006788:	3001      	adds	r0, #1
 800678a:	d0cf      	beq.n	800672c <_malloc_r+0x48>
 800678c:	6025      	str	r5, [r4, #0]
 800678e:	e7db      	b.n	8006748 <_malloc_r+0x64>
 8006790:	200001fc 	.word	0x200001fc
 8006794:	20000200 	.word	0x20000200

08006798 <__sfputc_r>:
 8006798:	6893      	ldr	r3, [r2, #8]
 800679a:	3b01      	subs	r3, #1
 800679c:	2b00      	cmp	r3, #0
 800679e:	b410      	push	{r4}
 80067a0:	6093      	str	r3, [r2, #8]
 80067a2:	da08      	bge.n	80067b6 <__sfputc_r+0x1e>
 80067a4:	6994      	ldr	r4, [r2, #24]
 80067a6:	42a3      	cmp	r3, r4
 80067a8:	db01      	blt.n	80067ae <__sfputc_r+0x16>
 80067aa:	290a      	cmp	r1, #10
 80067ac:	d103      	bne.n	80067b6 <__sfputc_r+0x1e>
 80067ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067b2:	f000 b985 	b.w	8006ac0 <__swbuf_r>
 80067b6:	6813      	ldr	r3, [r2, #0]
 80067b8:	1c58      	adds	r0, r3, #1
 80067ba:	6010      	str	r0, [r2, #0]
 80067bc:	7019      	strb	r1, [r3, #0]
 80067be:	4608      	mov	r0, r1
 80067c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067c4:	4770      	bx	lr

080067c6 <__sfputs_r>:
 80067c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c8:	4606      	mov	r6, r0
 80067ca:	460f      	mov	r7, r1
 80067cc:	4614      	mov	r4, r2
 80067ce:	18d5      	adds	r5, r2, r3
 80067d0:	42ac      	cmp	r4, r5
 80067d2:	d101      	bne.n	80067d8 <__sfputs_r+0x12>
 80067d4:	2000      	movs	r0, #0
 80067d6:	e007      	b.n	80067e8 <__sfputs_r+0x22>
 80067d8:	463a      	mov	r2, r7
 80067da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067de:	4630      	mov	r0, r6
 80067e0:	f7ff ffda 	bl	8006798 <__sfputc_r>
 80067e4:	1c43      	adds	r3, r0, #1
 80067e6:	d1f3      	bne.n	80067d0 <__sfputs_r+0xa>
 80067e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080067ec <_vfiprintf_r>:
 80067ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f0:	460c      	mov	r4, r1
 80067f2:	b09d      	sub	sp, #116	; 0x74
 80067f4:	4617      	mov	r7, r2
 80067f6:	461d      	mov	r5, r3
 80067f8:	4606      	mov	r6, r0
 80067fa:	b118      	cbz	r0, 8006804 <_vfiprintf_r+0x18>
 80067fc:	6983      	ldr	r3, [r0, #24]
 80067fe:	b90b      	cbnz	r3, 8006804 <_vfiprintf_r+0x18>
 8006800:	f7ff fb8e 	bl	8005f20 <__sinit>
 8006804:	4b7c      	ldr	r3, [pc, #496]	; (80069f8 <_vfiprintf_r+0x20c>)
 8006806:	429c      	cmp	r4, r3
 8006808:	d158      	bne.n	80068bc <_vfiprintf_r+0xd0>
 800680a:	6874      	ldr	r4, [r6, #4]
 800680c:	89a3      	ldrh	r3, [r4, #12]
 800680e:	0718      	lsls	r0, r3, #28
 8006810:	d55e      	bpl.n	80068d0 <_vfiprintf_r+0xe4>
 8006812:	6923      	ldr	r3, [r4, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d05b      	beq.n	80068d0 <_vfiprintf_r+0xe4>
 8006818:	2300      	movs	r3, #0
 800681a:	9309      	str	r3, [sp, #36]	; 0x24
 800681c:	2320      	movs	r3, #32
 800681e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006822:	2330      	movs	r3, #48	; 0x30
 8006824:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006828:	9503      	str	r5, [sp, #12]
 800682a:	f04f 0b01 	mov.w	fp, #1
 800682e:	46b8      	mov	r8, r7
 8006830:	4645      	mov	r5, r8
 8006832:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006836:	b10b      	cbz	r3, 800683c <_vfiprintf_r+0x50>
 8006838:	2b25      	cmp	r3, #37	; 0x25
 800683a:	d154      	bne.n	80068e6 <_vfiprintf_r+0xfa>
 800683c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006840:	d00b      	beq.n	800685a <_vfiprintf_r+0x6e>
 8006842:	4653      	mov	r3, sl
 8006844:	463a      	mov	r2, r7
 8006846:	4621      	mov	r1, r4
 8006848:	4630      	mov	r0, r6
 800684a:	f7ff ffbc 	bl	80067c6 <__sfputs_r>
 800684e:	3001      	adds	r0, #1
 8006850:	f000 80c2 	beq.w	80069d8 <_vfiprintf_r+0x1ec>
 8006854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006856:	4453      	add	r3, sl
 8006858:	9309      	str	r3, [sp, #36]	; 0x24
 800685a:	f898 3000 	ldrb.w	r3, [r8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 80ba 	beq.w	80069d8 <_vfiprintf_r+0x1ec>
 8006864:	2300      	movs	r3, #0
 8006866:	f04f 32ff 	mov.w	r2, #4294967295
 800686a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800686e:	9304      	str	r3, [sp, #16]
 8006870:	9307      	str	r3, [sp, #28]
 8006872:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006876:	931a      	str	r3, [sp, #104]	; 0x68
 8006878:	46a8      	mov	r8, r5
 800687a:	2205      	movs	r2, #5
 800687c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006880:	485e      	ldr	r0, [pc, #376]	; (80069fc <_vfiprintf_r+0x210>)
 8006882:	f7f9 fcad 	bl	80001e0 <memchr>
 8006886:	9b04      	ldr	r3, [sp, #16]
 8006888:	bb78      	cbnz	r0, 80068ea <_vfiprintf_r+0xfe>
 800688a:	06d9      	lsls	r1, r3, #27
 800688c:	bf44      	itt	mi
 800688e:	2220      	movmi	r2, #32
 8006890:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006894:	071a      	lsls	r2, r3, #28
 8006896:	bf44      	itt	mi
 8006898:	222b      	movmi	r2, #43	; 0x2b
 800689a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800689e:	782a      	ldrb	r2, [r5, #0]
 80068a0:	2a2a      	cmp	r2, #42	; 0x2a
 80068a2:	d02a      	beq.n	80068fa <_vfiprintf_r+0x10e>
 80068a4:	9a07      	ldr	r2, [sp, #28]
 80068a6:	46a8      	mov	r8, r5
 80068a8:	2000      	movs	r0, #0
 80068aa:	250a      	movs	r5, #10
 80068ac:	4641      	mov	r1, r8
 80068ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068b2:	3b30      	subs	r3, #48	; 0x30
 80068b4:	2b09      	cmp	r3, #9
 80068b6:	d969      	bls.n	800698c <_vfiprintf_r+0x1a0>
 80068b8:	b360      	cbz	r0, 8006914 <_vfiprintf_r+0x128>
 80068ba:	e024      	b.n	8006906 <_vfiprintf_r+0x11a>
 80068bc:	4b50      	ldr	r3, [pc, #320]	; (8006a00 <_vfiprintf_r+0x214>)
 80068be:	429c      	cmp	r4, r3
 80068c0:	d101      	bne.n	80068c6 <_vfiprintf_r+0xda>
 80068c2:	68b4      	ldr	r4, [r6, #8]
 80068c4:	e7a2      	b.n	800680c <_vfiprintf_r+0x20>
 80068c6:	4b4f      	ldr	r3, [pc, #316]	; (8006a04 <_vfiprintf_r+0x218>)
 80068c8:	429c      	cmp	r4, r3
 80068ca:	bf08      	it	eq
 80068cc:	68f4      	ldreq	r4, [r6, #12]
 80068ce:	e79d      	b.n	800680c <_vfiprintf_r+0x20>
 80068d0:	4621      	mov	r1, r4
 80068d2:	4630      	mov	r0, r6
 80068d4:	f000 f958 	bl	8006b88 <__swsetup_r>
 80068d8:	2800      	cmp	r0, #0
 80068da:	d09d      	beq.n	8006818 <_vfiprintf_r+0x2c>
 80068dc:	f04f 30ff 	mov.w	r0, #4294967295
 80068e0:	b01d      	add	sp, #116	; 0x74
 80068e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e6:	46a8      	mov	r8, r5
 80068e8:	e7a2      	b.n	8006830 <_vfiprintf_r+0x44>
 80068ea:	4a44      	ldr	r2, [pc, #272]	; (80069fc <_vfiprintf_r+0x210>)
 80068ec:	1a80      	subs	r0, r0, r2
 80068ee:	fa0b f000 	lsl.w	r0, fp, r0
 80068f2:	4318      	orrs	r0, r3
 80068f4:	9004      	str	r0, [sp, #16]
 80068f6:	4645      	mov	r5, r8
 80068f8:	e7be      	b.n	8006878 <_vfiprintf_r+0x8c>
 80068fa:	9a03      	ldr	r2, [sp, #12]
 80068fc:	1d11      	adds	r1, r2, #4
 80068fe:	6812      	ldr	r2, [r2, #0]
 8006900:	9103      	str	r1, [sp, #12]
 8006902:	2a00      	cmp	r2, #0
 8006904:	db01      	blt.n	800690a <_vfiprintf_r+0x11e>
 8006906:	9207      	str	r2, [sp, #28]
 8006908:	e004      	b.n	8006914 <_vfiprintf_r+0x128>
 800690a:	4252      	negs	r2, r2
 800690c:	f043 0302 	orr.w	r3, r3, #2
 8006910:	9207      	str	r2, [sp, #28]
 8006912:	9304      	str	r3, [sp, #16]
 8006914:	f898 3000 	ldrb.w	r3, [r8]
 8006918:	2b2e      	cmp	r3, #46	; 0x2e
 800691a:	d10e      	bne.n	800693a <_vfiprintf_r+0x14e>
 800691c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006920:	2b2a      	cmp	r3, #42	; 0x2a
 8006922:	d138      	bne.n	8006996 <_vfiprintf_r+0x1aa>
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	1d1a      	adds	r2, r3, #4
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	9203      	str	r2, [sp, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	bfb8      	it	lt
 8006930:	f04f 33ff 	movlt.w	r3, #4294967295
 8006934:	f108 0802 	add.w	r8, r8, #2
 8006938:	9305      	str	r3, [sp, #20]
 800693a:	4d33      	ldr	r5, [pc, #204]	; (8006a08 <_vfiprintf_r+0x21c>)
 800693c:	f898 1000 	ldrb.w	r1, [r8]
 8006940:	2203      	movs	r2, #3
 8006942:	4628      	mov	r0, r5
 8006944:	f7f9 fc4c 	bl	80001e0 <memchr>
 8006948:	b140      	cbz	r0, 800695c <_vfiprintf_r+0x170>
 800694a:	2340      	movs	r3, #64	; 0x40
 800694c:	1b40      	subs	r0, r0, r5
 800694e:	fa03 f000 	lsl.w	r0, r3, r0
 8006952:	9b04      	ldr	r3, [sp, #16]
 8006954:	4303      	orrs	r3, r0
 8006956:	f108 0801 	add.w	r8, r8, #1
 800695a:	9304      	str	r3, [sp, #16]
 800695c:	f898 1000 	ldrb.w	r1, [r8]
 8006960:	482a      	ldr	r0, [pc, #168]	; (8006a0c <_vfiprintf_r+0x220>)
 8006962:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006966:	2206      	movs	r2, #6
 8006968:	f108 0701 	add.w	r7, r8, #1
 800696c:	f7f9 fc38 	bl	80001e0 <memchr>
 8006970:	2800      	cmp	r0, #0
 8006972:	d037      	beq.n	80069e4 <_vfiprintf_r+0x1f8>
 8006974:	4b26      	ldr	r3, [pc, #152]	; (8006a10 <_vfiprintf_r+0x224>)
 8006976:	bb1b      	cbnz	r3, 80069c0 <_vfiprintf_r+0x1d4>
 8006978:	9b03      	ldr	r3, [sp, #12]
 800697a:	3307      	adds	r3, #7
 800697c:	f023 0307 	bic.w	r3, r3, #7
 8006980:	3308      	adds	r3, #8
 8006982:	9303      	str	r3, [sp, #12]
 8006984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006986:	444b      	add	r3, r9
 8006988:	9309      	str	r3, [sp, #36]	; 0x24
 800698a:	e750      	b.n	800682e <_vfiprintf_r+0x42>
 800698c:	fb05 3202 	mla	r2, r5, r2, r3
 8006990:	2001      	movs	r0, #1
 8006992:	4688      	mov	r8, r1
 8006994:	e78a      	b.n	80068ac <_vfiprintf_r+0xc0>
 8006996:	2300      	movs	r3, #0
 8006998:	f108 0801 	add.w	r8, r8, #1
 800699c:	9305      	str	r3, [sp, #20]
 800699e:	4619      	mov	r1, r3
 80069a0:	250a      	movs	r5, #10
 80069a2:	4640      	mov	r0, r8
 80069a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069a8:	3a30      	subs	r2, #48	; 0x30
 80069aa:	2a09      	cmp	r2, #9
 80069ac:	d903      	bls.n	80069b6 <_vfiprintf_r+0x1ca>
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d0c3      	beq.n	800693a <_vfiprintf_r+0x14e>
 80069b2:	9105      	str	r1, [sp, #20]
 80069b4:	e7c1      	b.n	800693a <_vfiprintf_r+0x14e>
 80069b6:	fb05 2101 	mla	r1, r5, r1, r2
 80069ba:	2301      	movs	r3, #1
 80069bc:	4680      	mov	r8, r0
 80069be:	e7f0      	b.n	80069a2 <_vfiprintf_r+0x1b6>
 80069c0:	ab03      	add	r3, sp, #12
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	4622      	mov	r2, r4
 80069c6:	4b13      	ldr	r3, [pc, #76]	; (8006a14 <_vfiprintf_r+0x228>)
 80069c8:	a904      	add	r1, sp, #16
 80069ca:	4630      	mov	r0, r6
 80069cc:	f7fe f842 	bl	8004a54 <_printf_float>
 80069d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80069d4:	4681      	mov	r9, r0
 80069d6:	d1d5      	bne.n	8006984 <_vfiprintf_r+0x198>
 80069d8:	89a3      	ldrh	r3, [r4, #12]
 80069da:	065b      	lsls	r3, r3, #25
 80069dc:	f53f af7e 	bmi.w	80068dc <_vfiprintf_r+0xf0>
 80069e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069e2:	e77d      	b.n	80068e0 <_vfiprintf_r+0xf4>
 80069e4:	ab03      	add	r3, sp, #12
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	4622      	mov	r2, r4
 80069ea:	4b0a      	ldr	r3, [pc, #40]	; (8006a14 <_vfiprintf_r+0x228>)
 80069ec:	a904      	add	r1, sp, #16
 80069ee:	4630      	mov	r0, r6
 80069f0:	f7fe fae6 	bl	8004fc0 <_printf_i>
 80069f4:	e7ec      	b.n	80069d0 <_vfiprintf_r+0x1e4>
 80069f6:	bf00      	nop
 80069f8:	0800706c 	.word	0x0800706c
 80069fc:	080071ac 	.word	0x080071ac
 8006a00:	0800708c 	.word	0x0800708c
 8006a04:	0800704c 	.word	0x0800704c
 8006a08:	080071b2 	.word	0x080071b2
 8006a0c:	080071b6 	.word	0x080071b6
 8006a10:	08004a55 	.word	0x08004a55
 8006a14:	080067c7 	.word	0x080067c7

08006a18 <_sbrk_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4c06      	ldr	r4, [pc, #24]	; (8006a34 <_sbrk_r+0x1c>)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4605      	mov	r5, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	6023      	str	r3, [r4, #0]
 8006a24:	f7fa fc54 	bl	80012d0 <_sbrk>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_sbrk_r+0x1a>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_sbrk_r+0x1a>
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	200002dc 	.word	0x200002dc

08006a38 <__sread>:
 8006a38:	b510      	push	{r4, lr}
 8006a3a:	460c      	mov	r4, r1
 8006a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a40:	f000 fa5a 	bl	8006ef8 <_read_r>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	bfab      	itete	ge
 8006a48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a4c:	181b      	addge	r3, r3, r0
 8006a4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a52:	bfac      	ite	ge
 8006a54:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a56:	81a3      	strhlt	r3, [r4, #12]
 8006a58:	bd10      	pop	{r4, pc}

08006a5a <__swrite>:
 8006a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5e:	461f      	mov	r7, r3
 8006a60:	898b      	ldrh	r3, [r1, #12]
 8006a62:	05db      	lsls	r3, r3, #23
 8006a64:	4605      	mov	r5, r0
 8006a66:	460c      	mov	r4, r1
 8006a68:	4616      	mov	r6, r2
 8006a6a:	d505      	bpl.n	8006a78 <__swrite+0x1e>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a74:	f000 f9b6 	bl	8006de4 <_lseek_r>
 8006a78:	89a3      	ldrh	r3, [r4, #12]
 8006a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a82:	81a3      	strh	r3, [r4, #12]
 8006a84:	4632      	mov	r2, r6
 8006a86:	463b      	mov	r3, r7
 8006a88:	4628      	mov	r0, r5
 8006a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8e:	f000 b869 	b.w	8006b64 <_write_r>

08006a92 <__sseek>:
 8006a92:	b510      	push	{r4, lr}
 8006a94:	460c      	mov	r4, r1
 8006a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a9a:	f000 f9a3 	bl	8006de4 <_lseek_r>
 8006a9e:	1c43      	adds	r3, r0, #1
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	bf15      	itete	ne
 8006aa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006aa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006aaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006aae:	81a3      	strheq	r3, [r4, #12]
 8006ab0:	bf18      	it	ne
 8006ab2:	81a3      	strhne	r3, [r4, #12]
 8006ab4:	bd10      	pop	{r4, pc}

08006ab6 <__sclose>:
 8006ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aba:	f000 b8d3 	b.w	8006c64 <_close_r>
	...

08006ac0 <__swbuf_r>:
 8006ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac2:	460e      	mov	r6, r1
 8006ac4:	4614      	mov	r4, r2
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	b118      	cbz	r0, 8006ad2 <__swbuf_r+0x12>
 8006aca:	6983      	ldr	r3, [r0, #24]
 8006acc:	b90b      	cbnz	r3, 8006ad2 <__swbuf_r+0x12>
 8006ace:	f7ff fa27 	bl	8005f20 <__sinit>
 8006ad2:	4b21      	ldr	r3, [pc, #132]	; (8006b58 <__swbuf_r+0x98>)
 8006ad4:	429c      	cmp	r4, r3
 8006ad6:	d12a      	bne.n	8006b2e <__swbuf_r+0x6e>
 8006ad8:	686c      	ldr	r4, [r5, #4]
 8006ada:	69a3      	ldr	r3, [r4, #24]
 8006adc:	60a3      	str	r3, [r4, #8]
 8006ade:	89a3      	ldrh	r3, [r4, #12]
 8006ae0:	071a      	lsls	r2, r3, #28
 8006ae2:	d52e      	bpl.n	8006b42 <__swbuf_r+0x82>
 8006ae4:	6923      	ldr	r3, [r4, #16]
 8006ae6:	b363      	cbz	r3, 8006b42 <__swbuf_r+0x82>
 8006ae8:	6923      	ldr	r3, [r4, #16]
 8006aea:	6820      	ldr	r0, [r4, #0]
 8006aec:	1ac0      	subs	r0, r0, r3
 8006aee:	6963      	ldr	r3, [r4, #20]
 8006af0:	b2f6      	uxtb	r6, r6
 8006af2:	4283      	cmp	r3, r0
 8006af4:	4637      	mov	r7, r6
 8006af6:	dc04      	bgt.n	8006b02 <__swbuf_r+0x42>
 8006af8:	4621      	mov	r1, r4
 8006afa:	4628      	mov	r0, r5
 8006afc:	f000 f948 	bl	8006d90 <_fflush_r>
 8006b00:	bb28      	cbnz	r0, 8006b4e <__swbuf_r+0x8e>
 8006b02:	68a3      	ldr	r3, [r4, #8]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	60a3      	str	r3, [r4, #8]
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	1c5a      	adds	r2, r3, #1
 8006b0c:	6022      	str	r2, [r4, #0]
 8006b0e:	701e      	strb	r6, [r3, #0]
 8006b10:	6963      	ldr	r3, [r4, #20]
 8006b12:	3001      	adds	r0, #1
 8006b14:	4283      	cmp	r3, r0
 8006b16:	d004      	beq.n	8006b22 <__swbuf_r+0x62>
 8006b18:	89a3      	ldrh	r3, [r4, #12]
 8006b1a:	07db      	lsls	r3, r3, #31
 8006b1c:	d519      	bpl.n	8006b52 <__swbuf_r+0x92>
 8006b1e:	2e0a      	cmp	r6, #10
 8006b20:	d117      	bne.n	8006b52 <__swbuf_r+0x92>
 8006b22:	4621      	mov	r1, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	f000 f933 	bl	8006d90 <_fflush_r>
 8006b2a:	b190      	cbz	r0, 8006b52 <__swbuf_r+0x92>
 8006b2c:	e00f      	b.n	8006b4e <__swbuf_r+0x8e>
 8006b2e:	4b0b      	ldr	r3, [pc, #44]	; (8006b5c <__swbuf_r+0x9c>)
 8006b30:	429c      	cmp	r4, r3
 8006b32:	d101      	bne.n	8006b38 <__swbuf_r+0x78>
 8006b34:	68ac      	ldr	r4, [r5, #8]
 8006b36:	e7d0      	b.n	8006ada <__swbuf_r+0x1a>
 8006b38:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <__swbuf_r+0xa0>)
 8006b3a:	429c      	cmp	r4, r3
 8006b3c:	bf08      	it	eq
 8006b3e:	68ec      	ldreq	r4, [r5, #12]
 8006b40:	e7cb      	b.n	8006ada <__swbuf_r+0x1a>
 8006b42:	4621      	mov	r1, r4
 8006b44:	4628      	mov	r0, r5
 8006b46:	f000 f81f 	bl	8006b88 <__swsetup_r>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d0cc      	beq.n	8006ae8 <__swbuf_r+0x28>
 8006b4e:	f04f 37ff 	mov.w	r7, #4294967295
 8006b52:	4638      	mov	r0, r7
 8006b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b56:	bf00      	nop
 8006b58:	0800706c 	.word	0x0800706c
 8006b5c:	0800708c 	.word	0x0800708c
 8006b60:	0800704c 	.word	0x0800704c

08006b64 <_write_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4c07      	ldr	r4, [pc, #28]	; (8006b84 <_write_r+0x20>)
 8006b68:	4605      	mov	r5, r0
 8006b6a:	4608      	mov	r0, r1
 8006b6c:	4611      	mov	r1, r2
 8006b6e:	2200      	movs	r2, #0
 8006b70:	6022      	str	r2, [r4, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	f7fa fa00 	bl	8000f78 <_write>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	d102      	bne.n	8006b82 <_write_r+0x1e>
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	b103      	cbz	r3, 8006b82 <_write_r+0x1e>
 8006b80:	602b      	str	r3, [r5, #0]
 8006b82:	bd38      	pop	{r3, r4, r5, pc}
 8006b84:	200002dc 	.word	0x200002dc

08006b88 <__swsetup_r>:
 8006b88:	4b32      	ldr	r3, [pc, #200]	; (8006c54 <__swsetup_r+0xcc>)
 8006b8a:	b570      	push	{r4, r5, r6, lr}
 8006b8c:	681d      	ldr	r5, [r3, #0]
 8006b8e:	4606      	mov	r6, r0
 8006b90:	460c      	mov	r4, r1
 8006b92:	b125      	cbz	r5, 8006b9e <__swsetup_r+0x16>
 8006b94:	69ab      	ldr	r3, [r5, #24]
 8006b96:	b913      	cbnz	r3, 8006b9e <__swsetup_r+0x16>
 8006b98:	4628      	mov	r0, r5
 8006b9a:	f7ff f9c1 	bl	8005f20 <__sinit>
 8006b9e:	4b2e      	ldr	r3, [pc, #184]	; (8006c58 <__swsetup_r+0xd0>)
 8006ba0:	429c      	cmp	r4, r3
 8006ba2:	d10f      	bne.n	8006bc4 <__swsetup_r+0x3c>
 8006ba4:	686c      	ldr	r4, [r5, #4]
 8006ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	0715      	lsls	r5, r2, #28
 8006bae:	d42c      	bmi.n	8006c0a <__swsetup_r+0x82>
 8006bb0:	06d0      	lsls	r0, r2, #27
 8006bb2:	d411      	bmi.n	8006bd8 <__swsetup_r+0x50>
 8006bb4:	2209      	movs	r2, #9
 8006bb6:	6032      	str	r2, [r6, #0]
 8006bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bbc:	81a3      	strh	r3, [r4, #12]
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	e03e      	b.n	8006c42 <__swsetup_r+0xba>
 8006bc4:	4b25      	ldr	r3, [pc, #148]	; (8006c5c <__swsetup_r+0xd4>)
 8006bc6:	429c      	cmp	r4, r3
 8006bc8:	d101      	bne.n	8006bce <__swsetup_r+0x46>
 8006bca:	68ac      	ldr	r4, [r5, #8]
 8006bcc:	e7eb      	b.n	8006ba6 <__swsetup_r+0x1e>
 8006bce:	4b24      	ldr	r3, [pc, #144]	; (8006c60 <__swsetup_r+0xd8>)
 8006bd0:	429c      	cmp	r4, r3
 8006bd2:	bf08      	it	eq
 8006bd4:	68ec      	ldreq	r4, [r5, #12]
 8006bd6:	e7e6      	b.n	8006ba6 <__swsetup_r+0x1e>
 8006bd8:	0751      	lsls	r1, r2, #29
 8006bda:	d512      	bpl.n	8006c02 <__swsetup_r+0x7a>
 8006bdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bde:	b141      	cbz	r1, 8006bf2 <__swsetup_r+0x6a>
 8006be0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006be4:	4299      	cmp	r1, r3
 8006be6:	d002      	beq.n	8006bee <__swsetup_r+0x66>
 8006be8:	4630      	mov	r0, r6
 8006bea:	f7ff fd2d 	bl	8006648 <_free_r>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	6363      	str	r3, [r4, #52]	; 0x34
 8006bf2:	89a3      	ldrh	r3, [r4, #12]
 8006bf4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006bf8:	81a3      	strh	r3, [r4, #12]
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	6063      	str	r3, [r4, #4]
 8006bfe:	6923      	ldr	r3, [r4, #16]
 8006c00:	6023      	str	r3, [r4, #0]
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	f043 0308 	orr.w	r3, r3, #8
 8006c08:	81a3      	strh	r3, [r4, #12]
 8006c0a:	6923      	ldr	r3, [r4, #16]
 8006c0c:	b94b      	cbnz	r3, 8006c22 <__swsetup_r+0x9a>
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c18:	d003      	beq.n	8006c22 <__swsetup_r+0x9a>
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	4630      	mov	r0, r6
 8006c1e:	f000 f917 	bl	8006e50 <__smakebuf_r>
 8006c22:	89a2      	ldrh	r2, [r4, #12]
 8006c24:	f012 0301 	ands.w	r3, r2, #1
 8006c28:	d00c      	beq.n	8006c44 <__swsetup_r+0xbc>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60a3      	str	r3, [r4, #8]
 8006c2e:	6963      	ldr	r3, [r4, #20]
 8006c30:	425b      	negs	r3, r3
 8006c32:	61a3      	str	r3, [r4, #24]
 8006c34:	6923      	ldr	r3, [r4, #16]
 8006c36:	b953      	cbnz	r3, 8006c4e <__swsetup_r+0xc6>
 8006c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c3c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006c40:	d1ba      	bne.n	8006bb8 <__swsetup_r+0x30>
 8006c42:	bd70      	pop	{r4, r5, r6, pc}
 8006c44:	0792      	lsls	r2, r2, #30
 8006c46:	bf58      	it	pl
 8006c48:	6963      	ldrpl	r3, [r4, #20]
 8006c4a:	60a3      	str	r3, [r4, #8]
 8006c4c:	e7f2      	b.n	8006c34 <__swsetup_r+0xac>
 8006c4e:	2000      	movs	r0, #0
 8006c50:	e7f7      	b.n	8006c42 <__swsetup_r+0xba>
 8006c52:	bf00      	nop
 8006c54:	2000000c 	.word	0x2000000c
 8006c58:	0800706c 	.word	0x0800706c
 8006c5c:	0800708c 	.word	0x0800708c
 8006c60:	0800704c 	.word	0x0800704c

08006c64 <_close_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	4c06      	ldr	r4, [pc, #24]	; (8006c80 <_close_r+0x1c>)
 8006c68:	2300      	movs	r3, #0
 8006c6a:	4605      	mov	r5, r0
 8006c6c:	4608      	mov	r0, r1
 8006c6e:	6023      	str	r3, [r4, #0]
 8006c70:	f7fa faf9 	bl	8001266 <_close>
 8006c74:	1c43      	adds	r3, r0, #1
 8006c76:	d102      	bne.n	8006c7e <_close_r+0x1a>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	b103      	cbz	r3, 8006c7e <_close_r+0x1a>
 8006c7c:	602b      	str	r3, [r5, #0]
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
 8006c80:	200002dc 	.word	0x200002dc

08006c84 <__sflush_r>:
 8006c84:	898a      	ldrh	r2, [r1, #12]
 8006c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	0710      	lsls	r0, r2, #28
 8006c8e:	460c      	mov	r4, r1
 8006c90:	d458      	bmi.n	8006d44 <__sflush_r+0xc0>
 8006c92:	684b      	ldr	r3, [r1, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dc05      	bgt.n	8006ca4 <__sflush_r+0x20>
 8006c98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	dc02      	bgt.n	8006ca4 <__sflush_r+0x20>
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ca6:	2e00      	cmp	r6, #0
 8006ca8:	d0f9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006caa:	2300      	movs	r3, #0
 8006cac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006cb0:	682f      	ldr	r7, [r5, #0]
 8006cb2:	6a21      	ldr	r1, [r4, #32]
 8006cb4:	602b      	str	r3, [r5, #0]
 8006cb6:	d032      	beq.n	8006d1e <__sflush_r+0x9a>
 8006cb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cba:	89a3      	ldrh	r3, [r4, #12]
 8006cbc:	075a      	lsls	r2, r3, #29
 8006cbe:	d505      	bpl.n	8006ccc <__sflush_r+0x48>
 8006cc0:	6863      	ldr	r3, [r4, #4]
 8006cc2:	1ac0      	subs	r0, r0, r3
 8006cc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cc6:	b10b      	cbz	r3, 8006ccc <__sflush_r+0x48>
 8006cc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cca:	1ac0      	subs	r0, r0, r3
 8006ccc:	2300      	movs	r3, #0
 8006cce:	4602      	mov	r2, r0
 8006cd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cd2:	6a21      	ldr	r1, [r4, #32]
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b0      	blx	r6
 8006cd8:	1c43      	adds	r3, r0, #1
 8006cda:	89a3      	ldrh	r3, [r4, #12]
 8006cdc:	d106      	bne.n	8006cec <__sflush_r+0x68>
 8006cde:	6829      	ldr	r1, [r5, #0]
 8006ce0:	291d      	cmp	r1, #29
 8006ce2:	d848      	bhi.n	8006d76 <__sflush_r+0xf2>
 8006ce4:	4a29      	ldr	r2, [pc, #164]	; (8006d8c <__sflush_r+0x108>)
 8006ce6:	40ca      	lsrs	r2, r1
 8006ce8:	07d6      	lsls	r6, r2, #31
 8006cea:	d544      	bpl.n	8006d76 <__sflush_r+0xf2>
 8006cec:	2200      	movs	r2, #0
 8006cee:	6062      	str	r2, [r4, #4]
 8006cf0:	04d9      	lsls	r1, r3, #19
 8006cf2:	6922      	ldr	r2, [r4, #16]
 8006cf4:	6022      	str	r2, [r4, #0]
 8006cf6:	d504      	bpl.n	8006d02 <__sflush_r+0x7e>
 8006cf8:	1c42      	adds	r2, r0, #1
 8006cfa:	d101      	bne.n	8006d00 <__sflush_r+0x7c>
 8006cfc:	682b      	ldr	r3, [r5, #0]
 8006cfe:	b903      	cbnz	r3, 8006d02 <__sflush_r+0x7e>
 8006d00:	6560      	str	r0, [r4, #84]	; 0x54
 8006d02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d04:	602f      	str	r7, [r5, #0]
 8006d06:	2900      	cmp	r1, #0
 8006d08:	d0c9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006d0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d0e:	4299      	cmp	r1, r3
 8006d10:	d002      	beq.n	8006d18 <__sflush_r+0x94>
 8006d12:	4628      	mov	r0, r5
 8006d14:	f7ff fc98 	bl	8006648 <_free_r>
 8006d18:	2000      	movs	r0, #0
 8006d1a:	6360      	str	r0, [r4, #52]	; 0x34
 8006d1c:	e7c0      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b0      	blx	r6
 8006d24:	1c41      	adds	r1, r0, #1
 8006d26:	d1c8      	bne.n	8006cba <__sflush_r+0x36>
 8006d28:	682b      	ldr	r3, [r5, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d0c5      	beq.n	8006cba <__sflush_r+0x36>
 8006d2e:	2b1d      	cmp	r3, #29
 8006d30:	d001      	beq.n	8006d36 <__sflush_r+0xb2>
 8006d32:	2b16      	cmp	r3, #22
 8006d34:	d101      	bne.n	8006d3a <__sflush_r+0xb6>
 8006d36:	602f      	str	r7, [r5, #0]
 8006d38:	e7b1      	b.n	8006c9e <__sflush_r+0x1a>
 8006d3a:	89a3      	ldrh	r3, [r4, #12]
 8006d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d40:	81a3      	strh	r3, [r4, #12]
 8006d42:	e7ad      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d44:	690f      	ldr	r7, [r1, #16]
 8006d46:	2f00      	cmp	r7, #0
 8006d48:	d0a9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006d4a:	0793      	lsls	r3, r2, #30
 8006d4c:	680e      	ldr	r6, [r1, #0]
 8006d4e:	bf08      	it	eq
 8006d50:	694b      	ldreq	r3, [r1, #20]
 8006d52:	600f      	str	r7, [r1, #0]
 8006d54:	bf18      	it	ne
 8006d56:	2300      	movne	r3, #0
 8006d58:	eba6 0807 	sub.w	r8, r6, r7
 8006d5c:	608b      	str	r3, [r1, #8]
 8006d5e:	f1b8 0f00 	cmp.w	r8, #0
 8006d62:	dd9c      	ble.n	8006c9e <__sflush_r+0x1a>
 8006d64:	4643      	mov	r3, r8
 8006d66:	463a      	mov	r2, r7
 8006d68:	6a21      	ldr	r1, [r4, #32]
 8006d6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	47b0      	blx	r6
 8006d70:	2800      	cmp	r0, #0
 8006d72:	dc06      	bgt.n	8006d82 <__sflush_r+0xfe>
 8006d74:	89a3      	ldrh	r3, [r4, #12]
 8006d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d80:	e78e      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d82:	4407      	add	r7, r0
 8006d84:	eba8 0800 	sub.w	r8, r8, r0
 8006d88:	e7e9      	b.n	8006d5e <__sflush_r+0xda>
 8006d8a:	bf00      	nop
 8006d8c:	20400001 	.word	0x20400001

08006d90 <_fflush_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	690b      	ldr	r3, [r1, #16]
 8006d94:	4605      	mov	r5, r0
 8006d96:	460c      	mov	r4, r1
 8006d98:	b1db      	cbz	r3, 8006dd2 <_fflush_r+0x42>
 8006d9a:	b118      	cbz	r0, 8006da4 <_fflush_r+0x14>
 8006d9c:	6983      	ldr	r3, [r0, #24]
 8006d9e:	b90b      	cbnz	r3, 8006da4 <_fflush_r+0x14>
 8006da0:	f7ff f8be 	bl	8005f20 <__sinit>
 8006da4:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <_fflush_r+0x48>)
 8006da6:	429c      	cmp	r4, r3
 8006da8:	d109      	bne.n	8006dbe <_fflush_r+0x2e>
 8006daa:	686c      	ldr	r4, [r5, #4]
 8006dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006db0:	b17b      	cbz	r3, 8006dd2 <_fflush_r+0x42>
 8006db2:	4621      	mov	r1, r4
 8006db4:	4628      	mov	r0, r5
 8006db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dba:	f7ff bf63 	b.w	8006c84 <__sflush_r>
 8006dbe:	4b07      	ldr	r3, [pc, #28]	; (8006ddc <_fflush_r+0x4c>)
 8006dc0:	429c      	cmp	r4, r3
 8006dc2:	d101      	bne.n	8006dc8 <_fflush_r+0x38>
 8006dc4:	68ac      	ldr	r4, [r5, #8]
 8006dc6:	e7f1      	b.n	8006dac <_fflush_r+0x1c>
 8006dc8:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <_fflush_r+0x50>)
 8006dca:	429c      	cmp	r4, r3
 8006dcc:	bf08      	it	eq
 8006dce:	68ec      	ldreq	r4, [r5, #12]
 8006dd0:	e7ec      	b.n	8006dac <_fflush_r+0x1c>
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	bd38      	pop	{r3, r4, r5, pc}
 8006dd6:	bf00      	nop
 8006dd8:	0800706c 	.word	0x0800706c
 8006ddc:	0800708c 	.word	0x0800708c
 8006de0:	0800704c 	.word	0x0800704c

08006de4 <_lseek_r>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	4c07      	ldr	r4, [pc, #28]	; (8006e04 <_lseek_r+0x20>)
 8006de8:	4605      	mov	r5, r0
 8006dea:	4608      	mov	r0, r1
 8006dec:	4611      	mov	r1, r2
 8006dee:	2200      	movs	r2, #0
 8006df0:	6022      	str	r2, [r4, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	f7fa fa5e 	bl	80012b4 <_lseek>
 8006df8:	1c43      	adds	r3, r0, #1
 8006dfa:	d102      	bne.n	8006e02 <_lseek_r+0x1e>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	b103      	cbz	r3, 8006e02 <_lseek_r+0x1e>
 8006e00:	602b      	str	r3, [r5, #0]
 8006e02:	bd38      	pop	{r3, r4, r5, pc}
 8006e04:	200002dc 	.word	0x200002dc

08006e08 <__swhatbuf_r>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	460e      	mov	r6, r1
 8006e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e10:	2900      	cmp	r1, #0
 8006e12:	b096      	sub	sp, #88	; 0x58
 8006e14:	4614      	mov	r4, r2
 8006e16:	461d      	mov	r5, r3
 8006e18:	da07      	bge.n	8006e2a <__swhatbuf_r+0x22>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	602b      	str	r3, [r5, #0]
 8006e1e:	89b3      	ldrh	r3, [r6, #12]
 8006e20:	061a      	lsls	r2, r3, #24
 8006e22:	d410      	bmi.n	8006e46 <__swhatbuf_r+0x3e>
 8006e24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e28:	e00e      	b.n	8006e48 <__swhatbuf_r+0x40>
 8006e2a:	466a      	mov	r2, sp
 8006e2c:	f000 f884 	bl	8006f38 <_fstat_r>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	dbf2      	blt.n	8006e1a <__swhatbuf_r+0x12>
 8006e34:	9a01      	ldr	r2, [sp, #4]
 8006e36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e3e:	425a      	negs	r2, r3
 8006e40:	415a      	adcs	r2, r3
 8006e42:	602a      	str	r2, [r5, #0]
 8006e44:	e7ee      	b.n	8006e24 <__swhatbuf_r+0x1c>
 8006e46:	2340      	movs	r3, #64	; 0x40
 8006e48:	2000      	movs	r0, #0
 8006e4a:	6023      	str	r3, [r4, #0]
 8006e4c:	b016      	add	sp, #88	; 0x58
 8006e4e:	bd70      	pop	{r4, r5, r6, pc}

08006e50 <__smakebuf_r>:
 8006e50:	898b      	ldrh	r3, [r1, #12]
 8006e52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e54:	079d      	lsls	r5, r3, #30
 8006e56:	4606      	mov	r6, r0
 8006e58:	460c      	mov	r4, r1
 8006e5a:	d507      	bpl.n	8006e6c <__smakebuf_r+0x1c>
 8006e5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	6123      	str	r3, [r4, #16]
 8006e64:	2301      	movs	r3, #1
 8006e66:	6163      	str	r3, [r4, #20]
 8006e68:	b002      	add	sp, #8
 8006e6a:	bd70      	pop	{r4, r5, r6, pc}
 8006e6c:	ab01      	add	r3, sp, #4
 8006e6e:	466a      	mov	r2, sp
 8006e70:	f7ff ffca 	bl	8006e08 <__swhatbuf_r>
 8006e74:	9900      	ldr	r1, [sp, #0]
 8006e76:	4605      	mov	r5, r0
 8006e78:	4630      	mov	r0, r6
 8006e7a:	f7ff fc33 	bl	80066e4 <_malloc_r>
 8006e7e:	b948      	cbnz	r0, 8006e94 <__smakebuf_r+0x44>
 8006e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e84:	059a      	lsls	r2, r3, #22
 8006e86:	d4ef      	bmi.n	8006e68 <__smakebuf_r+0x18>
 8006e88:	f023 0303 	bic.w	r3, r3, #3
 8006e8c:	f043 0302 	orr.w	r3, r3, #2
 8006e90:	81a3      	strh	r3, [r4, #12]
 8006e92:	e7e3      	b.n	8006e5c <__smakebuf_r+0xc>
 8006e94:	4b0d      	ldr	r3, [pc, #52]	; (8006ecc <__smakebuf_r+0x7c>)
 8006e96:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	6020      	str	r0, [r4, #0]
 8006e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ea0:	81a3      	strh	r3, [r4, #12]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	6163      	str	r3, [r4, #20]
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	6120      	str	r0, [r4, #16]
 8006eaa:	b15b      	cbz	r3, 8006ec4 <__smakebuf_r+0x74>
 8006eac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f000 f853 	bl	8006f5c <_isatty_r>
 8006eb6:	b128      	cbz	r0, 8006ec4 <__smakebuf_r+0x74>
 8006eb8:	89a3      	ldrh	r3, [r4, #12]
 8006eba:	f023 0303 	bic.w	r3, r3, #3
 8006ebe:	f043 0301 	orr.w	r3, r3, #1
 8006ec2:	81a3      	strh	r3, [r4, #12]
 8006ec4:	89a3      	ldrh	r3, [r4, #12]
 8006ec6:	431d      	orrs	r5, r3
 8006ec8:	81a5      	strh	r5, [r4, #12]
 8006eca:	e7cd      	b.n	8006e68 <__smakebuf_r+0x18>
 8006ecc:	08005ee9 	.word	0x08005ee9

08006ed0 <__ascii_mbtowc>:
 8006ed0:	b082      	sub	sp, #8
 8006ed2:	b901      	cbnz	r1, 8006ed6 <__ascii_mbtowc+0x6>
 8006ed4:	a901      	add	r1, sp, #4
 8006ed6:	b142      	cbz	r2, 8006eea <__ascii_mbtowc+0x1a>
 8006ed8:	b14b      	cbz	r3, 8006eee <__ascii_mbtowc+0x1e>
 8006eda:	7813      	ldrb	r3, [r2, #0]
 8006edc:	600b      	str	r3, [r1, #0]
 8006ede:	7812      	ldrb	r2, [r2, #0]
 8006ee0:	1c10      	adds	r0, r2, #0
 8006ee2:	bf18      	it	ne
 8006ee4:	2001      	movne	r0, #1
 8006ee6:	b002      	add	sp, #8
 8006ee8:	4770      	bx	lr
 8006eea:	4610      	mov	r0, r2
 8006eec:	e7fb      	b.n	8006ee6 <__ascii_mbtowc+0x16>
 8006eee:	f06f 0001 	mvn.w	r0, #1
 8006ef2:	e7f8      	b.n	8006ee6 <__ascii_mbtowc+0x16>

08006ef4 <__malloc_lock>:
 8006ef4:	4770      	bx	lr

08006ef6 <__malloc_unlock>:
 8006ef6:	4770      	bx	lr

08006ef8 <_read_r>:
 8006ef8:	b538      	push	{r3, r4, r5, lr}
 8006efa:	4c07      	ldr	r4, [pc, #28]	; (8006f18 <_read_r+0x20>)
 8006efc:	4605      	mov	r5, r0
 8006efe:	4608      	mov	r0, r1
 8006f00:	4611      	mov	r1, r2
 8006f02:	2200      	movs	r2, #0
 8006f04:	6022      	str	r2, [r4, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	f7fa f990 	bl	800122c <_read>
 8006f0c:	1c43      	adds	r3, r0, #1
 8006f0e:	d102      	bne.n	8006f16 <_read_r+0x1e>
 8006f10:	6823      	ldr	r3, [r4, #0]
 8006f12:	b103      	cbz	r3, 8006f16 <_read_r+0x1e>
 8006f14:	602b      	str	r3, [r5, #0]
 8006f16:	bd38      	pop	{r3, r4, r5, pc}
 8006f18:	200002dc 	.word	0x200002dc

08006f1c <__ascii_wctomb>:
 8006f1c:	b149      	cbz	r1, 8006f32 <__ascii_wctomb+0x16>
 8006f1e:	2aff      	cmp	r2, #255	; 0xff
 8006f20:	bf85      	ittet	hi
 8006f22:	238a      	movhi	r3, #138	; 0x8a
 8006f24:	6003      	strhi	r3, [r0, #0]
 8006f26:	700a      	strbls	r2, [r1, #0]
 8006f28:	f04f 30ff 	movhi.w	r0, #4294967295
 8006f2c:	bf98      	it	ls
 8006f2e:	2001      	movls	r0, #1
 8006f30:	4770      	bx	lr
 8006f32:	4608      	mov	r0, r1
 8006f34:	4770      	bx	lr
	...

08006f38 <_fstat_r>:
 8006f38:	b538      	push	{r3, r4, r5, lr}
 8006f3a:	4c07      	ldr	r4, [pc, #28]	; (8006f58 <_fstat_r+0x20>)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	4605      	mov	r5, r0
 8006f40:	4608      	mov	r0, r1
 8006f42:	4611      	mov	r1, r2
 8006f44:	6023      	str	r3, [r4, #0]
 8006f46:	f7fa f99a 	bl	800127e <_fstat>
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	d102      	bne.n	8006f54 <_fstat_r+0x1c>
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	b103      	cbz	r3, 8006f54 <_fstat_r+0x1c>
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	bd38      	pop	{r3, r4, r5, pc}
 8006f56:	bf00      	nop
 8006f58:	200002dc 	.word	0x200002dc

08006f5c <_isatty_r>:
 8006f5c:	b538      	push	{r3, r4, r5, lr}
 8006f5e:	4c06      	ldr	r4, [pc, #24]	; (8006f78 <_isatty_r+0x1c>)
 8006f60:	2300      	movs	r3, #0
 8006f62:	4605      	mov	r5, r0
 8006f64:	4608      	mov	r0, r1
 8006f66:	6023      	str	r3, [r4, #0]
 8006f68:	f7fa f999 	bl	800129e <_isatty>
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	d102      	bne.n	8006f76 <_isatty_r+0x1a>
 8006f70:	6823      	ldr	r3, [r4, #0]
 8006f72:	b103      	cbz	r3, 8006f76 <_isatty_r+0x1a>
 8006f74:	602b      	str	r3, [r5, #0]
 8006f76:	bd38      	pop	{r3, r4, r5, pc}
 8006f78:	200002dc 	.word	0x200002dc

08006f7c <_init>:
 8006f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f7e:	bf00      	nop
 8006f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f82:	bc08      	pop	{r3}
 8006f84:	469e      	mov	lr, r3
 8006f86:	4770      	bx	lr

08006f88 <_fini>:
 8006f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f8a:	bf00      	nop
 8006f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f8e:	bc08      	pop	{r3}
 8006f90:	469e      	mov	lr, r3
 8006f92:	4770      	bx	lr
