<profile>

<section name = "Vitis HLS Report for 'process_ipv4_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:10 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.827 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 12.800 ns, 12.800 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3478, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 141, -</column>
<column name="Register">-, -, 833, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln58_fu_256_p2">+, 0, 0, 30, 23, 7</column>
<column name="add_ln67_fu_271_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln840_fu_481_p2">+, 0, 0, 13, 4, 2</column>
<column name="rx_process2dropLengthFifo_din">-, 0, 0, 13, 4, 4</column>
<column name="and_ln368_5_fu_313_p2">and, 0, 0, 160, 160, 160</column>
<column name="and_ln368_6_fu_319_p2">and, 0, 0, 160, 160, 160</column>
<column name="and_ln368_fu_349_p2">and, 0, 0, 160, 160, 160</column>
<column name="ap_condition_177">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_183">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_382">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_92_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln58_fu_262_p2">icmp, 0, 0, 15, 23, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op83_write_state3">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op86_write_state3">or, 0, 0, 2, 1, 1</column>
<column name="or_ln63_1_fu_386_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln63_2_fu_398_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln63_fu_376_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_11_fu_325_p2">or, 0, 0, 160, 160, 160</column>
<column name="p_Result_s_fu_364_p2">or, 0, 0, 160, 160, 160</column>
<column name="select_ln63_1_fu_487_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln63_fu_391_p3">select, 0, 0, 16, 1, 1</column>
<column name="shl_ln368_7_fu_358_p2">shl, 0, 0, 554, 160, 160</column>
<column name="shl_ln368_8_fu_295_p2">shl, 0, 0, 554, 160, 160</column>
<column name="shl_ln368_9_fu_301_p2">shl, 0, 0, 554, 2, 160</column>
<column name="shl_ln368_fu_337_p2">shl, 0, 0, 554, 64, 160</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln368_3_fu_307_p2">xor, 0, 0, 160, 160, 2</column>
<column name="xor_ln368_fu_343_p2">xor, 0, 0, 160, 160, 2</column>
<column name="xor_ln63_fu_381_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6">13, 3, 1, 3</column>
<column name="ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6">13, 3, 16, 48</column>
<column name="ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6">13, 3, 1, 3</column>
<column name="ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203">13, 3, 160, 480</column>
<column name="header_header_V">9, 2, 160, 320</column>
<column name="rx_crc2ipFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_ip2udpMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_process2dropFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_process2dropLengthFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203">160, 0, 160, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203">160, 0, 160, 0</column>
<column name="currWord_data_V_reg_509">64, 0, 64, 0</column>
<column name="currWord_last_V_reg_515">1, 0, 1, 0</column>
<column name="currWord_last_V_reg_515_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="headerWordsDropped_V">4, 0, 4, 0</column>
<column name="header_header_V">160, 0, 160, 0</column>
<column name="header_idx">16, 0, 16, 0</column>
<column name="header_ready">1, 0, 1, 0</column>
<column name="header_ready_load_reg_525">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_538">1, 0, 1, 0</column>
<column name="metaWritten_3">1, 0, 1, 0</column>
<column name="metaWritten_3_load_reg_534">1, 0, 1, 0</column>
<column name="rx_crc2ipFifo_read_reg_504">128, 0, 128, 0</column>
<column name="rx_crc2ipFifo_read_reg_504_pp0_iter1_reg">128, 0, 128, 0</column>
<column name="tmp_i_reg_500">1, 0, 1, 0</column>
<column name="tmp_i_reg_500_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_ipv4&lt;64&gt;, return value</column>
<column name="rx_crc2ipFifo_dout">in, 128, ap_fifo, rx_crc2ipFifo, pointer</column>
<column name="rx_crc2ipFifo_num_data_valid">in, 2, ap_fifo, rx_crc2ipFifo, pointer</column>
<column name="rx_crc2ipFifo_fifo_cap">in, 2, ap_fifo, rx_crc2ipFifo, pointer</column>
<column name="rx_crc2ipFifo_empty_n">in, 1, ap_fifo, rx_crc2ipFifo, pointer</column>
<column name="rx_crc2ipFifo_read">out, 1, ap_fifo, rx_crc2ipFifo, pointer</column>
<column name="rx_process2dropFifo_din">out, 128, ap_fifo, rx_process2dropFifo, pointer</column>
<column name="rx_process2dropFifo_num_data_valid">in, 4, ap_fifo, rx_process2dropFifo, pointer</column>
<column name="rx_process2dropFifo_fifo_cap">in, 4, ap_fifo, rx_process2dropFifo, pointer</column>
<column name="rx_process2dropFifo_full_n">in, 1, ap_fifo, rx_process2dropFifo, pointer</column>
<column name="rx_process2dropFifo_write">out, 1, ap_fifo, rx_process2dropFifo, pointer</column>
<column name="rx_process2dropLengthFifo_din">out, 4, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_process2dropLengthFifo_num_data_valid">in, 2, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_process2dropLengthFifo_fifo_cap">in, 2, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_process2dropLengthFifo_full_n">in, 1, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_process2dropLengthFifo_write">out, 1, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_ip2udpMetaFifo_din">out, 64, ap_fifo, rx_ip2udpMetaFifo, pointer</column>
<column name="rx_ip2udpMetaFifo_num_data_valid">in, 2, ap_fifo, rx_ip2udpMetaFifo, pointer</column>
<column name="rx_ip2udpMetaFifo_fifo_cap">in, 2, ap_fifo, rx_ip2udpMetaFifo, pointer</column>
<column name="rx_ip2udpMetaFifo_full_n">in, 1, ap_fifo, rx_ip2udpMetaFifo, pointer</column>
<column name="rx_ip2udpMetaFifo_write">out, 1, ap_fifo, rx_ip2udpMetaFifo, pointer</column>
</table>
</item>
</section>
</profile>
