RISC-V Processor
1) Milestone2: Design a Single Cycle processor
<img width="518" alt="image" src="https://github.com/harryk2125/rtl/assets/88946085/ed54d421-2726-4c66-82a2-bf1ffb06bc40">

3) Milestone3: Design pipeplined processor
<img width="480" alt="image" src="https://github.com/harryk2125/rtl/assets/88946085/6681651c-1b10-4a80-9a3a-dcce547fe48c">

Based on Single Cycle processor, this project I will design 3 pipepline processor:
  a) Pipeline 1: Non-forwarding
  b) Pipeline 2: Forwarding
  c) Pipeline 3: Always-taken
