#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 10 17:43:26 2022
# Process ID: 13616
# Current directory: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12868 C:\Users\Win10Admin\GithubRepositories\I-DNN\I-DNN\vivado\I-DNN\I-DNN.xpr
# Log file: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/vivado.log
# Journal file: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN\vivado.jou
#-----------------------------------------------------------start_gui
oopen_project C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.xprWARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.520 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xsim.dir/I_layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xsim.dir/I_layer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Aug 10 17:46:05 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 116.449 ; gain = 23.660
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 10 17:46:05 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1004.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I_layer_tb_behav -key {Behavioral:sim_1:Functional:I_layer_tb} -tclbatch {I_layer_tb.tcl} -view {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/test_sfixed_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/test_sfixed_tb_behav.wcfg
WARNING: Simulation object /test_sfixed_tb/inputa was not found in the design.
WARNING: Simulation object /test_sfixed_tb/test_sfixed_cmp/testa was not found in the design.
WARNING: Simulation object /test_sfixed_tb/test_sfixed_cmp/test_std_lv was not found in the design.
source I_layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 40160ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1004.520 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I_layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40160ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1004.520 ; gain = 0.000
open_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_DNN_tb_behav.wcfg}
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/start was not found in the design.
WARNING: Simulation object /I_DNN_tb/data_in was not found in the design.
WARNING: Simulation object /I_DNN_tb/data_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/input_reg was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/task_status was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/task_status3 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/task_status2 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/task_status1 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/fsm_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/ROM_data_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/ROM_addr was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/reset_emulator was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_compared was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/select_threshold was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_compared was not found in the design.
WARNING: Simulation object /I_DNN_tb/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/out_inv_mul was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/I_fsm_layer_comp/pr_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/BRAM/ram_name was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/BRAM/dina was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/BRAM/addra was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_busy was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/var_cntr_end_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/var_cntr_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_type was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_recovered_data was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/addra was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_backup_vect_output_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/o_rec_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/EMU/counter was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/EMU/load_en was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/EMU/counter_end_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(1)\/I_neuron_i/data_out_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(1)\/I_neuron_i/o_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/data_out_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/o_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/weight_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/sum_reg_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/mul_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/weight_prod was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_type was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_busy was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/nv_reg_busy_sig was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/var_cntr_clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/nv_reg_busy was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_busy1 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_busy_sig1 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_v_reg_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_en was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_we was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_din was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_addr was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/addr_TC was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_out_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_backup_vect_output_save was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/out_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/weight_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/mul_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/sum_reg_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/data_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/weight_memory_comp/ROM was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/weight_memory_comp/dout was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp2/BRAM/ram_name was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/fsm_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/start was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/I_fsm_layer_comp/pr_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_out_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_in was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_backup_vect_output_save was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_backup_vect_output_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_compared was not found in the design.
WARNING: Simulation object /I_DNN_tb/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_rec_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/var_cntr_clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/var_cntr_end_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/var_cntr_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/task_status was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/out_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/weight_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/weight_prod was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/mul_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/sum_reg_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_rec_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/fsm_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/start was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/out_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_backup_vect_output_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_backup_vect_output_save was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/I_fsm_layer_comp/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/data_v_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_out_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/I_fsm_layer_comp/pr_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/I_fsm_layer_comp/nx_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/addr_TC was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/reg_en was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/addr was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/rst was not found in the design.
open_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN - state/I-DNN/I_DNN_tb_behav.wcfg}
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/start was not found in the design.
WARNING: Simulation object /I_DNN_tb/data_in was not found in the design.
WARNING: Simulation object /I_DNN_tb/data_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/input_reg was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/task_status was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/task_status3 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/task_status2 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/task_status1 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/fsm_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/ROM_data_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/ROM_addr was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/reset_emulator was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_compared was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/select_threshold was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_compared was not found in the design.
WARNING: Simulation object /I_DNN_tb/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/out_inv_mul was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/I_fsm_layer_comp/pr_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/BRAM/ram_name was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/BRAM/dina was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/BRAM/addra was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_busy was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/var_cntr_end_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/var_cntr_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_type was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_rec_recovered_data was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/addra was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_backup_vect_output_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/o_rec_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/EMU/counter was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/EMU/load_en was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp1/EMU/counter_end_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(1)\/I_neuron_i/data_out_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(1)\/I_neuron_i/o_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/data_out_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/o_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/weight_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/sum_reg_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/mul_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(0)\/I_neuron_i/weight_prod was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_type was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_busy was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/nv_reg_busy_sig was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/var_cntr_clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/nv_reg_busy was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_busy1 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_busy_sig1 was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_v_reg_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_en was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_we was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_din was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_save_nv_reg_addr was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/addr_TC was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_out_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_backup_vect_output_save was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/out_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/weight_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/mul_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/sum_reg_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/data_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/weight_memory_comp/ROM was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer1/\I_neurons(5)\/I_neuron_i/weight_memory_comp/dout was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/nv_reg_comp2/BRAM/ram_name was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/fsm_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/start was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/I_fsm_layer_comp/pr_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_out_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_in was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_backup_vect_output_save was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_backup_vect_output_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/intermittency_emulator_cmp/threshold_compared was not found in the design.
WARNING: Simulation object /I_DNN_tb/thresh_stats was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_rec_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/var_cntr_clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/var_cntr_end_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/var_cntr_value was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/task_status was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/out_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/weight_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/weight_prod was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/mul_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer2/\I_neurons(0)\/I_neuron_i/sum_reg_out was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_rec_offset was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/fsm_nv_reg_db_comp/fsm_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/clk was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/start was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/out_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_backup_vect_output_rec was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_backup_vect_output_save was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/I_fsm_layer_comp/out_inv was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/data_v was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/data_v_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_out_vect was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/I_fsm_layer_comp/pr_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/I_fsm_layer_comp/nx_state was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/addr_TC was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/data_in_sel was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/reg_en was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/addr was not found in the design.
WARNING: Simulation object /I_DNN_tb/I_DNN_cmp/I_layer3/rst was not found in the design.
open_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg}
current_wave_config {I_layer_tb_behav.wcfg}
I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/\I_neurons(0)\/I_neuron_i/wsum_save}} 
current_wave_config {I_layer_tb_behav.wcfg}
I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/\I_neurons(0)\/I_neuron_i/sum_reg_out}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
ERROR: [VRFC 10-2989] 'fsm_layer_stfate_t' is not declared [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd:225]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd:87]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
ERROR: [VRFC 10-2989] 'fsm_layer_stfate_t' is not declared [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd:225]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd:87]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file 'voltage_traces/I_layer_trace.txt' in mode 'r' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit i_layer_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file '../../../../voltage_traces/I_layer_trace.txt' in mode 'r' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit i_layer_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1004.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1004.520 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1004.520 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:05 . Memory (MB): peak = 1004.520 ; gain = 0.000
current_wave_config {I_layer_tb_behav.wcfg}
C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/\I_neurons(0)\/I_neuron_i/sum_reg_out}} 
current_wave_config {I_layer_tb_behav.wcfg}
C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/\I_neurons(4)\/I_neuron_i/sum_reg_out}} 
current_wave_config {I_layer_tb_behav.wcfg}
C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/\I_neurons(4)\/I_neuron_i/wsum_save}} 
current_wave_config {I_layer_tb_behav.wcfg}
C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/INTERMITTENCY_EMULATOR_1/voltage_trace_ROM/addr}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1606.391 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1606.391 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:01:27 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.391 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1606.391 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.391 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1606.391 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.391 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1606.391 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.391 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.289 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1667.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1667.289 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.289 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 1667.289 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.289 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.289 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1667.289 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:01:08 . Memory (MB): peak = 1667.289 ; gain = 0.000
current_wave_config {I_layer_tb_behav.wcfg}
C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/I_fsm_layer_comp/state_backup_save}} 
current_wave_config {I_layer_tb_behav.wcfg}
C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg
add_wave {{/I_layer_tb/I_layer_comp/I_fsm_layer_comp/state_backup_rec}} 
add_bp {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd} 297
remove_bps -file {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd} -line 297
add_bp {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd} 297
remove_bps -file {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd} -line 297
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_layer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1667.289 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_layer_tb_behav xil_defaultlib.I_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture unary_or of entity xil_defaultlib.unary_OR [\unary_OR(n=17)\]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=30)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(act_type="ReLu")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.i_layer_tb
Built simulation snapshot I_layer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.289 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.289 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1667.289 ; gain = 0.000
save_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 10 21:29:17 2022...
