-- -------------------------------------------------------------
--
--  Entity Declaration for inst_ab_e
--
-- Generated
--  by:  wig
--  on:  Fri Apr  4 16:29:14 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst-ab-e-e.vhd,v 1.1 2004/04/06 11:13:38 wig Exp $
-- $Date: 2004/04/06 11:13:38 $
-- $Log: inst-ab-e-e.vhd,v $
-- Revision 1.1  2004/04/06 11:13:38  wig
-- Adding result/case
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.15 2003/04/01 14:28:00 wig Exp 
--
-- Generator: mix_0.pl Version: /mix/0.1, wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_ab_e
--
entity inst_ab_e is
        -- Generics:
		-- No Generated Generics for Entity inst_ab_e

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_ab_e
			-- NO OUT PORTs	: 	;
			case_ab_p	: in	std_ulogic
		-- End of Generated Port for Entity inst_ab_e
		);
end inst_ab_e;
--
-- End of Generated Entity inst_ab_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
