{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "18",
                "@timestamp": "2023-08-18T23:34:45.000045-04:00",
                "@year": "2023",
                "@month": "08"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2022",
                "@month": "11"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding": [
                {"xocs:funding-agency-matched-string": "Chulalongkorn Academic Advancement"},
                {
                    "xocs:funding-agency-matched-string": "Chulalongkorn University",
                    "xocs:funding-agency-acronym": "CU",
                    "xocs:funding-agency": "Chulalongkorn University",
                    "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100002873",
                    "xocs:funding-agency-country": "http://sws.geonames.org/1605651/"
                }
            ],
            "xocs:funding-addon-generated-timestamp": "2022-11-18T00:41:06.116Z",
            "xocs:funding-text": "This research is supported financially by \u2018The Chulalongkorn Academic Advancement into Its 2nd Century Project\u2019. A joint research fund, composed of \u2018The 100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship\u2019 and \u2018The 90th Anniversary of Chulalongkorn University, Rachadapisek Sompote Fund\u2019, was received.",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "postal-code": "10330",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Department of Electrical Engineering"},
                            {"$": "Faculty of Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "ce:source-text": "Department of Electrical Engineering, Faculty of Engineering, Chulalongkorn University, Bangkok 10330, Thailand",
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Ehsan",
                            "preferred-name": {
                                "ce:given-name": "Ehsan",
                                "ce:initials": "E.",
                                "ce:surname": "Ali",
                                "ce:indexed-name": "Ali E."
                            },
                            "@seq": "1",
                            "ce:initials": "E.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Ali",
                            "@auid": "57188973802",
                            "@orcid": "0000-0003-3327-6460",
                            "ce:indexed-name": "Ali E."
                        },
                        {
                            "ce:given-name": "Wanchalerm",
                            "preferred-name": {
                                "ce:given-name": "Wanchalerm",
                                "ce:initials": "W.",
                                "ce:surname": "Pora",
                                "ce:indexed-name": "Pora W."
                            },
                            "@seq": "2",
                            "ce:initials": "W.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pora",
                            "@auid": "15220962000",
                            "@orcid": "0000-0002-1170-2177",
                            "ce:indexed-name": "Pora W."
                        }
                    ]
                },
                "citation-title": "A Deterministic Branch Prediction Technique for a Real-Time Embedded Processor Based on PicoBlaze Architecture",
                "abstracts": "© 2022 by the authors.This paper proposes a new deterministic branch prediction unit to achieve a uniformly timed instruction set architecture (ISA). The deterministic ISA is achieved by utilizing two address buses in conjunction with dual-port block RAMs that are common in commercial FPGAs. The goal is to remove mandatory branch and load delays to achieve a uniform one clock cycle per every instruction. To demonstrate the concept, the proposed architecture is applied to the Xilinx PicoBlaze firm core. The result is a new soft core named DAP-Zipi8 that reduces the clock per instruction (CPI) metric of PicoBlaze from two to one at the expense of extra logic and a longer critical path. The increased critical path reduces maximum achievable clock speed from 357.509 MHz to 224.022 MHz. Merging the gain in CPI with the loss in maximum clock frequency still improves overall processor performance by 18.28\u201319.49%. The high-performance deterministic DAP-Zipi8 is a viable choice for hard RTES applications.",
                "correspondence": {
                    "affiliation": {
                        "country": "Thailand",
                        "postal-code": "10330",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Department of Electrical Engineering"},
                            {"$": "Faculty of Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "ce:source-text": "Department of Electrical Engineering, Faculty of Engineering, Chulalongkorn University, Bangkok 10330, Thailand"
                    },
                    "person": {
                        "ce:given-name": "Wanchalerm",
                        "ce:initials": "W.",
                        "ce:surname": "Pora",
                        "ce:indexed-name": "Pora W."
                    }
                },
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "deterministic instruction set architecture",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "field programmable gate arrays",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "microprocessors",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "real-time embedded systems",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Xilinx PicoBlaze",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "ar"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "www.mdpi.com/journal/electronics",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {"@xml:lang": "eng"},
                    "volisspag": {"voliss": {
                        "@volume": "11",
                        "@issue": "21"
                    }},
                    "@type": "j",
                    "sourcetitle": "Electronics (Switzerland)",
                    "publicationdate": {
                        "month": "11",
                        "year": "2022",
                        "date-text": "November 2022",
                        "day": "01"
                    },
                    "sourcetitle-abbrev": "Electronics (Switzerland)",
                    "@country": "che",
                    "issn": {
                        "$": "20799292",
                        "@type": "electronic"
                    },
                    "publicationyear": {"@first": "2022"},
                    "publisher": {"publishername": "MDPI"},
                    "article-number": "3438",
                    "@srcid": "21100829272"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "2207"},
                            {"$": "1711"},
                            {"$": "1708"},
                            {"$": "1705"},
                            {"$": "2208"}
                        ]
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "ENGI"},
                            {"$": "COMP"}
                        ]
                    }
                ]}},
                "grantlist": {
                    "@complete": "y",
                    "grant-text": {
                        "$": "This research is supported financially by \u2018The Chulalongkorn Academic Advancement into Its 2nd Century Project\u2019. A joint research fund, composed of \u2018The 100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship\u2019 and \u2018The 90th Anniversary of Chulalongkorn University, Rachadapisek Sompote Fund\u2019, was received.",
                        "@xml:lang": "eng"
                    }
                }
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2022 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "SNCPX"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "17",
                    "@timestamp": "BST 02:24:30",
                    "@year": "2022",
                    "@month": "11"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "2020041904",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "944163622",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20223322607",
                            "@idtype": "REAXYSCAR"
                        },
                        {
                            "$": "20224002715",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "2022132633",
                            "@idtype": "SNCPX"
                        },
                        {
                            "$": "20229028773927",
                            "@idtype": "TPA-ID"
                        },
                        {
                            "$": "85141840215",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85141840215",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.3390/electronics11213438"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "77",
                "reference": [
                    {
                        "ref-fulltext": "Paun V.-A. Monsuez B. Baufreton P. On the determinism of multi-core processors Proceedings of the French Singaporean Workshop on Formal Methods and Applications Singapore 15\u201316 July 2013 Volume 31",
                        "@id": "1",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "On the determinism of multi-core processors"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B1-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84905862753",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {"@volume": "31"}},
                            "ref-text": "Singapore, 15\u201316 July 2013",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "V.-A.",
                                    "@_fa": "true",
                                    "ce:surname": "Paun",
                                    "ce:indexed-name": "Paun V.-A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Monsuez",
                                    "ce:indexed-name": "Monsuez B."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Baufreton",
                                    "ce:indexed-name": "Baufreton P."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the French Singaporean Workshop on Formal Methods and Applications"
                        },
                        "ce:source-text": "Paun V.-A. Monsuez B. Baufreton P. On the determinism of multi-core processors Proceedings of the French Singaporean Workshop on Formal Methods and Applications Singapore 15\u201316 July 2013 Volume 31"
                    },
                    {
                        "ref-fulltext": "Wilhelm R. Engblom J. Ermedahl A. Holsti N. Thesing S. Whalley D. Bernat G. Ferdinand C. Heckmann R. Mitra T. et al. The worst-case execution time problem-overview of methods and survey of tools ACM Trans. Embed. Comput. Syst. 2008 7 1 53 10.1145/1347375.1347389",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "The worst-case execution time problem-overview of methods and survey of tools"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/1347375.1347389",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B2-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "43949126892",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "7"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "53"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Wilhelm",
                                        "ce:indexed-name": "Wilhelm R."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Engblom",
                                        "ce:indexed-name": "Engblom J."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Ermedahl",
                                        "ce:indexed-name": "Ermedahl A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "N.",
                                        "@_fa": "true",
                                        "ce:surname": "Holsti",
                                        "ce:indexed-name": "Holsti N."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Thesing",
                                        "ce:indexed-name": "Thesing S."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Whalley",
                                        "ce:indexed-name": "Whalley D."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "G.",
                                        "@_fa": "true",
                                        "ce:surname": "Bernat",
                                        "ce:indexed-name": "Bernat G."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Ferdinand",
                                        "ce:indexed-name": "Ferdinand C."
                                    },
                                    {
                                        "@seq": "9",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Heckmann",
                                        "ce:indexed-name": "Heckmann R."
                                    },
                                    {
                                        "@seq": "10",
                                        "ce:initials": "T.",
                                        "@_fa": "true",
                                        "ce:surname": "Mitra",
                                        "ce:indexed-name": "Mitra T."
                                    }
                                ],
                                "et-al": null
                            },
                            "ref-sourcetitle": "ACM Trans. Embed. Comput. Syst"
                        },
                        "ce:source-text": "Wilhelm R. Engblom J. Ermedahl A. Holsti N. Thesing S. Whalley D. Bernat G. Ferdinand C. Heckmann R. Mitra T. et al. The worst-case execution time problem-overview of methods and survey of tools ACM Trans. Embed. Comput. Syst. 2008 7 1 53 10.1145/1347375.1347389"
                    },
                    {
                        "ref-fulltext": "Reineke J. Wachter B. Thesing S. Wilhelm R. Polian I. Eisinger J. Becker B. A Definition and Classification of Timing Anomalies Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis Dresden, Germany 4 July 2006 Volume 4",
                        "@id": "3",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "A Definition and Classification of Timing Anomalies"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B3-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84880177302",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {"@volume": "4"}},
                            "ref-text": "Dresden, Germany, 4 July 2006",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Reineke",
                                    "ce:indexed-name": "Reineke J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Wachter",
                                    "ce:indexed-name": "Wachter B."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Thesing",
                                    "ce:indexed-name": "Thesing S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Wilhelm",
                                    "ce:indexed-name": "Wilhelm R."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Polian",
                                    "ce:indexed-name": "Polian I."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Eisinger",
                                    "ce:indexed-name": "Eisinger J."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Becker",
                                    "ce:indexed-name": "Becker B."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis"
                        },
                        "ce:source-text": "Reineke J. Wachter B. Thesing S. Wilhelm R. Polian I. Eisinger J. Becker B. A Definition and Classification of Timing Anomalies Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis Dresden, Germany 4 July 2006 Volume 4"
                    },
                    {
                        "ref-fulltext": "Gebhard G. Timing anomalies reloaded Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis Brussels, Belgium 6 July 2010 Volume 15 1 10",
                        "@id": "4",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Timing anomalies reloaded"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B4-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84880084939",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "15"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "10"
                                }
                            },
                            "ref-text": "Brussels, Belgium, 6 July 2010",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "G.",
                                "@_fa": "true",
                                "ce:surname": "Gebhard",
                                "ce:indexed-name": "Gebhard G."
                            }]},
                            "ref-sourcetitle": "Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis"
                        },
                        "ce:source-text": "Gebhard G. Timing anomalies reloaded Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis Brussels, Belgium 6 July 2010 Volume 15 1 10"
                    },
                    {
                        "ref-fulltext": "Berg C. PLRU cache domino effects Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis Dresden, Germany 4 July 2006",
                        "@id": "5",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "PLRU cache domino effects"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B5-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "51249118882",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Dresden, Germany, 4 July 2006",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.",
                                "@_fa": "true",
                                "ce:surname": "Berg",
                                "ce:indexed-name": "Berg C."
                            }]},
                            "ref-sourcetitle": "Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis"
                        },
                        "ce:source-text": "Berg C. PLRU cache domino effects Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis Dresden, Germany 4 July 2006"
                    },
                    {
                        "ref-fulltext": "Vorbach M. Advanced Processor Architecture U.S. Patent 5 699 537 1 April 2018",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Advanced Processor Architecture"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B6-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141860221",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "1, April",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "M.",
                                "@_fa": "true",
                                "ce:surname": "Vorbach",
                                "ce:indexed-name": "Vorbach M."
                            }]},
                            "ref-sourcetitle": "U.S. Patent"
                        },
                        "ce:source-text": "Vorbach M. Advanced Processor Architecture U.S. Patent 5 699 537 1 April 2018"
                    },
                    {
                        "ref-fulltext": "Andrysco M. Kohlbrenner D. Mowery K. Jhala R. Lerner S. Shacham H. On subnormal floating point and abnormal timing Proceedings of the 2015 IEEE Symposium on Security and Privacy San Jose, CA, USA 18\u201320 May 2015 623 639",
                        "@id": "7",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "On subnormal floating point and abnormal timing"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B7-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84945191642",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "623",
                                "@last": "639"
                            }},
                            "ref-text": "San Jose, CA, USA, 18\u201320 May 2015",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Andrysco",
                                    "ce:indexed-name": "Andrysco M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Kohlbrenner",
                                    "ce:indexed-name": "Kohlbrenner D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Mowery",
                                    "ce:indexed-name": "Mowery K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Jhala",
                                    "ce:indexed-name": "Jhala R."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Lerner",
                                    "ce:indexed-name": "Lerner S."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Shacham",
                                    "ce:indexed-name": "Shacham H."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 2015 IEEE Symposium on Security and Privacy"
                        },
                        "ce:source-text": "Andrysco M. Kohlbrenner D. Mowery K. Jhala R. Lerner S. Shacham H. On subnormal floating point and abnormal timing Proceedings of the 2015 IEEE Symposium on Security and Privacy San Jose, CA, USA 18\u201320 May 2015 623 639"
                    },
                    {
                        "ref-fulltext": "Stankovic J.A. Misconceptions about real-time computing: A serious problem for next-generation systems Computer 1988 21 10 19 10.1109/2.7053",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1988"},
                            "ref-title": {"ref-titletext": "Misconceptions about real-time computing: A serious problem for next-generation systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/2.7053",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B8-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0024088604",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "21"},
                                "pagerange": {
                                    "@first": "10",
                                    "@last": "19"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.A.",
                                "@_fa": "true",
                                "ce:surname": "Stankovic",
                                "ce:indexed-name": "Stankovic J.A."
                            }]},
                            "ref-sourcetitle": "Computer"
                        },
                        "ce:source-text": "Stankovic J.A. Misconceptions about real-time computing: A serious problem for next-generation systems Computer 1988 21 10 19 10.1109/2.7053"
                    },
                    {
                        "ref-fulltext": "Marref A. Bernat G. Predicated worst-case execution-time analysis Proceedings of the Reliable Software Technologies - Ada-Europe 2009, 14th Ada-Europe International Conference Brest, France 8\u201312 June 2009 134 148",
                        "@id": "9",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Predicated worst-case execution-time analysis"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B9-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "69049095269",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "134",
                                "@last": "148"
                            }},
                            "ref-text": "Brest, France, 8\u201312 June 2009",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Marref",
                                    "ce:indexed-name": "Marref A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Bernat",
                                    "ce:indexed-name": "Bernat G."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the Reliable Software Technologies - Ada-Europe 2009, 14th Ada-Europe International Conference"
                        },
                        "ce:source-text": "Marref A. Bernat G. Predicated worst-case execution-time analysis Proceedings of the Reliable Software Technologies - Ada-Europe 2009, 14th Ada-Europe International Conference Brest, France 8\u201312 June 2009 134 148"
                    },
                    {
                        "ref-fulltext": "Laplante P.A. Ovaska S.J. Real-Time Systems Design and Analysis: Tools for the Practitioner 4th ed. Wiley-IEEE Press Piscataway, NJ, USA 2011",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B10-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84891584397",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "4th ed., Wiley-IEEE Press, Piscataway, NJ, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Laplante",
                                    "ce:indexed-name": "Laplante P.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Ovaska",
                                    "ce:indexed-name": "Ovaska S.J."
                                }
                            ]},
                            "ref-sourcetitle": "Real-Time Systems Design and Analysis: Tools for the Practitioner"
                        },
                        "ce:source-text": "Laplante P.A. Ovaska S.J. Real-Time Systems Design and Analysis: Tools for the Practitioner 4th ed. Wiley-IEEE Press Piscataway, NJ, USA 2011"
                    },
                    {
                        "ref-fulltext": "ARM11 MPCore Processor Technical Reference Manual. Revision: r1p0 ARM Limited Cambridge, UK 2008",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B11-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "79953897433",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "ARM Limited, Cambridge, UK",
                            "ref-sourcetitle": "ARM11 MPCore Processor Technical Reference Manual. Revision: r1p0"
                        },
                        "ce:source-text": "ARM11 MPCore Processor Technical Reference Manual. Revision: r1p0 ARM Limited Cambridge, UK 2008"
                    },
                    {
                        "ref-fulltext": "Vaas S. Ulbrich P. Reichenbach M. Fey D. The best of both: High performance and deterministic real-time executive by application-specific multi-core SoCs Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP) Dresden, Germany 27\u201329 September 2017 1 6",
                        "@id": "12",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "The best of both: High performance and deterministic real-time executive by application-specific multi-core SoCs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B12-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85044319142",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "6"
                            }},
                            "ref-text": "Dresden, Germany, 27\u201329 September 2017",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Vaas",
                                    "ce:indexed-name": "Vaas S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Ulbrich",
                                    "ce:indexed-name": "Ulbrich P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Reichenbach",
                                    "ce:indexed-name": "Reichenbach M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Fey",
                                    "ce:indexed-name": "Fey D."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP)"
                        },
                        "ce:source-text": "Vaas S. Ulbrich P. Reichenbach M. Fey D. The best of both: High performance and deterministic real-time executive by application-specific multi-core SoCs Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP) Dresden, Germany 27\u201329 September 2017 1 6"
                    },
                    {
                        "ref-fulltext": "Kästner D. Wilhelm R. Heckmann R. Schlickling M. Pister M. Jersak M. Richter K. Ferdinand C. Timing validation of automotive software Proceedings of the International Symposium On Leveraging Applications of Formal Methods, Verification and Validation Porto Sani, Greece 13\u201315 October 2008 Volume 17 93 107",
                        "@id": "13",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Timing validation of automotive software"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B13-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "77950438757",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "17"},
                                "pagerange": {
                                    "@first": "93",
                                    "@last": "107"
                                }
                            },
                            "ref-text": "Porto Sani, Greece, 13\u201315 October 2008",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Kästner",
                                    "ce:indexed-name": "Kastner D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Wilhelm",
                                    "ce:indexed-name": "Wilhelm R."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Heckmann",
                                    "ce:indexed-name": "Heckmann R."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Schlickling",
                                    "ce:indexed-name": "Schlickling M."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Pister",
                                    "ce:indexed-name": "Pister M."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Jersak",
                                    "ce:indexed-name": "Jersak M."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Richter",
                                    "ce:indexed-name": "Richter K."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Ferdinand",
                                    "ce:indexed-name": "Ferdinand C."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the International Symposium On Leveraging Applications of Formal Methods, Verification and Validation"
                        },
                        "ce:source-text": "Kästner D. Wilhelm R. Heckmann R. Schlickling M. Pister M. Jersak M. Richter K. Ferdinand C. Timing validation of automotive software Proceedings of the International Symposium On Leveraging Applications of Formal Methods, Verification and Validation Porto Sani, Greece 13\u201315 October 2008 Volume 17 93 107"
                    },
                    {
                        "ref-fulltext": "Axer P. Ernst R. Falk H. Girault A. Grund D. Guan N. Jonsson B. Marwedel P. Reineke J. Rochange C. et al. Building timing predictable embedded systems ACM Trans. Embed. Comput. Syst. 2014 13 1 37 10.1145/2560033",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Building timing predictable embedded systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/2560033",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B14-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84961291367",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "13"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "37"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Axer",
                                        "ce:indexed-name": "Axer P."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Ernst",
                                        "ce:indexed-name": "Ernst R."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "H.",
                                        "@_fa": "true",
                                        "ce:surname": "Falk",
                                        "ce:indexed-name": "Falk H."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Girault",
                                        "ce:indexed-name": "Girault A."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Grund",
                                        "ce:indexed-name": "Grund D."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "N.",
                                        "@_fa": "true",
                                        "ce:surname": "Guan",
                                        "ce:indexed-name": "Guan N."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "B.",
                                        "@_fa": "true",
                                        "ce:surname": "Jonsson",
                                        "ce:indexed-name": "Jonsson B."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Marwedel",
                                        "ce:indexed-name": "Marwedel P."
                                    },
                                    {
                                        "@seq": "9",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Reineke",
                                        "ce:indexed-name": "Reineke J."
                                    },
                                    {
                                        "@seq": "10",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Rochange",
                                        "ce:indexed-name": "Rochange C."
                                    }
                                ],
                                "et-al": null
                            },
                            "ref-sourcetitle": "ACM Trans. Embed. Comput. Syst"
                        },
                        "ce:source-text": "Axer P. Ernst R. Falk H. Girault A. Grund D. Guan N. Jonsson B. Marwedel P. Reineke J. Rochange C. et al. Building timing predictable embedded systems ACM Trans. Embed. Comput. Syst. 2014 13 1 37 10.1145/2560033"
                    },
                    {
                        "ref-fulltext": "Engblom J. Ermedahl A. Sjödin M. Gustafsson J. Hansson H. Worst-case execution-time analysis for embedded real-time systems Int. J. Softw. Tools Technol. Transf. 2003 4 437 455 10.1007/s100090100054",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "ref-title": {"ref-titletext": "Worst-case execution-time analysis for embedded real-time systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1007/s100090100054",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B15-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84896692941",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "4"},
                                "pagerange": {
                                    "@first": "437",
                                    "@last": "455"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Engblom",
                                    "ce:indexed-name": "Engblom J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Ermedahl",
                                    "ce:indexed-name": "Ermedahl A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Sjödin",
                                    "ce:indexed-name": "Sjodin M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Gustafsson",
                                    "ce:indexed-name": "Gustafsson J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Hansson",
                                    "ce:indexed-name": "Hansson H."
                                }
                            ]},
                            "ref-sourcetitle": "Int. J. Softw. Tools Technol. Transf"
                        },
                        "ce:source-text": "Engblom J. Ermedahl A. Sjödin M. Gustafsson J. Hansson H. Worst-case execution-time analysis for embedded real-time systems Int. J. Softw. Tools Technol. Transf. 2003 4 437 455 10.1007/s100090100054"
                    },
                    {
                        "ref-fulltext": "Chapman K. PicoBlaze for Spartan-6, Virtex-6, 7-Series, Zynq and UltraScale Devices (KCPSM6) (Release: 9) Xilinx San Jose, CA, USA 2014",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B16-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84990066733",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Xilinx, San Jose, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "K.",
                                "@_fa": "true",
                                "ce:surname": "Chapman",
                                "ce:indexed-name": "Chapman K."
                            }]},
                            "ref-sourcetitle": "PicoBlaze for Spartan-6, Virtex-6, 7-Series, Zynq and UltraScale Devices (KCPSM6) (Release: 9)"
                        },
                        "ce:source-text": "Chapman K. PicoBlaze for Spartan-6, Virtex-6, 7-Series, Zynq and UltraScale Devices (KCPSM6) (Release: 9) Xilinx San Jose, CA, USA 2014"
                    },
                    {
                        "ref-fulltext": "Patterson D.A. Hennessy J.L. Computer Organization and Design 5th ed. Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2013",
                        "@id": "17",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B17-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0003719406",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "5th ed., Morgan Kaufmann Publishers Inc., San Francisco, CA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Patterson",
                                    "ce:indexed-name": "Patterson D.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Hennessy",
                                    "ce:indexed-name": "Hennessy J.L."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Organization and Design"
                        },
                        "ce:source-text": "Patterson D.A. Hennessy J.L. Computer Organization and Design 5th ed. Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2013"
                    },
                    {
                        "ref-fulltext": "Ali E. Pora W. Modular transformation of embedded systems from firm-cores to soft-cores Int. J. Embed. Syst. 2021 14 259 276 10.1504/IJES.2021.116113",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2021"},
                            "ref-title": {"ref-titletext": "Modular transformation of embedded systems from firm-cores to soft-cores"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1504/IJES.2021.116113",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B18-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85109981938",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "14"},
                                "pagerange": {
                                    "@first": "259",
                                    "@last": "276"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Ali",
                                    "ce:indexed-name": "Ali E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Pora",
                                    "ce:indexed-name": "Pora W."
                                }
                            ]},
                            "ref-sourcetitle": "Int. J. Embed. Syst"
                        },
                        "ce:source-text": "Ali E. Pora W. Modular transformation of embedded systems from firm-cores to soft-cores Int. J. Embed. Syst. 2021 14 259 276 10.1504/IJES.2021.116113"
                    },
                    {
                        "ref-fulltext": "Buttazzo G.C. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications (Real-Time Systems Series) 3rd ed. Springer Berlin/Heidelberg, Germany 2011",
                        "@id": "19",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B19-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0003457249",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "3rd ed., Springer, Berlin/Heidelberg, Germany",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "G.C.",
                                "@_fa": "true",
                                "ce:surname": "Buttazzo",
                                "ce:indexed-name": "Buttazzo G.C."
                            }]},
                            "ref-sourcetitle": "Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications (Real-Time Systems Series)"
                        },
                        "ce:source-text": "Buttazzo G.C. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications (Real-Time Systems Series) 3rd ed. Springer Berlin/Heidelberg, Germany 2011"
                    },
                    {
                        "ref-fulltext": "Li Q. Yao C. Real-Time Concepts for Embedded Systems 1st ed. CRC Press Inc. Boca Raton, FL, USA 2003",
                        "@id": "20",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B20-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "5444228812",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "1st ed., CRC Press Inc., Boca Raton, FL, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li Q."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Yao",
                                    "ce:indexed-name": "Yao C."
                                }
                            ]},
                            "ref-sourcetitle": "Real-Time Concepts for Embedded Systems"
                        },
                        "ce:source-text": "Li Q. Yao C. Real-Time Concepts for Embedded Systems 1st ed. CRC Press Inc. Boca Raton, FL, USA 2003"
                    },
                    {
                        "ref-fulltext": "Oshana R. Chapter 2-overview of embedded systems and real-time systems DSP Software Development Techniques for Embedded and Real-Time Systems, ser. Embedded Technology Oshana R. Newnes Burlington, VT, USA 2006 19 34",
                        "@id": "21",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Chapter 2-overview of embedded systems and real-time systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B21-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85133706277",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "19",
                                "@last": "34"
                            }},
                            "ref-text": "Oshana R., (ed), Newnes, Bington, VT, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "R.",
                                "@_fa": "true",
                                "ce:surname": "Oshana",
                                "ce:indexed-name": "Oshana R."
                            }]},
                            "ref-sourcetitle": "DSP Software Development Techniques for Embedded and Real-Time Systems, ser. Embedded Technology"
                        },
                        "ce:source-text": "Oshana R. Chapter 2-overview of embedded systems and real-time systems DSP Software Development Techniques for Embedded and Real-Time Systems, ser. Embedded Technology Oshana R. Newnes Burlington, VT, USA 2006 19 34"
                    },
                    {
                        "ref-fulltext": "Srinivasan B. Pather S. Hill R. Ansari F. Niehaus D. A firm real-time system implementation using commercial off-the-shelf hardware and free software Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium (Cat. No.98TB100245) Denver, CO, USA 3\u20135 June 1998 112 119",
                        "@id": "22",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "A firm real-time system implementation using commercial off-the-shelf hardware and free software"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B22-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0031621963",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "112",
                                "@last": "119"
                            }},
                            "ref-text": "Denver, CO, USA, 3\u20135 June 1998",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Srinivasan",
                                    "ce:indexed-name": "Srinivasan B."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Pather",
                                    "ce:indexed-name": "Pather S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Hill",
                                    "ce:indexed-name": "Hill R."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Ansari",
                                    "ce:indexed-name": "Ansari F."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Niehaus",
                                    "ce:indexed-name": "Niehaus D."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium (Cat. No.98TB100245)"
                        },
                        "ce:source-text": "Srinivasan B. Pather S. Hill R. Ansari F. Niehaus D. A firm real-time system implementation using commercial off-the-shelf hardware and free software Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium (Cat. No.98TB100245) Denver, CO, USA 3\u20135 June 1998 112 119"
                    },
                    {
                        "ref-fulltext": "Lee B.F.D. Single Cycle 8051 Core-AT89LP Family of High Performance & Low Power Flash Microcontrollers Atmel Corporation San Jose, CA, USA 2011",
                        "@id": "23",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B23-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141842038",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Atmel Corporation, San Jose, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "B.F.D.",
                                "@_fa": "true",
                                "ce:surname": "Lee",
                                "ce:indexed-name": "Lee B.F.D."
                            }]},
                            "ref-sourcetitle": "Single Cycle 8051 Core-AT89LP Family of High Performance & Low Power Flash Microcontrollers"
                        },
                        "ce:source-text": "Lee B.F.D. Single Cycle 8051 Core-AT89LP Family of High Performance & Low Power Flash Microcontrollers Atmel Corporation San Jose, CA, USA 2011"
                    },
                    {
                        "ref-fulltext": "Bates M.P. PIC Microcontrollers: An Introduction to Microelectronics Elsevier Science Amsterdam, The Netherlands 2011",
                        "@id": "24",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B24-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85167741981",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Elsevier Science, Amsterdam, The Netherlands",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "M.P.",
                                "@_fa": "true",
                                "ce:surname": "Bates",
                                "ce:indexed-name": "Bates M.P."
                            }]},
                            "ref-sourcetitle": "PIC Microcontrollers: An Introduction to Microelectronics"
                        },
                        "ce:source-text": "Bates M.P. PIC Microcontrollers: An Introduction to Microelectronics Elsevier Science Amsterdam, The Netherlands 2011"
                    },
                    {
                        "ref-fulltext": "Zhang P. Chapter 6-programmable-logic and application-specific integrated circuits (plasic) Advanced Industrial Control Technology William Andrew Publishing Oxford, UK 2010 215 253",
                        "@id": "25",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Chapter 6-programmable-logic and application-specific integrated circuits (plasic)"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B25-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84906724303",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "215",
                                "@last": "253"
                            }},
                            "ref-text": "William Andrew Publishing, Oxford, UK",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P.",
                                "@_fa": "true",
                                "ce:surname": "Zhang",
                                "ce:indexed-name": "Zhang P."
                            }]},
                            "ref-sourcetitle": "Advanced Industrial Control Technology"
                        },
                        "ce:source-text": "Zhang P. Chapter 6-programmable-logic and application-specific integrated circuits (plasic) Advanced Industrial Control Technology William Andrew Publishing Oxford, UK 2010 215 253"
                    },
                    {
                        "ref-fulltext": "Chen D. Cong J. Pan P. FPGA Design Automation: A Survey Foundations and Trends® in Electronic Design Automation Now Publishers Inc. Hanover, MA, USA 2006",
                        "@id": "26",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "FPGA Design Automation: A Survey"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B26-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "33846207439",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Now Publishers Inc., Hanover, MA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Cong",
                                    "ce:indexed-name": "Cong J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Pan",
                                    "ce:indexed-name": "Pan P."
                                }
                            ]},
                            "ref-sourcetitle": "Foundations and Trends® in Electronic Design Automation"
                        },
                        "ce:source-text": "Chen D. Cong J. Pan P. FPGA Design Automation: A Survey Foundations and Trends® in Electronic Design Automation Now Publishers Inc. Hanover, MA, USA 2006"
                    },
                    {
                        "ref-fulltext": "Fawcett B. FPGAs as reconfigurable processing elements IEEE Circuits Devices Mag. 1996 12 8 10 10.1109/101.485906",
                        "@id": "27",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "ref-title": {"ref-titletext": "FPGAs as reconfigurable processing elements"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/101.485906",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B27-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0030101942",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "12"},
                                "pagerange": {
                                    "@first": "8",
                                    "@last": "10"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "B.",
                                "@_fa": "true",
                                "ce:surname": "Fawcett",
                                "ce:indexed-name": "Fawcett B."
                            }]},
                            "ref-sourcetitle": "IEEE Circuits Devices Mag"
                        },
                        "ce:source-text": "Fawcett B. FPGAs as reconfigurable processing elements IEEE Circuits Devices Mag. 1996 12 8 10 10.1109/101.485906"
                    },
                    {
                        "ref-fulltext": "Rodriguez-Andina J. Valdés M. Moure M. Advanced features and industrial applications of FPGAs-a review IEEE Trans. Ind. Inform. 2015 11 853 864 10.1109/TII.2015.2431223",
                        "@id": "28",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Advanced features and industrial applications of FPGAs-a review"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TII.2015.2431223",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B28-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84938584222",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "11"},
                                "pagerange": {
                                    "@first": "853",
                                    "@last": "864"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Rodriguez-Andina",
                                    "ce:indexed-name": "Rodriguez-Andina J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Valdés",
                                    "ce:indexed-name": "Valdes M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Moure",
                                    "ce:indexed-name": "Moure M."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Trans. Ind. Inform"
                        },
                        "ce:source-text": "Rodriguez-Andina J. Valdés M. Moure M. Advanced features and industrial applications of FPGAs-a review IEEE Trans. Ind. Inform. 2015 11 853 864 10.1109/TII.2015.2431223"
                    },
                    {
                        "ref-fulltext": "Mazidi M.A. Mazidi J.G. McKinlay R.D. The 8051 Microcontroller and Embedded Systems using Assembly and C 2nd ed. Pearson Education London, UK 2007",
                        "@id": "29",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B29-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "5444254456",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "2nd ed., Pearson Education, London, UK",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Mazidi",
                                    "ce:indexed-name": "Mazidi M.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Mazidi",
                                    "ce:indexed-name": "Mazidi J.G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.D.",
                                    "@_fa": "true",
                                    "ce:surname": "McKinlay",
                                    "ce:indexed-name": "McKinlay R.D."
                                }
                            ]},
                            "ref-sourcetitle": "The 8051 Microcontroller and Embedded Systems using Assembly and C"
                        },
                        "ce:source-text": "Mazidi M.A. Mazidi J.G. McKinlay R.D. The 8051 Microcontroller and Embedded Systems using Assembly and C 2nd ed. Pearson Education London, UK 2007"
                    },
                    {
                        "ref-fulltext": "Tong J.G. Anderson I.D.L. Khalid M.A.S. Soft-core processors for embedded systems Proceedings of the International Conference on Microelectronics Dhahran, Saudi Arabia 16\u201319 December 2006 170 173",
                        "@id": "30",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Soft-core processors for embedded systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B30-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "46749139503",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "170",
                                "@last": "173"
                            }},
                            "ref-text": "Dhahran, Saudi Arabia, 16\u201319 December 2006",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Tong",
                                    "ce:indexed-name": "Tong J.G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.D.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson I.D.L."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.A.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Khalid",
                                    "ce:indexed-name": "Khalid M.A.S."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the International Conference on Microelectronics"
                        },
                        "ce:source-text": "Tong J.G. Anderson I.D.L. Khalid M.A.S. Soft-core processors for embedded systems Proceedings of the International Conference on Microelectronics Dhahran, Saudi Arabia 16\u201319 December 2006 170 173"
                    },
                    {
                        "ref-fulltext": "Makowski D. Jablonski G. Perek P. Mielczarek A. Predki P. Schlarb H. Napieralsk Firmware upgrade in xTCA systems IEEE Trans. Nucl. Sci. 2013 60 3639 3646 10.1109/TNS.2013.2275073",
                        "@id": "31",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Firmware upgrade in xTCA systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TNS.2013.2275073",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B31-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84885958633",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "60"},
                                "pagerange": {
                                    "@first": "3639",
                                    "@last": "3646"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Makowski",
                                    "ce:indexed-name": "Makowski D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Jablonski",
                                    "ce:indexed-name": "Jablonski G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Perek",
                                    "ce:indexed-name": "Perek P."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Mielczarek",
                                    "ce:indexed-name": "Mielczarek A."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Predki",
                                    "ce:indexed-name": "Predki P."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Schlarb",
                                    "ce:indexed-name": "Schlarb H."
                                },
                                {
                                    "@seq": "7",
                                    "@_fa": "true",
                                    "ce:surname": "Napieralsk",
                                    "ce:indexed-name": "Napieralsk"
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Trans. Nucl. Sci"
                        },
                        "ce:source-text": "Makowski D. Jablonski G. Perek P. Mielczarek A. Predki P. Schlarb H. Napieralsk Firmware upgrade in xTCA systems IEEE Trans. Nucl. Sci. 2013 60 3639 3646 10.1109/TNS.2013.2275073"
                    },
                    {
                        "ref-fulltext": "Kuon I. Rose J. Measuring the gap between FPGAs and ASICs Trans. Comp.-Aided Des. Integ. Cir. Sys. 2007 26 203 215 10.1109/TCAD.2006.884574",
                        "@id": "32",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "Measuring the gap between FPGAs and ASICs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TCAD.2006.884574",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B32-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "33846634193",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "26"},
                                "pagerange": {
                                    "@first": "203",
                                    "@last": "215"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Kuon",
                                    "ce:indexed-name": "Kuon I."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Rose",
                                    "ce:indexed-name": "Rose J."
                                }
                            ]},
                            "ref-sourcetitle": "Trans. Comp.-Aided Des. Integ. Cir. Sys"
                        },
                        "ce:source-text": "Kuon I. Rose J. Measuring the gap between FPGAs and ASICs Trans. Comp.-Aided Des. Integ. Cir. Sys. 2007 26 203 215 10.1109/TCAD.2006.884574"
                    },
                    {
                        "ref-fulltext": "Lysecky R. Vahid F. A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning Des. Autom. Test Eur. 2005 1 18 23",
                        "@id": "33",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-title": {"ref-titletext": "A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B33-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "24944503384",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "18",
                                    "@last": "23"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Lysecky",
                                    "ce:indexed-name": "Lysecky R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Vahid",
                                    "ce:indexed-name": "Vahid F."
                                }
                            ]},
                            "ref-sourcetitle": "Des. Autom. Test Eur"
                        },
                        "ce:source-text": "Lysecky R. Vahid F. A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning Des. Autom. Test Eur. 2005 1 18 23"
                    },
                    {
                        "ref-fulltext": "Teubner J. Woods L. Data processing on FPGAs Synth. Lect. Data Manag. 2013 5 1 118",
                        "@id": "34",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Data processing on FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B34-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84940838004",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "5"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "118"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Teubner",
                                    "ce:indexed-name": "Teubner J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Woods",
                                    "ce:indexed-name": "Woods L."
                                }
                            ]},
                            "ref-sourcetitle": "Synth. Lect. Data Manag"
                        },
                        "ce:source-text": "Teubner J. Woods L. Data processing on FPGAs Synth. Lect. Data Manag. 2013 5 1 118"
                    },
                    {
                        "ref-fulltext": "Adhangale V. Daruwala R. Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology Int. J. Comput. Appl. 2013 63 5 10 10.5120/10548-4956",
                        "@id": "35",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.5120/10548-4956",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B35-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84886863476",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "63"},
                                "pagerange": {
                                    "@first": "5",
                                    "@last": "10"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Adhangale",
                                    "ce:indexed-name": "Adhangale V."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Daruwala",
                                    "ce:indexed-name": "Daruwala R."
                                }
                            ]},
                            "ref-sourcetitle": "Int. J. Comput. Appl"
                        },
                        "ce:source-text": "Adhangale V. Daruwala R. Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology Int. J. Comput. Appl. 2013 63 5 10 10.5120/10548-4956"
                    },
                    {
                        "ref-fulltext": "Cofer R. Harding B.F. Chapter 14-embedded processing cores Rapid System Prototyping with FPGAs, ser. Embedded Technology Cofer R. Harding B.F. Newnes Burlington, VT, USA 2006 185 209",
                        "@id": "36",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Chapter 14-embedded processing cores"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B36-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85109806526",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "185",
                                "@last": "209"
                            }},
                            "ref-text": "Cofer R., Harding B.F., (eds), Newnes, Bington, VT, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Cofer",
                                    "ce:indexed-name": "Cofer R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Harding",
                                    "ce:indexed-name": "Harding B.F."
                                }
                            ]},
                            "ref-sourcetitle": "Rapid System Prototyping with FPGAs, ser. Embedded Technology"
                        },
                        "ce:source-text": "Cofer R. Harding B.F. Chapter 14-embedded processing cores Rapid System Prototyping with FPGAs, ser. Embedded Technology Cofer R. Harding B.F. Newnes Burlington, VT, USA 2006 185 209"
                    },
                    {
                        "ref-fulltext": "Wang J. Real-Time Embedded Systems 1st ed. Wiley Publishing Hoboken, NJ, USA 2014",
                        "@id": "37",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B37-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85053897616",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "1st ed., Wiley Publishing, Hoboken, NJ, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Wang",
                                "ce:indexed-name": "Wang J."
                            }]},
                            "ref-sourcetitle": "Real-Time Embedded Systems"
                        },
                        "ce:source-text": "Wang J. Real-Time Embedded Systems 1st ed. Wiley Publishing Hoboken, NJ, USA 2014"
                    },
                    {
                        "ref-fulltext": "Romeo D. LaMagna J. Hogan I. Squire J.C. An introduction to soft-core processors and a biomedical application IEEE Potentials 2018 37 13 18 10.1109/MPOT.2017.2733341",
                        "@id": "38",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "An introduction to soft-core processors and a biomedical application"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/MPOT.2017.2733341",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B38-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85043520268",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "37"},
                                "pagerange": {
                                    "@first": "13",
                                    "@last": "18"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Romeo",
                                    "ce:indexed-name": "Romeo D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "LaMagna",
                                    "ce:indexed-name": "LaMagna J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Hogan",
                                    "ce:indexed-name": "Hogan I."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Squire",
                                    "ce:indexed-name": "Squire J.C."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Potentials"
                        },
                        "ce:source-text": "Romeo D. LaMagna J. Hogan I. Squire J.C. An introduction to soft-core processors and a biomedical application IEEE Potentials 2018 37 13 18 10.1109/MPOT.2017.2733341"
                    },
                    {
                        "ref-fulltext": "Abdelfatah W. Georgy J. Iqbal U. Noureldin A. FPGA-based real-time embedded system for RISS/GPS integrated navigation Sensors 2012 12 115 147 10.3390/s120100115 22368460",
                        "@id": "39",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "FPGA-based real-time embedded system for RISS/GPS integrated navigation"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.3390/s120100115",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B39-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84856247848",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "12"},
                                "pagerange": {
                                    "@first": "115",
                                    "@last": "147"
                                }
                            },
                            "ref-text": "22368460",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Abdelfatah",
                                    "ce:indexed-name": "Abdelfatah W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Georgy",
                                    "ce:indexed-name": "Georgy J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "U.",
                                    "@_fa": "true",
                                    "ce:surname": "Iqbal",
                                    "ce:indexed-name": "Iqbal U."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Noureldin",
                                    "ce:indexed-name": "Noureldin A."
                                }
                            ]},
                            "ref-sourcetitle": "Sensors"
                        },
                        "ce:source-text": "Abdelfatah W. Georgy J. Iqbal U. Noureldin A. FPGA-based real-time embedded system for RISS/GPS integrated navigation Sensors 2012 12 115 147 10.3390/s120100115 22368460"
                    },
                    {
                        "ref-fulltext": "Fons F. Fons M. Cantó E. López M. Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: A case study oriented to biometric recognition applications J. Real-Time Image Process. 2013 8 229 251 10.1007/s11554-010-0186-1",
                        "@id": "40",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: A case study oriented to biometric recognition applications"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1007/s11554-010-0186-1",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B40-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84881611903",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "8"},
                                "pagerange": {
                                    "@first": "229",
                                    "@last": "251"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Fons",
                                    "ce:indexed-name": "Fons F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Fons",
                                    "ce:indexed-name": "Fons M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Cantó",
                                    "ce:indexed-name": "Canto E."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "López",
                                    "ce:indexed-name": "Lopez M."
                                }
                            ]},
                            "ref-sourcetitle": "J. Real-Time Image Process"
                        },
                        "ce:source-text": "Fons F. Fons M. Cantó E. López M. Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: A case study oriented to biometric recognition applications J. Real-Time Image Process. 2013 8 229 251 10.1007/s11554-010-0186-1"
                    },
                    {
                        "ref-fulltext": "Slater F. A Guide to RISC Microprocessors Academic Press San Diego, CA, USA 1992",
                        "@id": "41",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1992"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B41-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85024613473",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Academic Press, San Diego, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "F.",
                                "@_fa": "true",
                                "ce:surname": "Slater",
                                "ce:indexed-name": "Slater F."
                            }]},
                            "ref-sourcetitle": "A Guide to RISC Microprocessors"
                        },
                        "ce:source-text": "Slater F. A Guide to RISC Microprocessors Academic Press San Diego, CA, USA 1992"
                    },
                    {
                        "ref-fulltext": "Patterson D.A. Sequin C.H. RISC I: A Reduced Instruction set VLSI computer Proceedings of the 8th Annual Symposium on Computer Architecture Minneapolis, MN, USA 12\u201314 May 1981 443 457",
                        "@id": "42",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "RISC I: A Reduced Instruction set VLSI computer"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B42-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85054885727",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "443",
                                "@last": "457"
                            }},
                            "ref-text": "Minneapolis, MN, USA, 12\u201314 May 1981",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Patterson",
                                    "ce:indexed-name": "Patterson D.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Sequin",
                                    "ce:indexed-name": "Sequin C.H."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 8th Annual Symposium on Computer Architecture"
                        },
                        "ce:source-text": "Patterson D.A. Sequin C.H. RISC I: A Reduced Instruction set VLSI computer Proceedings of the 8th Annual Symposium on Computer Architecture Minneapolis, MN, USA 12\u201314 May 1981 443 457"
                    },
                    {
                        "ref-fulltext": "Harris D.M. Harris S.L. Digital Design and Computer Architecture 2nd ed. Elsewier Waltham, MA, USA 2013",
                        "@id": "43",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B43-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84886454909",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "2nd ed., Elsewier, Waltham, MA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Harris",
                                    "ce:indexed-name": "Harris D.M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Harris",
                                    "ce:indexed-name": "Harris S.L."
                                }
                            ]},
                            "ref-sourcetitle": "Digital Design and Computer Architecture"
                        },
                        "ce:source-text": "Harris D.M. Harris S.L. Digital Design and Computer Architecture 2nd ed. Elsewier Waltham, MA, USA 2013"
                    },
                    {
                        "ref-fulltext": "Sprangle E. Carmean D. Increasing processor performance by implementing deeper pipelines Proceedings of the 29th Annual International Symposium on Computer Architecture Washington, DC, USA 25\u201329 May 2002 25 34",
                        "@id": "44",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Increasing processor performance by implementing deeper pipelines"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B44-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0036296819",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "25",
                                "@last": "34"
                            }},
                            "ref-text": "Washington, DC, USA, 25\u201329 May 2002",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Sprangle",
                                    "ce:indexed-name": "Sprangle E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Carmean",
                                    "ce:indexed-name": "Carmean D."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 29th Annual International Symposium on Computer Architecture"
                        },
                        "ce:source-text": "Sprangle E. Carmean D. Increasing processor performance by implementing deeper pipelines Proceedings of the 29th Annual International Symposium on Computer Architecture Washington, DC, USA 25\u201329 May 2002 25 34"
                    },
                    {
                        "ref-fulltext": "Hrishikesh M.S. Jouppi N.P. Farkas K.I. Burger D. Keckler S.W. Shivakumar P. The optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays Proceedings of the 29th Annual International Symposium on Computer Architecture Washington, DC, USA 25\u201329 May 2002 14 24",
                        "@id": "45",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "The optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B45-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0036287089",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "14",
                                "@last": "24"
                            }},
                            "ref-text": "Washington, DC, USA, 25\u201329 May 2002",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Hrishikesh",
                                    "ce:indexed-name": "Hrishikesh M.S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "N.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Jouppi",
                                    "ce:indexed-name": "Jouppi N.P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.I.",
                                    "@_fa": "true",
                                    "ce:surname": "Farkas",
                                    "ce:indexed-name": "Farkas K.I."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Burger",
                                    "ce:indexed-name": "Burger D."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "S.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Keckler",
                                    "ce:indexed-name": "Keckler S.W."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Shivakumar",
                                    "ce:indexed-name": "Shivakumar P."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 29th Annual International Symposium on Computer Architecture"
                        },
                        "ce:source-text": "Hrishikesh M.S. Jouppi N.P. Farkas K.I. Burger D. Keckler S.W. Shivakumar P. The optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays Proceedings of the 29th Annual International Symposium on Computer Architecture Washington, DC, USA 25\u201329 May 2002 14 24"
                    },
                    {
                        "ref-fulltext": "Hartstein A. Puzak T.R. Optimum power/performance pipeline depth Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture Washington, DC, USA 3\u20135 December 2003 117 125",
                        "@id": "46",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Optimum power/performance pipeline depth"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B46-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "16244388785",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "117",
                                "@last": "125"
                            }},
                            "ref-text": "Washington, DC, USA, 3\u20135 December 2003",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Hartstein",
                                    "ce:indexed-name": "Hartstein A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "T.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Puzak",
                                    "ce:indexed-name": "Puzak T.R."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture"
                        },
                        "ce:source-text": "Hartstein A. Puzak T.R. Optimum power/performance pipeline depth Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture Washington, DC, USA 3\u20135 December 2003 117 125"
                    },
                    {
                        "ref-fulltext": "Patterson D.A. Hennessy J.L. Computer Organization and Design RISC-V Edition: The Hardware Software Interface 1st ed. Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2017",
                        "@id": "47",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B47-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0003719406",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "1st ed., Morgan Kaufmann Publishers Inc., San Francisco, CA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Patterson",
                                    "ce:indexed-name": "Patterson D.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Hennessy",
                                    "ce:indexed-name": "Hennessy J.L."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Organization and Design RISC-V Edition: The Hardware Software Interface"
                        },
                        "ce:source-text": "Patterson D.A. Hennessy J.L. Computer Organization and Design RISC-V Edition: The Hardware Software Interface 1st ed. Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2017"
                    },
                    {
                        "ref-fulltext": "Cortex-R4 and Cortex-R4F Technical Reference Manual, Revision: r1p4 ARM Limited Cambridge, UK 2011",
                        "@id": "48",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B48-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141841737",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "ARM Limited, Cambridge, UK",
                            "ref-sourcetitle": "Cortex-R4 and Cortex-R4F Technical Reference Manual, Revision: r1p4"
                        },
                        "ce:source-text": "Cortex-R4 and Cortex-R4F Technical Reference Manual, Revision: r1p4 ARM Limited Cambridge, UK 2011"
                    },
                    {
                        "ref-fulltext": "Boute R. The binary decision machine as programmable controller Euromicro Newsl. 1976 2 16 22 10.1016/0303-1268(76)90033-X",
                        "@id": "49",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1976"},
                            "ref-title": {"ref-titletext": "The binary decision machine as programmable controller"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/0303-1268(76)90033-X",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B49-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "49549133345",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2"},
                                "pagerange": {
                                    "@first": "16",
                                    "@last": "22"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "R.",
                                "@_fa": "true",
                                "ce:surname": "Boute",
                                "ce:indexed-name": "Boute R."
                            }]},
                            "ref-sourcetitle": "Euromicro Newsl"
                        },
                        "ce:source-text": "Boute R. The binary decision machine as programmable controller Euromicro Newsl. 1976 2 16 22 10.1016/0303-1268(76)90033-X"
                    },
                    {
                        "ref-fulltext": "Nebel W. Mermet J. Low Power Design in Deep Submicron Electronics Springer Berlin/Heidelberg, Germany 1997 Volume 337",
                        "@id": "50",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1997"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B50-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0003558122",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {"@volume": "337"}},
                            "ref-text": "Springer, Berlin/Heidelberg, Germany",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Nebel",
                                    "ce:indexed-name": "Nebel W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Mermet",
                                    "ce:indexed-name": "Mermet J."
                                }
                            ]},
                            "ref-sourcetitle": "Low Power Design in Deep Submicron Electronics"
                        },
                        "ce:source-text": "Nebel W. Mermet J. Low Power Design in Deep Submicron Electronics Springer Berlin/Heidelberg, Germany 1997 Volume 337"
                    },
                    {
                        "ref-fulltext": "Piguet C. Binary-decision and RISC-like machines for semicustom design Microprocess. Microsyst. 1990 14 231 239 10.1016/0141-9331(90)90083-8",
                        "@id": "51",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1990"},
                            "ref-title": {"ref-titletext": "Binary-decision and RISC-like machines for semicustom design"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/0141-9331(90)90083-8",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B51-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0025434903",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "14"},
                                "pagerange": {
                                    "@first": "231",
                                    "@last": "239"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.",
                                "@_fa": "true",
                                "ce:surname": "Piguet",
                                "ce:indexed-name": "Piguet C."
                            }]},
                            "ref-sourcetitle": "Microprocess. Microsyst"
                        },
                        "ce:source-text": "Piguet C. Binary-decision and RISC-like machines for semicustom design Microprocess. Microsyst. 1990 14 231 239 10.1016/0141-9331(90)90083-8"
                    },
                    {
                        "ref-fulltext": "Dennis D.K. Priyam A. Virk S.S. Agrawal S. Sharma T. Mondal A. Ray K.C. Single cycle risc-v micro architecture processor and its fpga prototype Proceedings of the 7th International Symposium on Embedded Computing and System Design (ISED) NIT Durgapur, India 18\u201320 December 2017 1 5",
                        "@id": "52",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Single cycle risc-v micro architecture processor and its fpga prototype"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B52-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85050701244",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "5"
                            }},
                            "ref-text": "NIT Durgapur, India, 18\u201320 December 2017",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.K.",
                                    "@_fa": "true",
                                    "ce:surname": "Dennis",
                                    "ce:indexed-name": "Dennis D.K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Priyam",
                                    "ce:indexed-name": "Priyam A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Virk",
                                    "ce:indexed-name": "Virk S.S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Agrawal",
                                    "ce:indexed-name": "Agrawal S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Sharma",
                                    "ce:indexed-name": "Sharma T."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Mondal",
                                    "ce:indexed-name": "Mondal A."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "K.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Ray",
                                    "ce:indexed-name": "Ray K.C."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 7th International Symposium on Embedded Computing and System Design (ISED)"
                        },
                        "ce:source-text": "Dennis D.K. Priyam A. Virk S.S. Agrawal S. Sharma T. Mondal A. Ray K.C. Single cycle risc-v micro architecture processor and its fpga prototype Proceedings of the 7th International Symposium on Embedded Computing and System Design (ISED) NIT Durgapur, India 18\u201320 December 2017 1 5"
                    },
                    {
                        "ref-fulltext": "Shen J.P. Lipasti M.H. Modern Processor Design: Fundamentals of Superscalar Processors Waveland Press Long Grove, IL, USA 2013",
                        "@id": "53",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B53-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0142204066",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Waveland Press, Long Grove, IL, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Shen",
                                    "ce:indexed-name": "Shen J.P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Lipasti",
                                    "ce:indexed-name": "Lipasti M.H."
                                }
                            ]},
                            "ref-sourcetitle": "Modern Processor Design: Fundamentals of Superscalar Processors"
                        },
                        "ce:source-text": "Shen J.P. Lipasti M.H. Modern Processor Design: Fundamentals of Superscalar Processors Waveland Press Long Grove, IL, USA 2013"
                    },
                    {
                        "ref-fulltext": "Heath S. Microprocessor Architectures RISC, CISC and DSP 2nd ed. Butterworth-Heinemann Ltd. Oxford, UK 1995",
                        "@id": "54",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1995"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B54-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0013010189",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "2nd ed., Butterworth-Heinemann Ltd., Oxford, UK",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.",
                                "@_fa": "true",
                                "ce:surname": "Heath",
                                "ce:indexed-name": "Heath S."
                            }]},
                            "ref-sourcetitle": "Microprocessor Architectures RISC, CISC and DSP"
                        },
                        "ce:source-text": "Heath S. Microprocessor Architectures RISC, CISC and DSP 2nd ed. Butterworth-Heinemann Ltd. Oxford, UK 1995"
                    },
                    {
                        "ref-fulltext": "Tucker A.B. Computer Science Handbook 2nd ed. Chapman & Hall London, UK CRC Boca Raton, FL, USA 2004",
                        "@id": "55",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B55-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "33644526413",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "2nd ed., Chapman & Hall, London, UK, CRC, Boca Raton, FL, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "A.B.",
                                "@_fa": "true",
                                "ce:surname": "Tucker",
                                "ce:indexed-name": "Tucker A.B."
                            }]},
                            "ref-sourcetitle": "Computer Science Handbook"
                        },
                        "ce:source-text": "Tucker A.B. Computer Science Handbook 2nd ed. Chapman & Hall London, UK CRC Boca Raton, FL, USA 2004"
                    },
                    {
                        "ref-fulltext": "Furber S.B. VLSI RISC Architecture and Organization CRC Press Boca Raton, FL, USA 1989",
                        "@id": "56",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1989"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B56-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85051955490",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "CRC Press, Boca Raton, FL, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.B.",
                                "@_fa": "true",
                                "ce:surname": "Furber",
                                "ce:indexed-name": "Furber S.B."
                            }]},
                            "ref-sourcetitle": "VLSI RISC Architecture and Organization"
                        },
                        "ce:source-text": "Furber S.B. VLSI RISC Architecture and Organization CRC Press Boca Raton, FL, USA 1989"
                    },
                    {
                        "ref-fulltext": "Radin G. The 801 minicomputer SIGARCH Comput. Archit. News 1982 10 39 47 10.1145/964750.801824",
                        "@id": "57",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1982"},
                            "ref-title": {"ref-titletext": "The 801 minicomputer"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/964750.801824",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B57-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85049239482",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "10"},
                                "pagerange": {
                                    "@first": "39",
                                    "@last": "47"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "G.",
                                "@_fa": "true",
                                "ce:surname": "Radin",
                                "ce:indexed-name": "Radin G."
                            }]},
                            "ref-sourcetitle": "SIGARCH Comput. Archit. News"
                        },
                        "ce:source-text": "Radin G. The 801 minicomputer SIGARCH Comput. Archit. News 1982 10 39 47 10.1145/964750.801824"
                    },
                    {
                        "ref-fulltext": "Catanzaro B.J. The SPARC Technical Papers Springer San Diego, CA, USA 1991",
                        "@id": "58",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1991"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B58-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0004594622",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Springer, San Diego, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "B.J.",
                                "@_fa": "true",
                                "ce:surname": "Catanzaro",
                                "ce:indexed-name": "Catanzaro B.J."
                            }]},
                            "ref-sourcetitle": "The SPARC Technical Papers"
                        },
                        "ce:source-text": "Catanzaro B.J. The SPARC Technical Papers Springer San Diego, CA, USA 1991"
                    },
                    {
                        "ref-fulltext": "David T.G. Weaver L. The SPARC Architecture Manual (Version 9) Prentice-Hall, Inc. Englewood Cliffs, NJ, USA 1994",
                        "@id": "59",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1994"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B59-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0004328283",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Prentice-Hall, Inc., Englewood Cliffs, NJ, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.G.",
                                    "@_fa": "true",
                                    "ce:surname": "David",
                                    "ce:indexed-name": "David T.G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Weaver",
                                    "ce:indexed-name": "Weaver L."
                                }
                            ]},
                            "ref-sourcetitle": "The SPARC Architecture Manual (Version 9)"
                        },
                        "ce:source-text": "David T.G. Weaver L. The SPARC Architecture Manual (Version 9) Prentice-Hall, Inc. Englewood Cliffs, NJ, USA 1994"
                    },
                    {
                        "ref-fulltext": "Sweetman D. See MIPS Run Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 1999",
                        "@id": "60",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B60-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0013267011",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Morgan Kaufmann Publishers Inc., San Francisco, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "D.",
                                "@_fa": "true",
                                "ce:surname": "Sweetman",
                                "ce:indexed-name": "Sweetman D."
                            }]},
                            "ref-sourcetitle": "See MIPS Run"
                        },
                        "ce:source-text": "Sweetman D. See MIPS Run Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 1999"
                    },
                    {
                        "ref-fulltext": "Price C. MIPS IV Instruction Set-Revision 3.2 MIPS Technologies, Inc. Sunnyvale, CA, USA 1995",
                        "@id": "61",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1995"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B61-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0003882670",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "MIPS Technologies, Inc., Sunnyvale, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.",
                                "@_fa": "true",
                                "ce:surname": "Price",
                                "ce:indexed-name": "Price C."
                            }]},
                            "ref-sourcetitle": "MIPS IV Instruction Set-Revision 3.2"
                        },
                        "ce:source-text": "Price C. MIPS IV Instruction Set-Revision 3.2 MIPS Technologies, Inc. Sunnyvale, CA, USA 1995"
                    },
                    {
                        "ref-fulltext": "MIPS32®M4K™ Processor Core Software User\u2019s Manual-Revision 02.03 MIPS Technologies, Inc. Sunnyvale, CA, USA 2008",
                        "@id": "62",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B62-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141876626",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "MIPS Technologies, Inc., Sunnyvale, CA, USA",
                            "ref-sourcetitle": "MIPS32®M4K™ Processor Core Software User\u2019s Manual-Revision 02.03"
                        },
                        "ce:source-text": "MIPS32® M4K™ Processor Core Software User\u2019s Manual-Revision 02.03 MIPS Technologies, Inc. Sunnyvale, CA, USA 2008"
                    },
                    {
                        "ref-fulltext": "MIPS®Architecture for Programmers Volume I-A: Introduction to the MIPS32®Architecture Revision 6.01 MIPS Technologies Inc. Sunnyvale, CA, USA 2014",
                        "@id": "63",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B63-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141830834",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "MIPS Technologies Inc., Sunnyvale, CA, USA",
                            "ref-sourcetitle": "MIPS®Architecture for Programmers Volume I-A: Introduction to the MIPS32®Architecture Revision 6.01"
                        },
                        "ce:source-text": "MIPS® Architecture for Programmers Volume I-A: Introduction to the MIPS32® Architecture Revision 6.01 MIPS Technologies Inc. Sunnyvale, CA, USA 2014"
                    },
                    {
                        "ref-fulltext": "Sloss A.N. Symes D. Wright C. ARM System Developer\u2019s Guide: Designing and Optimizing System Software Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2004",
                        "@id": "64",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B64-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "22944475131",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Morgan Kaufmann Publishers Inc., San Francisco, CA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.N.",
                                    "@_fa": "true",
                                    "ce:surname": "Sloss",
                                    "ce:indexed-name": "Sloss A.N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Symes",
                                    "ce:indexed-name": "Symes D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Wright",
                                    "ce:indexed-name": "Wright C."
                                }
                            ]},
                            "ref-sourcetitle": "ARM System Developer\u2019s Guide: Designing and Optimizing System Software"
                        },
                        "ce:source-text": "Sloss A.N. Symes D. Wright C. ARM System Developer\u2019s Guide: Designing and Optimizing System Software Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2004"
                    },
                    {
                        "ref-fulltext": "ARM7TDMI Technical Reference Manual. ARM DDI 0029G ARM Limited Cambridge, UK 2001",
                        "@id": "65",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2001"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B65-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "33749408607",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "ARM Limited, Cambridge, UK",
                            "ref-sourcetitle": "ARM7TDMI Technical Reference Manual. ARM DDI 0029G"
                        },
                        "ce:source-text": "ARM7TDMI Technical Reference Manual. ARM DDI 0029G ARM Limited Cambridge, UK 2001"
                    },
                    {
                        "ref-fulltext": "ARM9TDMI (Rev 3) Technical Reference Manual. ARM DDI 0180A ARM Limited Cambridge, UK 2000",
                        "@id": "66",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B66-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141867690",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "ARM Limited, Cambridge, UK",
                            "ref-sourcetitle": "ARM9TDMI (Rev 3) Technical Reference Manual. ARM DDI 0180A"
                        },
                        "ce:source-text": "ARM9TDMI (Rev 3) Technical Reference Manual. ARM DDI 0180A ARM Limited Cambridge, UK 2000"
                    },
                    {
                        "ref-fulltext": "SiFive E31 Manual v19.05 SiFive Inc. San Mateo, CA, USA 2019",
                        "@id": "67",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B67-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141829456",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "SiFive Inc., San Mateo, CA, USA",
                            "ref-sourcetitle": "SiFive E31 Manual v19.05"
                        },
                        "ce:source-text": "SiFive E31 Manual v19.05 SiFive Inc. San Mateo, CA, USA 2019"
                    },
                    {
                        "ref-fulltext": "Arm C. Masgonty J.-M. Piguet C. Double-latch clocking scheme for low-power IP cores Integrated Circuit Design Soudris D. Pirsch P. Barke E. Springer Berlin/Heidelberg, Germany 2000 217 224",
                        "@id": "68",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "Double-latch clocking scheme for low-power IP cores"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B68-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84944203696",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "217",
                                "@last": "224"
                            }},
                            "ref-text": "Soudris D., Pirsch P., Barke E., (eds), Springer, Berlin/Heidelberg, Germany",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Arm",
                                    "ce:indexed-name": "Arm C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.-M.",
                                    "@_fa": "true",
                                    "ce:surname": "Masgonty",
                                    "ce:indexed-name": "Masgonty J.-M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Piguet",
                                    "ce:indexed-name": "Piguet C."
                                }
                            ]},
                            "ref-sourcetitle": "Integrated Circuit Design"
                        },
                        "ce:source-text": "Arm C. Masgonty J.-M. Piguet C. Double-latch clocking scheme for low-power IP cores Integrated Circuit Design Soudris D. Pirsch P. Barke E. Springer Berlin/Heidelberg, Germany 2000 217 224"
                    },
                    {
                        "ref-fulltext": "Piguet C. Masgonty J. Arm C. Durand S. Schneider T. Rampogna F. Scarnera C. Iseli C. Bardyn J. Pache R. et al. Low-power design of 8-b embedded CoolRISC microcontroller cores IEEE J. Solid-State Circuits 1997 32 1067 1078 10.1109/4.597297",
                        "@id": "69",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1997"},
                            "ref-title": {"ref-titletext": "Low-power design of 8-b embedded CoolRISC microcontroller cores"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/4.597297",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "B69-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0031192292",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "32"},
                                "pagerange": {
                                    "@first": "1067",
                                    "@last": "1078"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Piguet",
                                        "ce:indexed-name": "Piguet C."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Masgonty",
                                        "ce:indexed-name": "Masgonty J."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Arm",
                                        "ce:indexed-name": "Arm C."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Durand",
                                        "ce:indexed-name": "Durand S."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "T.",
                                        "@_fa": "true",
                                        "ce:surname": "Schneider",
                                        "ce:indexed-name": "Schneider T."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "F.",
                                        "@_fa": "true",
                                        "ce:surname": "Rampogna",
                                        "ce:indexed-name": "Rampogna F."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Scarnera",
                                        "ce:indexed-name": "Scarnera C."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Iseli",
                                        "ce:indexed-name": "Iseli C."
                                    },
                                    {
                                        "@seq": "9",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Bardyn",
                                        "ce:indexed-name": "Bardyn J."
                                    },
                                    {
                                        "@seq": "10",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Pache",
                                        "ce:indexed-name": "Pache R."
                                    }
                                ],
                                "et-al": null
                            },
                            "ref-sourcetitle": "IEEE J. Solid-State Circuits"
                        },
                        "ce:source-text": "Piguet C. Masgonty J. Arm C. Durand S. Schneider T. Rampogna F. Scarnera C. Iseli C. Bardyn J. Pache R. et al. Low-power design of 8-b embedded CoolRISC microcontroller cores IEEE J. Solid-State Circuits 1997 32 1067 1078 10.1109/4.597297"
                    },
                    {
                        "ref-fulltext": "Chapman K. KCPSM3 8-Bit Micro Controller for Spartan-3, Virtex-II and Virtex-II PRO Xilinx San Jose, CA, USA 2003",
                        "@id": "70",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B70-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "77955147483",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Xilinx, San Jose, CA, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "K.",
                                "@_fa": "true",
                                "ce:surname": "Chapman",
                                "ce:indexed-name": "Chapman K."
                            }]},
                            "ref-sourcetitle": "KCPSM3 8-Bit Micro Controller for Spartan-3, Virtex-II and Virtex-II PRO"
                        },
                        "ce:source-text": "Chapman K. KCPSM3 8-Bit Micro Controller for Spartan-3, Virtex-II and Virtex-II PRO Xilinx San Jose, CA, USA 2003"
                    },
                    {
                        "ref-fulltext": "AN 307: Intel®FPGA Design Flow for Xilinx* Users-Updated for Intel®Quartus®Prime Design Suite: 17.1 Intel Santa Clara, CA, USA 2018",
                        "@id": "71",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B71-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141856975",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Intel, Santa Clara, CA, USA",
                            "ref-sourcetitle": "AN 307: Intel®FPGA Design Flow for Xilinx* Users-Updated for Intel®Quartus®Prime Design Suite: 17.1"
                        },
                        "ce:source-text": "AN 307: Intel® FPGA Design Flow for Xilinx* Users-Updated for Intel® Quartus® Prime Design Suite: 17.1 Intel Santa Clara, CA, USA 2018"
                    },
                    {
                        "ref-fulltext": "Merchant F. Pujari S. Patil M. Platform Independent 8-bit Soft-core for SoPC Proceedings of the International MultiConference of Engineers and Computer Scientists Hong Kong, China 18\u201320 March 2009 Volume 2",
                        "@id": "72",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Platform Independent 8-bit Soft-core for SoPC"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B72-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84875854984",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {"@volume": "2"}},
                            "ref-text": "Hong Kong, China, 18\u201320 March 2009",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Merchant",
                                    "ce:indexed-name": "Merchant F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Pujari",
                                    "ce:indexed-name": "Pujari S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Patil",
                                    "ce:indexed-name": "Patil M."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the International MultiConference of Engineers and Computer Scientists"
                        },
                        "ce:source-text": "Merchant F. Pujari S. Patil M. Platform Independent 8-bit Soft-core for SoPC Proceedings of the International MultiConference of Engineers and Computer Scientists Hong Kong, China 18\u201320 March 2009 Volume 2"
                    },
                    {
                        "ref-fulltext": "Xilinx 7 Series FPGA Libraries Guide for Schematic Designs-UG799 (v 13.2) Xilinx San Jose, CA, USA 2011",
                        "@id": "73",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B73-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141879719",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Xilinx, San Jose, CA, USA",
                            "ref-sourcetitle": "Xilinx 7 Series FPGA Libraries Guide for Schematic Designs-UG799 (v 13.2)"
                        },
                        "ce:source-text": "Xilinx 7 Series FPGA Libraries Guide for Schematic Designs-UG799 (v 13.2) Xilinx San Jose, CA, USA 2011"
                    },
                    {
                        "ref-fulltext": "McGeer P.C. Sanghavi J.V. Brayton R.K. Vicentelli A.L.S. Espresso-signature: A new exact minimizer for logic functions IEEE Trans. Very Large Scale Integr. Syst. 1993 1 432 440",
                        "@id": "74",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1993"},
                            "ref-title": {"ref-titletext": "Espresso-signature: A new exact minimizer for logic functions"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B74-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0027832241",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "432",
                                    "@last": "440"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.C.",
                                    "@_fa": "true",
                                    "ce:surname": "McGeer",
                                    "ce:indexed-name": "McGeer P.C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Sanghavi",
                                    "ce:indexed-name": "Sanghavi J.V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.K.",
                                    "@_fa": "true",
                                    "ce:surname": "Brayton",
                                    "ce:indexed-name": "Brayton R.K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.L.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Vicentelli",
                                    "ce:indexed-name": "Vicentelli A.L.S."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Trans. Very Large Scale Integr. Syst"
                        },
                        "ce:source-text": "McGeer P.C. Sanghavi J.V. Brayton R.K. Vicentelli A.L.S. Espresso-signature: A new exact minimizer for logic functions IEEE Trans. Very Large Scale Integr. Syst. 1993 1 432 440"
                    },
                    {
                        "ref-fulltext": "Yu P. Schaumont P. Executing Hardware as Parallel Software for PicoBlaze Networks Proceedings of the International Conference on Field Programmable Logic and Applications Madrid, Spain 28\u201330 August 2006 1 6",
                        "@id": "75",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Executing Hardware as Parallel Software for PicoBlaze Networks"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B75-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "46249108553",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "6"
                            }},
                            "ref-text": "Madrid, Spain, 28\u201330 August 2006",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Yu",
                                    "ce:indexed-name": "Yu P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Schaumont",
                                    "ce:indexed-name": "Schaumont P."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the International Conference on Field Programmable Logic and Applications"
                        },
                        "ce:source-text": "Yu P. Schaumont P. Executing Hardware as Parallel Software for PicoBlaze Networks Proceedings of the International Conference on Field Programmable Logic and Applications Madrid, Spain 28\u201330 August 2006 1 6"
                    },
                    {
                        "ref-fulltext": "Gonultas B.M. Yaman I. Sari T.T. PicoTETRIS Project Available online: https://github.com/gonultasbu/PicoTETRIS (accessed on 1 February 2022)",
                        "@id": "76",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/gonultasbu/PicoTETRIS",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B76-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85141862030",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Available online",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Gonultas",
                                    "ce:indexed-name": "Gonultas B.M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Yaman",
                                    "ce:indexed-name": "Yaman I."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "T.T.",
                                    "@_fa": "true",
                                    "ce:surname": "Sari",
                                    "ce:indexed-name": "Sari T.T."
                                }
                            ]},
                            "ref-sourcetitle": "PicoTETRIS Project"
                        },
                        "ce:source-text": "Gonultas B.M. Yaman I. Sari T.T. PicoTETRIS Project Available online: https://github.com/gonultasbu/PicoTETRIS (accessed on 1 February 2022)"
                    },
                    {
                        "ref-fulltext": "Ali E. Pora W. Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors Proceedings of the 8th International Electrical Engineering Congress (iEECON) Chiang Mai, Thailand 4 March 2020 1 4",
                        "@id": "77",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "B77-electronics-11-03438",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85085021281",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-text": "Chiang Mai, Thailand, 4 March 2020",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Ali",
                                    "ce:indexed-name": "Ali E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Pora",
                                    "ce:indexed-name": "Pora W."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 8th International Electrical Engineering Congress (iEECON)"
                        },
                        "ce:source-text": "Ali E. Pora W. Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors Proceedings of the 8th International Electrical Engineering Congress (iEECON) Chiang Mai, Thailand 4 March 2020 1 4"
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "j",
        "prism:issueIdentifier": "21",
        "eid": "2-s2.0-85141840215",
        "dc:description": "This paper proposes a new deterministic branch prediction unit to achieve a uniformly timed instruction set architecture (ISA). The deterministic ISA is achieved by utilizing two address buses in conjunction with dual-port block RAMs that are common in commercial FPGAs. The goal is to remove mandatory branch and load delays to achieve a uniform one clock cycle per every instruction. To demonstrate the concept, the proposed architecture is applied to the Xilinx PicoBlaze firm core. The result is a new soft core named DAP-Zipi8 that reduces the clock per instruction (CPI) metric of PicoBlaze from two to one at the expense of extra logic and a longer critical path. The increased critical path reduces maximum achievable clock speed from 357.509 MHz to 224.022 MHz. Merging the gain in CPI with the loss in maximum clock frequency still improves overall processor performance by 18.28\u201319.49%. The high-performance deterministic DAP-Zipi8 is a viable choice for hard RTES applications.",
        "prism:coverDate": "2022-11-01",
        "prism:aggregationType": "Journal",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85141840215",
        "subtypeDescription": "Article",
        "dc:creator": {"author": [{
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85141840215"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85141840215&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85141840215&origin=inward"
            }
        ],
        "prism:publicationName": "Electronics (Switzerland)",
        "source-id": "21100829272",
        "citedby-count": "0",
        "prism:volume": "11",
        "subtype": "ar",
        "dc:title": "A Deterministic Branch Prediction Technique for a Real-Time Embedded Processor Based on PicoBlaze Architecture",
        "openaccess": "1",
        "openaccessFlag": "true",
        "prism:doi": "10.3390/electronics11213438",
        "prism:issn": "20799292",
        "publishercopyright": "© 2022 by the authors.",
        "article-number": "3438",
        "dc:identifier": "SCOPUS_ID:85141840215",
        "dc:publisher": "MDPI"
    },
    "idxterms": null,
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "deterministic instruction set architecture"
        },
        {
            "@_fa": "true",
            "$": "field programmable gate arrays"
        },
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "microprocessors"
        },
        {
            "@_fa": "true",
            "$": "real-time embedded systems"
        },
        {
            "@_fa": "true",
            "$": "Xilinx PicoBlaze"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Control and Systems Engineering",
            "@code": "2207",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Signal Processing",
            "@code": "1711",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Hardware and Architecture",
            "@code": "1708",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        },
        {
            "ce:given-name": "Wanchalerm",
            "preferred-name": {
                "ce:given-name": "Wanchalerm",
                "ce:initials": "W.",
                "ce:surname": "Pora",
                "ce:indexed-name": "Pora W."
            },
            "@seq": "2",
            "ce:initials": "W.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pora",
            "@auid": "15220962000",
            "author-url": "https://api.elsevier.com/content/author/author_id/15220962000",
            "ce:indexed-name": "Pora W."
        }
    ]}
}}