/*
 * test_fdc.c â€” Host unit tests for FDC state machine
 *
 * Compile with hal_host.c instead of hal_z80.c:
 *   cc -o test_fdc test_fdc.c fdc.c fmt.c boot.c init.c isr.c hal_host.c
 */

#include <stdio.h>
#include <assert.h>
#include <string.h>
#include "boot.h"

/* Mock helpers */
extern void mock_reset(void);
extern void mock_set_fdc_status(uint8_t val);
extern void mock_fdc_push_read(uint8_t val);
extern int mock_get_log_count(void);

static int tests_run = 0;
static int tests_passed = 0;

#define TEST(name) do { \
    tests_run++; \
    printf("  %-50s", name); \
} while(0)

#define PASS() do { \
    tests_passed++; \
    printf("OK\n"); \
} while(0)

#define ST (&g_state)

/* Test: mkdhb combines head and drive */
static void test_mkdhb(void) {
    TEST("mkdhb: head=1 drive=0 -> 0x04");

    memset(ST, 0, sizeof(*ST));
    ST->curhed = 1;
    ST->drvsel = 0;
    assert(mkdhb() == 0x04);

    PASS();
}

static void test_mkdhb_drive1(void) {
    TEST("mkdhb: head=0 drive=1 -> 0x01");

    memset(ST, 0, sizeof(*ST));
    ST->curhed = 0;
    ST->drvsel = 1;
    assert(mkdhb() == 0x01);

    PASS();
}

/* Test: snsdrv sends correct FDC commands */
static void test_snsdrv(void) {
    TEST("snsdrv sends 0x04 + drive, reads ST3");

    memset(ST, 0, sizeof(*ST));
    mock_reset();
    mock_fdc_push_read(0x28);   /* ST3 = track 0 + ready */

    snsdrv();

    assert(ST->fdcres[0] == 0x28);

    PASS();
}

/* Test: chkres success path */
static void test_chkres_ok(void) {
    TEST("chkres: ST0=0x00, ST1=0, ST2=0 -> success");

    memset(ST, 0, sizeof(*ST));
    ST->drvsel = 0;
    ST->reptim = 3;
    ST->fdcres[0] = 0x00;       /* ST0: normal, drive 0 */
    ST->fdcres[1] = 0x00;       /* ST1: no errors */
    ST->fdcres[2] = 0x00;       /* ST2: no errors */

    assert(chkres() == 0);

    PASS();
}

/* Test: chkres error path with retries */
static void test_chkres_error(void) {
    TEST("chkres: ST0 mismatch -> error, retries decremented");

    memset(ST, 0, sizeof(*ST));
    ST->drvsel = 0;
    ST->reptim = 3;
    ST->fdcres[0] = 0x40;       /* ST0: abnormal termination */
    ST->fdcres[1] = 0x00;
    ST->fdcres[2] = 0x00;

    assert(chkres() == 1);  /* Error, retries remaining */
    assert(ST->reptim == 2);

    PASS();
}

/* Test: chkres retries exhausted */
static void test_chkres_exhausted(void) {
    TEST("chkres: retries=1, error -> exhausted (2)");

    memset(ST, 0, sizeof(*ST));
    ST->drvsel = 0;
    ST->reptim = 1;
    ST->fdcres[0] = 0x40;
    ST->fdcres[1] = 0x00;
    ST->fdcres[2] = 0x00;

    assert(chkres() == 2);
    assert(ST->reptim == 0);

    PASS();
}

/* Test: clrflf clears floppy flag */
static void test_clrflf(void) {
    TEST("clrflf clears flpflg to 0");

    memset(ST, 0, sizeof(*ST));
    mock_reset();
    ST->flpflg = 2;
    clrflf();
    assert(ST->flpflg == 0);

    PASS();
}

/* Test: flo6 reads sense interrupt status */
static void test_flo6(void) {
    TEST("flo6: reads ST0 and PCN");

    memset(ST, 0, sizeof(*ST));
    mock_reset();
    mock_fdc_push_read(0x20);   /* ST0: seek end */
    mock_fdc_push_read(0x05);   /* PCN: cylinder 5 */

    flo6();

    assert(ST->fdcres[0] == 0x20);
    assert(ST->fdcres[1] == 0x05);

    PASS();
}

/* Test: flo6 with invalid command status (no PCN read) */
static void test_flo6_invalid(void) {
    TEST("flo6: ST0=0x80 (invalid) -> no PCN read");

    memset(ST, 0, sizeof(*ST));
    mock_reset();
    mock_fdc_push_read(0x80);   /* ST0: invalid command */

    flo6();

    assert(ST->fdcres[0] == 0x80);
    /* fdcres[1] should remain 0 (not read) */
    assert(ST->fdcres[1] == 0x00);

    PASS();
}

int main(void) {
    printf("test_fdc: running tests...\n");

    test_mkdhb();
    test_mkdhb_drive1();
    test_snsdrv();
    test_chkres_ok();
    test_chkres_error();
    test_chkres_exhausted();
    test_clrflf();
    test_flo6();
    test_flo6_invalid();

    printf("test_fdc: %d/%d tests passed\n", tests_passed, tests_run);
    return tests_passed == tests_run ? 0 : 1;
}
