Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 4 dtrace files:

===========================================================================
..tick():::ENTER
M_AXI_AWADDR == M_AXI_AWLEN
M_AXI_AWADDR == M_AXI_AWSIZE
M_AXI_AWADDR == M_AXI_AWBURST
M_AXI_AWADDR == M_AXI_AWCACHE
M_AXI_AWADDR == M_AXI_AWVALID
M_AXI_AWADDR == M_AXI_WDATA
M_AXI_AWADDR == M_AXI_WSTRB
M_AXI_AWADDR == M_AXI_WLAST
M_AXI_AWADDR == M_AXI_ARID
M_AXI_AWADDR == reg02_r_anomaly
M_AXI_AWADDR == reg04_w_anomaly
M_AXI_AWADDR == reg05_w_anomaly
M_AXI_AWADDR == M_AXI_AWVALID_wire
M_AXI_AWADDR == M_AXI_WDATA_wire
M_AXI_AWADDR == M_AXI_WLAST_wire
M_AXI_AWADDR == AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR == AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR == AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR == AW_STATE
M_AXI_AWADDR == AW_ILLEGAL_REQ
M_AXI_AWADDR == W_DATA_TO_SERVE
M_AXI_AWADDR == W_B_TO_SERVE
M_AXI_AWADDR == W_CH_EN
M_AXI_AWADDR == AW_CH_DIS
M_AXI_AWADDR == reg0_config
M_AXI_WVALID == M_AXI_BVALID
M_AXI_WVALID == i_config
M_AXI_WVALID == M_AXI_WVALID_wire
M_AXI_WVALID == M_AXI_BRESP_wire
M_AXI_WVALID == M_AXI_BVALID_wire
M_AXI_WVALID == B_STATE
M_AXI_WVALID == AR_EN_RST
reg01_config == AW_EN_RST
M_AXI_AWREADY_wire == M_AXI_RREADY_wire
M_AXI_AWREADY_wire == AW_CH_EN
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
shadow_M_AXI_AWADDR == shadow_AW_ADDR_VALID
shadow_M_AXI_AWADDR == shadow_M_AXI_AWADDR_wire
shadow_M_AXI_AWADDR == shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR == shadow_AW_HIGH_ADDR
shadow_M_AXI_AWADDR == shadow_reg02_r_anomaly
shadow_M_AXI_AWADDR == shadow_M_AXI_AWLEN
shadow_M_AXI_AWADDR == shadow_AW_CH_EN
shadow_M_AXI_AWADDR == shadow_AW_CH_DIS
shadow_M_AXI_AWADDR == shadow_AW_ADDR_VALID_FLAG
shadow_AW_ILL_DATA_TRANS_SRV_PTR == shadow_M_AXI_WSTRB
shadow_M_AXI_BVALID_wire == shadow_B_STATE
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
r_start_wire one of { 0, 1 }
w_start_wire one of { 0, 1 }
reset_wire one of { 0, 1 }
r_base_addr_wire >= 0
w_base_addr_wire >= 0
w_done_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_AWADDR one of { -1, 0 }
M_AXI_WVALID == 0
M_AXI_BREADY == 1
M_AXI_ARADDR >= -1
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RDATA >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
o_data one of { -1, 4294901760L }
o_data != 0
reg00_config one of { -1, 0, 4294967295L }
reg01_config one of { 0, 1 }
reg03_r_anomaly one of { -1, 0, 12582920 }
reg06_r_config one of { -1, 0, 1073750016 }
reg10_r_config one of { -1, 0, 2684383232L }
reg22_w_config one of { -1, 0, 2952790016L }
reg25_w_config one of { -1, 0, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
byte_index != 0
aw_en one of { -1, 0, 1 }
M_AXI_AWADDR_wire >= -1
M_AXI_AWREADY_wire one of { -1, 1 }
M_AXI_AWREADY_wire != 0
M_AXI_ARADDR_wire >= -1
M_AXI_ARLEN_wire one of { 0, 8 }
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RRESP_wire one of { -1, 0, 3 }
M_AXI_RLAST_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
AR_STATE one of { -1, 0, 1 }
R_STATE one of { -1, 0, 1 }
AR_ILLEGAL_REQ one of { -1, 0, 1 }
AR_CH_EN one of { -1, 0, 1 }
AR_CH_DIS one of { -1, 0, 1 }
AW_ADDR_VALID one of { -1, 0, 1 }
AW_HIGH_ADDR != 0
AW_HIGH_ADDR >= -1
AR_HIGH_ADDR != 0
AR_HIGH_ADDR >= -1
AR_ADDR_VALID_FLAG one of { -1, 0, 1 }
internal_data one of { -1, 65535 }
internal_data != 0
shadow_M_AXI_AWADDR == 0
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_TRANS_FIL_PTR one of { 0, 15 }
shadow_M_AXI_BRESP_wire one of { 0, 3 }
shadow_M_AXI_WDATA one of { 0, 4294967295L }
shadow_M_AXI_AWCACHE one of { 0, 3 }
shadow_M_AXI_AWBURST one of { 0, 1 }
shadow_M_AXI_AWSIZE one of { 0, 2 }
shadow_w_done_wire one of { 0, 1 }
shadow_M_AXI_WLAST one of { 0, 1 }
shadow_M_AXI_WVALID one of { 0, 1 }
shadow_M_AXI_WREADY_wire one of { 0, 1 }
shadow_M_AXI_BVALID_wire one of { 0, 1 }
shadow_W_B_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
DERIVED_taint_reg_count >= 0
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= r_start_wire
ARESETN >= w_start_wire
ARESETN != reset_wire
ARESETN >= M_AXI_AWADDR
ARESETN >= M_AXI_WVALID
ARESETN <= M_AXI_BREADY
ARESETN >= M_AXI_ARBURST
ARESETN >= M_AXI_ARVALID
ARESETN >= M_AXI_RLAST
ARESETN >= M_AXI_RVALID
ARESETN != o_data
ARESETN >= reg01_config
ARESETN != byte_index
ARESETN <= M_AXI_ARLEN_wire
ARESETN >= M_AXI_ARVALID_wire
ARESETN >= M_AXI_RLAST_wire
ARESETN >= M_AXI_RVALID_wire
ARESETN >= AR_STATE
ARESETN >= R_STATE
ARESETN >= AR_ILLEGAL_REQ
ARESETN >= AR_CH_DIS
ARESETN >= AW_ADDR_VALID
ARESETN != AW_HIGH_ADDR
ARESETN != AR_HIGH_ADDR
ARESETN >= AR_ADDR_VALID_FLAG
ARESETN != internal_data
S_AXI_CTRL_AWADDR <= r_base_addr_wire
S_AXI_CTRL_AWADDR <= w_base_addr_wire
S_AXI_CTRL_AWADDR >= M_AXI_AWADDR
S_AXI_CTRL_AWADDR >= M_AXI_WVALID
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR != o_data
S_AXI_CTRL_AWADDR >= reg01_config
S_AXI_CTRL_AWADDR % byte_index == 0
S_AXI_CTRL_AWADDR != M_AXI_AWREADY_wire
S_AXI_CTRL_AWADDR % M_AXI_AWREADY_wire == 0
S_AXI_CTRL_AWADDR != internal_data
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID <= r_base_addr_wire
S_AXI_CTRL_AWVALID <= w_base_addr_wire
S_AXI_CTRL_AWVALID >= M_AXI_AWADDR
S_AXI_CTRL_AWVALID >= M_AXI_WVALID
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID != o_data
S_AXI_CTRL_AWVALID != byte_index
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID != AW_HIGH_ADDR
S_AXI_CTRL_AWVALID != AR_HIGH_ADDR
S_AXI_CTRL_AWVALID != internal_data
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= r_base_addr_wire
S_AXI_CTRL_AWREADY <= w_base_addr_wire
S_AXI_CTRL_AWREADY >= M_AXI_AWADDR
S_AXI_CTRL_AWREADY >= M_AXI_WVALID
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY != o_data
S_AXI_CTRL_AWREADY != byte_index
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY != AW_HIGH_ADDR
S_AXI_CTRL_AWREADY != AR_HIGH_ADDR
S_AXI_CTRL_AWREADY != internal_data
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= r_start_wire
S_AXI_CTRL_WDATA >= w_start_wire
S_AXI_CTRL_WDATA >= w_done_wire
S_AXI_CTRL_WDATA >= r_done_wire
S_AXI_CTRL_WDATA >= M_AXI_AWADDR
S_AXI_CTRL_WDATA >= M_AXI_WVALID
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARLEN
S_AXI_CTRL_WDATA >= M_AXI_ARSIZE
S_AXI_CTRL_WDATA >= M_AXI_ARBURST
S_AXI_CTRL_WDATA >= M_AXI_ARCACHE
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA >= reg01_config
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA % M_AXI_AWREADY_wire == 0
S_AXI_CTRL_WDATA >= M_AXI_ARVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_RRESP_wire
S_AXI_CTRL_WDATA >= M_AXI_RLAST_wire
S_AXI_CTRL_WDATA >= M_AXI_RVALID_wire
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WDATA >= AR_STATE
S_AXI_CTRL_WDATA >= R_STATE
S_AXI_CTRL_WDATA >= AR_ILLEGAL_REQ
S_AXI_CTRL_WDATA >= AR_CH_DIS
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA >= AR_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= r_start_wire
S_AXI_CTRL_WSTRB >= w_start_wire
S_AXI_CTRL_WSTRB <= r_base_addr_wire
S_AXI_CTRL_WSTRB <= w_base_addr_wire
S_AXI_CTRL_WSTRB >= w_done_wire
S_AXI_CTRL_WSTRB >= r_done_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARCACHE
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB != o_data
S_AXI_CTRL_WSTRB >= reg01_config
S_AXI_CTRL_WSTRB > byte_index
S_AXI_CTRL_WSTRB != aw_en
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AR_STATE
S_AXI_CTRL_WSTRB >= R_STATE
S_AXI_CTRL_WSTRB >= AR_ILLEGAL_REQ
S_AXI_CTRL_WSTRB != AR_CH_EN
S_AXI_CTRL_WSTRB >= AR_CH_DIS
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != AR_HIGH_ADDR
S_AXI_CTRL_WSTRB >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WSTRB != internal_data
S_AXI_CTRL_WVALID <= r_base_addr_wire
S_AXI_CTRL_WVALID <= w_base_addr_wire
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID >= M_AXI_WVALID
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID != o_data
S_AXI_CTRL_WVALID != byte_index
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID != AW_HIGH_ADDR
S_AXI_CTRL_WVALID != AR_HIGH_ADDR
S_AXI_CTRL_WVALID != internal_data
S_AXI_CTRL_BVALID <= r_base_addr_wire
S_AXI_CTRL_BVALID <= w_base_addr_wire
S_AXI_CTRL_BVALID >= M_AXI_AWADDR
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= o_data
S_AXI_CTRL_BVALID <= reg06_r_config
S_AXI_CTRL_BVALID % M_AXI_AWREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_AWREADY_wire
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID <= AW_HIGH_ADDR
S_AXI_CTRL_BVALID <= AR_HIGH_ADDR
S_AXI_CTRL_BVALID <= internal_data
r_start_wire <= r_base_addr_wire
r_start_wire <= w_base_addr_wire
r_start_wire >= M_AXI_AWADDR
r_start_wire >= M_AXI_WVALID
r_start_wire <= M_AXI_BREADY
r_start_wire >= M_AXI_ARVALID
r_start_wire >= M_AXI_RLAST
r_start_wire >= M_AXI_RVALID
r_start_wire != o_data
r_start_wire <= reg_data_out
r_start_wire != byte_index
r_start_wire <= M_AXI_ARLEN_wire
r_start_wire >= M_AXI_RLAST_wire
r_start_wire >= M_AXI_RVALID_wire
r_start_wire >= AR_STATE
r_start_wire >= R_STATE
r_start_wire >= AR_ILLEGAL_REQ
r_start_wire != AW_HIGH_ADDR
r_start_wire != AR_HIGH_ADDR
r_start_wire != internal_data
w_start_wire <= r_base_addr_wire
w_start_wire <= w_base_addr_wire
w_start_wire >= M_AXI_AWADDR
w_start_wire >= M_AXI_WVALID
w_start_wire <= M_AXI_BREADY
w_start_wire != o_data
w_start_wire <= reg_data_out
w_start_wire != byte_index
w_start_wire <= M_AXI_ARLEN_wire
w_start_wire != AW_HIGH_ADDR
w_start_wire != AR_HIGH_ADDR
w_start_wire != internal_data
reset_wire >= w_done_wire
reset_wire >= M_AXI_AWADDR
reset_wire >= M_AXI_WVALID
reset_wire <= M_AXI_BREADY
reset_wire != o_data
reset_wire != byte_index
reset_wire != M_AXI_ARLEN_wire
reset_wire != AW_HIGH_ADDR
reset_wire != AR_HIGH_ADDR
reset_wire != internal_data
r_base_addr_wire >= w_done_wire
r_base_addr_wire >= r_done_wire
r_base_addr_wire >= M_AXI_AWADDR
r_base_addr_wire >= M_AXI_WVALID
r_base_addr_wire != M_AXI_BREADY
r_base_addr_wire >= M_AXI_ARLEN
r_base_addr_wire >= M_AXI_ARSIZE
r_base_addr_wire >= M_AXI_ARBURST
r_base_addr_wire >= M_AXI_ARCACHE
r_base_addr_wire >= M_AXI_ARVALID
r_base_addr_wire >= M_AXI_RDATA
r_base_addr_wire >= M_AXI_RLAST
r_base_addr_wire >= M_AXI_RVALID
r_base_addr_wire != M_AXI_RREADY
r_base_addr_wire != o_data
r_base_addr_wire >= axi_awaddr
r_base_addr_wire >= reg01_config
r_base_addr_wire >= reg03_r_anomaly
r_base_addr_wire > byte_index
r_base_addr_wire != aw_en
r_base_addr_wire != M_AXI_AWREADY_wire
r_base_addr_wire % M_AXI_AWREADY_wire == 0
r_base_addr_wire >= M_AXI_ARVALID_wire
r_base_addr_wire != M_AXI_ARREADY_wire
r_base_addr_wire >= M_AXI_RRESP_wire
r_base_addr_wire >= M_AXI_RLAST_wire
r_base_addr_wire >= M_AXI_RVALID_wire
r_base_addr_wire >= AR_ILL_TRANS_FIL_PTR
r_base_addr_wire >= AR_ILL_TRANS_SRV_PTR
r_base_addr_wire >= AR_STATE
r_base_addr_wire >= R_STATE
r_base_addr_wire >= AR_ILLEGAL_REQ
r_base_addr_wire != AR_CH_EN
r_base_addr_wire >= AR_CH_DIS
r_base_addr_wire >= AW_ADDR_VALID
r_base_addr_wire >= AR_ADDR_VALID
r_base_addr_wire != AW_HIGH_ADDR
r_base_addr_wire != AR_HIGH_ADDR
r_base_addr_wire >= AR_ADDR_VALID_FLAG
r_base_addr_wire != internal_data
w_base_addr_wire >= w_done_wire
w_base_addr_wire >= r_done_wire
w_base_addr_wire >= M_AXI_AWADDR
w_base_addr_wire >= M_AXI_WVALID
w_base_addr_wire != M_AXI_BREADY
w_base_addr_wire >= M_AXI_ARADDR
w_base_addr_wire >= M_AXI_ARLEN
w_base_addr_wire >= M_AXI_ARSIZE
w_base_addr_wire >= M_AXI_ARBURST
w_base_addr_wire >= M_AXI_ARCACHE
w_base_addr_wire >= M_AXI_ARVALID
w_base_addr_wire >= M_AXI_RDATA
w_base_addr_wire >= M_AXI_RLAST
w_base_addr_wire >= M_AXI_RVALID
w_base_addr_wire != M_AXI_RREADY
w_base_addr_wire != o_data
w_base_addr_wire >= axi_awaddr
w_base_addr_wire >= reg01_config
w_base_addr_wire >= reg03_r_anomaly
w_base_addr_wire > byte_index
w_base_addr_wire != aw_en
w_base_addr_wire >= M_AXI_AWADDR_wire
w_base_addr_wire != M_AXI_AWREADY_wire
w_base_addr_wire % M_AXI_AWREADY_wire == 0
w_base_addr_wire >= M_AXI_ARVALID_wire
w_base_addr_wire != M_AXI_ARREADY_wire
w_base_addr_wire >= M_AXI_RRESP_wire
w_base_addr_wire >= M_AXI_RLAST_wire
w_base_addr_wire >= M_AXI_RVALID_wire
w_base_addr_wire >= AR_ILL_TRANS_FIL_PTR
w_base_addr_wire >= AR_ILL_TRANS_SRV_PTR
w_base_addr_wire >= AR_STATE
w_base_addr_wire >= R_STATE
w_base_addr_wire >= AR_ILLEGAL_REQ
w_base_addr_wire != AR_CH_EN
w_base_addr_wire >= AR_CH_DIS
w_base_addr_wire >= AW_ADDR_VALID
w_base_addr_wire >= AR_ADDR_VALID
w_base_addr_wire != AW_HIGH_ADDR
w_base_addr_wire != AR_HIGH_ADDR
w_base_addr_wire >= AR_ADDR_VALID_FLAG
w_base_addr_wire != internal_data
w_done_wire >= M_AXI_AWADDR
w_done_wire >= M_AXI_WVALID
w_done_wire <= M_AXI_BREADY
w_done_wire != o_data
w_done_wire != byte_index
w_done_wire != AW_HIGH_ADDR
w_done_wire != AR_HIGH_ADDR
w_done_wire != internal_data
r_done_wire >= M_AXI_AWADDR
r_done_wire >= M_AXI_WVALID
r_done_wire <= M_AXI_BREADY
r_done_wire <= M_AXI_RDATA
r_done_wire != o_data
r_done_wire != byte_index
r_done_wire != AW_HIGH_ADDR
r_done_wire != AR_HIGH_ADDR
r_done_wire != internal_data
M_AXI_AWADDR <= M_AXI_WVALID
M_AXI_AWADDR < M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_ARADDR
M_AXI_AWADDR <= M_AXI_ARLEN
M_AXI_AWADDR <= M_AXI_ARSIZE
M_AXI_AWADDR <= M_AXI_ARBURST
M_AXI_AWADDR <= M_AXI_ARCACHE
M_AXI_AWADDR <= M_AXI_ARVALID
M_AXI_AWADDR <= M_AXI_RDATA
M_AXI_AWADDR <= M_AXI_RLAST
M_AXI_AWADDR <= M_AXI_RVALID
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= o_data
M_AXI_AWADDR <= axi_awaddr
M_AXI_AWADDR <= reg00_config
M_AXI_AWADDR <= reg01_config
M_AXI_AWADDR <= reg03_r_anomaly
M_AXI_AWADDR <= reg06_r_config
M_AXI_AWADDR <= reg10_r_config
M_AXI_AWADDR <= reg22_w_config
M_AXI_AWADDR <= reg25_w_config
M_AXI_AWADDR <= reg_data_out
M_AXI_AWADDR <= aw_en
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR <= M_AXI_AWREADY_wire
M_AXI_AWADDR <= M_AXI_ARADDR_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR <= M_AXI_ARVALID_wire
M_AXI_AWADDR <= M_AXI_ARREADY_wire
M_AXI_AWADDR <= M_AXI_RRESP_wire
M_AXI_AWADDR <= M_AXI_RLAST_wire
M_AXI_AWADDR <= M_AXI_RVALID_wire
M_AXI_AWADDR <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR <= AR_ILL_TRANS_SRV_PTR
M_AXI_AWADDR <= AR_STATE
M_AXI_AWADDR <= R_STATE
M_AXI_AWADDR <= AR_ILLEGAL_REQ
M_AXI_AWADDR <= AR_CH_EN
M_AXI_AWADDR <= AR_CH_DIS
M_AXI_AWADDR <= AW_ADDR_VALID
M_AXI_AWADDR <= AR_ADDR_VALID
M_AXI_AWADDR % AW_HIGH_ADDR == 0
M_AXI_AWADDR <= AW_HIGH_ADDR
M_AXI_AWADDR % AR_HIGH_ADDR == 0
M_AXI_AWADDR <= AR_HIGH_ADDR
M_AXI_AWADDR <= AR_ADDR_VALID_FLAG
M_AXI_AWADDR <= internal_data
M_AXI_WVALID <= M_AXI_RDATA
M_AXI_WVALID <= M_AXI_RLAST
M_AXI_WVALID <= M_AXI_RVALID
M_AXI_WVALID != o_data
M_AXI_WVALID <= reg01_config
M_AXI_WVALID <= reg_data_out
M_AXI_WVALID != byte_index
M_AXI_WVALID != M_AXI_AWREADY_wire
M_AXI_WVALID <= M_AXI_ARLEN_wire
M_AXI_WVALID != AW_HIGH_ADDR
M_AXI_WVALID != AR_HIGH_ADDR
M_AXI_WVALID != internal_data
M_AXI_BREADY != M_AXI_ARADDR
M_AXI_BREADY != M_AXI_ARLEN
M_AXI_BREADY != M_AXI_ARSIZE
M_AXI_BREADY >= M_AXI_ARBURST
M_AXI_BREADY != M_AXI_ARCACHE
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= M_AXI_RREADY
M_AXI_BREADY != o_data
M_AXI_BREADY != axi_awaddr
M_AXI_BREADY != reg00_config
M_AXI_BREADY >= reg01_config
M_AXI_BREADY != reg03_r_anomaly
M_AXI_BREADY != reg06_r_config
M_AXI_BREADY != reg10_r_config
M_AXI_BREADY != reg22_w_config
M_AXI_BREADY != reg25_w_config
M_AXI_BREADY != reg_data_out
M_AXI_BREADY != byte_index
M_AXI_BREADY >= aw_en
M_AXI_BREADY != M_AXI_AWADDR_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY != M_AXI_ARADDR_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARVALID_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY != M_AXI_RRESP_wire
M_AXI_BREADY >= M_AXI_RLAST_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_BREADY >= AR_STATE
M_AXI_BREADY >= R_STATE
M_AXI_BREADY >= AR_ILLEGAL_REQ
M_AXI_BREADY >= AR_CH_EN
M_AXI_BREADY >= AR_CH_DIS
M_AXI_BREADY >= AW_ADDR_VALID
M_AXI_BREADY != AW_HIGH_ADDR
M_AXI_BREADY != AR_HIGH_ADDR
M_AXI_BREADY >= AR_ADDR_VALID_FLAG
M_AXI_BREADY != internal_data
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARBURST
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR >= M_AXI_ARVALID
M_AXI_ARADDR <= o_data
M_AXI_ARADDR <= reg00_config
M_AXI_ARADDR <= reg25_w_config
M_AXI_ARADDR <= reg_data_out
M_AXI_ARADDR % M_AXI_AWREADY_wire == 0
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN <= o_data
M_AXI_ARLEN <= reg00_config
M_AXI_ARLEN <= reg06_r_config
M_AXI_ARLEN <= reg10_r_config
M_AXI_ARLEN <= reg22_w_config
M_AXI_ARLEN <= reg25_w_config
M_AXI_ARLEN <= reg_data_out
M_AXI_ARLEN % byte_index == 0
M_AXI_ARLEN % M_AXI_AWREADY_wire == 0
M_AXI_ARLEN <= M_AXI_ARADDR_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN <= AW_HIGH_ADDR
M_AXI_ARLEN <= AR_HIGH_ADDR
M_AXI_ARLEN <= internal_data
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= o_data
M_AXI_ARSIZE <= reg00_config
M_AXI_ARSIZE <= reg06_r_config
M_AXI_ARSIZE <= reg10_r_config
M_AXI_ARSIZE <= reg22_w_config
M_AXI_ARSIZE <= reg25_w_config
M_AXI_ARSIZE <= reg_data_out
M_AXI_ARSIZE % M_AXI_AWREADY_wire == 0
M_AXI_ARSIZE <= M_AXI_ARADDR_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE <= AW_HIGH_ADDR
M_AXI_ARSIZE <= AR_HIGH_ADDR
M_AXI_ARSIZE <= internal_data
M_AXI_ARBURST <= M_AXI_ARCACHE
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_RREADY
M_AXI_ARBURST <= o_data
M_AXI_ARBURST <= reg00_config
M_AXI_ARBURST <= reg06_r_config
M_AXI_ARBURST <= reg10_r_config
M_AXI_ARBURST <= reg22_w_config
M_AXI_ARBURST <= reg25_w_config
M_AXI_ARBURST <= reg_data_out
M_AXI_ARBURST <= aw_en
M_AXI_ARBURST % M_AXI_AWREADY_wire == 0
M_AXI_ARBURST <= M_AXI_AWREADY_wire
M_AXI_ARBURST <= M_AXI_ARADDR_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARBURST <= AR_CH_EN
M_AXI_ARBURST <= AW_ADDR_VALID
M_AXI_ARBURST <= AR_ADDR_VALID
M_AXI_ARBURST <= AW_HIGH_ADDR
M_AXI_ARBURST <= AR_HIGH_ADDR
M_AXI_ARBURST <= AR_ADDR_VALID_FLAG
M_AXI_ARBURST <= internal_data
M_AXI_ARCACHE >= M_AXI_ARVALID
M_AXI_ARCACHE <= o_data
M_AXI_ARCACHE <= reg00_config
M_AXI_ARCACHE <= reg06_r_config
M_AXI_ARCACHE <= reg10_r_config
M_AXI_ARCACHE <= reg22_w_config
M_AXI_ARCACHE <= reg25_w_config
M_AXI_ARCACHE <= reg_data_out
M_AXI_ARCACHE % M_AXI_AWREADY_wire == 0
M_AXI_ARCACHE <= M_AXI_ARADDR_wire
M_AXI_ARCACHE <= M_AXI_ARLEN_wire
M_AXI_ARCACHE <= AW_HIGH_ADDR
M_AXI_ARCACHE <= AR_HIGH_ADDR
M_AXI_ARCACHE <= internal_data
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= o_data
M_AXI_ARVALID <= reg00_config
M_AXI_ARVALID <= reg06_r_config
M_AXI_ARVALID <= reg10_r_config
M_AXI_ARVALID <= reg22_w_config
M_AXI_ARVALID <= reg25_w_config
M_AXI_ARVALID <= reg_data_out
M_AXI_ARVALID <= aw_en
M_AXI_ARVALID % M_AXI_AWREADY_wire == 0
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID <= M_AXI_ARADDR_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARVALID <= AR_STATE
M_AXI_ARVALID <= AR_CH_EN
M_AXI_ARVALID <= AW_ADDR_VALID
M_AXI_ARVALID <= AR_ADDR_VALID
M_AXI_ARVALID <= AW_HIGH_ADDR
M_AXI_ARVALID <= AR_HIGH_ADDR
M_AXI_ARVALID <= AR_ADDR_VALID_FLAG
M_AXI_ARVALID <= internal_data
M_AXI_RDATA != o_data
M_AXI_RDATA != byte_index
M_AXI_RDATA % M_AXI_AWREADY_wire == 0
M_AXI_RDATA != AW_HIGH_ADDR
M_AXI_RDATA != AR_HIGH_ADDR
M_AXI_RDATA != internal_data
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST != o_data
M_AXI_RLAST <= reg_data_out
M_AXI_RLAST != byte_index
M_AXI_RLAST <= M_AXI_ARLEN_wire
M_AXI_RLAST != AW_HIGH_ADDR
M_AXI_RLAST != AR_HIGH_ADDR
M_AXI_RLAST != internal_data
M_AXI_RVALID != o_data
M_AXI_RVALID <= reg_data_out
M_AXI_RVALID != byte_index
M_AXI_RVALID <= M_AXI_ARLEN_wire
M_AXI_RVALID != AW_HIGH_ADDR
M_AXI_RVALID != AR_HIGH_ADDR
M_AXI_RVALID != internal_data
M_AXI_RREADY <= o_data
M_AXI_RREADY != reg_data_out
M_AXI_RREADY % M_AXI_AWREADY_wire == 0
M_AXI_RREADY <= M_AXI_AWREADY_wire
M_AXI_RREADY != M_AXI_ARLEN_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY >= AR_STATE
M_AXI_RREADY >= AR_ILLEGAL_REQ
M_AXI_RREADY >= AR_CH_EN
M_AXI_RREADY <= AW_HIGH_ADDR
M_AXI_RREADY <= AR_HIGH_ADDR
M_AXI_RREADY >= AR_ADDR_VALID_FLAG
M_AXI_RREADY <= internal_data
o_data >= axi_awaddr
o_data != reg01_config
o_data >= reg03_r_anomaly
o_data >= reg06_r_config
o_data >= reg10_r_config
o_data >= reg22_w_config
o_data >= reg25_w_config
o_data != reg_data_out
o_data >= byte_index
o_data >= aw_en
o_data >= M_AXI_AWADDR_wire
o_data >= M_AXI_AWREADY_wire
o_data >= M_AXI_ARADDR_wire
o_data != M_AXI_ARLEN_wire
o_data >= M_AXI_ARVALID_wire
o_data >= M_AXI_ARREADY_wire
o_data >= M_AXI_RRESP_wire
o_data >= M_AXI_RLAST_wire
o_data >= M_AXI_RVALID_wire
o_data >= AR_ILL_TRANS_FIL_PTR
o_data >= AR_ILL_TRANS_SRV_PTR
o_data >= AR_STATE
o_data >= R_STATE
o_data >= AR_ILLEGAL_REQ
o_data >= AR_CH_EN
o_data >= AR_CH_DIS
o_data >= AW_ADDR_VALID
o_data >= AR_ADDR_VALID
o_data >= AW_HIGH_ADDR
o_data >= AR_HIGH_ADDR
o_data >= AR_ADDR_VALID_FLAG
o_data >= internal_data
axi_awaddr % byte_index == 0
axi_awaddr % M_AXI_AWREADY_wire == 0
axi_awaddr <= internal_data
reg00_config >= reg03_r_anomaly
reg00_config <= reg_data_out
reg00_config % M_AXI_AWREADY_wire == 0
reg00_config >= M_AXI_ARVALID_wire
reg00_config >= M_AXI_RRESP_wire
reg00_config >= M_AXI_RLAST_wire
reg00_config >= M_AXI_RVALID_wire
reg00_config >= AR_ILL_TRANS_FIL_PTR
reg00_config >= AR_ILL_TRANS_SRV_PTR
reg00_config >= AR_STATE
reg00_config >= R_STATE
reg00_config >= AR_ILLEGAL_REQ
reg00_config >= AR_CH_DIS
reg00_config >= AW_ADDR_VALID
reg00_config >= AR_ADDR_VALID
reg00_config >= AR_ADDR_VALID_FLAG
reg00_config % internal_data == 0
reg01_config <= reg_data_out
reg01_config != byte_index
reg01_config <= M_AXI_ARLEN_wire
reg01_config != AW_HIGH_ADDR
reg01_config != AR_HIGH_ADDR
reg01_config != internal_data
reg03_r_anomaly <= reg06_r_config
reg03_r_anomaly <= reg10_r_config
reg03_r_anomaly <= reg22_w_config
reg03_r_anomaly <= reg25_w_config
reg03_r_anomaly <= reg_data_out
reg03_r_anomaly % byte_index == 0
reg03_r_anomaly % M_AXI_AWREADY_wire == 0
reg03_r_anomaly <= M_AXI_ARADDR_wire
reg03_r_anomaly >= M_AXI_RRESP_wire
reg03_r_anomaly >= R_STATE
reg03_r_anomaly >= AR_ILLEGAL_REQ
reg03_r_anomaly >= AR_CH_DIS
reg06_r_config % byte_index == 0
reg06_r_config % M_AXI_AWREADY_wire == 0
reg06_r_config >= M_AXI_ARVALID_wire
reg06_r_config >= M_AXI_RRESP_wire
reg06_r_config >= M_AXI_RLAST_wire
reg06_r_config >= M_AXI_RVALID_wire
reg06_r_config >= AR_ILL_TRANS_FIL_PTR
reg06_r_config >= AR_ILL_TRANS_SRV_PTR
reg06_r_config >= AR_STATE
reg06_r_config >= R_STATE
reg06_r_config >= AR_ILLEGAL_REQ
reg06_r_config >= AR_CH_DIS
reg06_r_config >= AW_ADDR_VALID
reg06_r_config >= AR_ADDR_VALID
reg06_r_config >= AR_ADDR_VALID_FLAG
reg10_r_config % byte_index == 0
reg10_r_config % M_AXI_AWREADY_wire == 0
reg10_r_config >= M_AXI_ARVALID_wire
reg10_r_config >= M_AXI_RRESP_wire
reg10_r_config >= M_AXI_RLAST_wire
reg10_r_config >= M_AXI_RVALID_wire
reg10_r_config >= AR_ILL_TRANS_FIL_PTR
reg10_r_config >= AR_ILL_TRANS_SRV_PTR
reg10_r_config >= AR_STATE
reg10_r_config >= R_STATE
reg10_r_config >= AR_ILLEGAL_REQ
reg10_r_config >= AR_CH_DIS
reg10_r_config >= AW_ADDR_VALID
reg10_r_config >= AR_ADDR_VALID
reg10_r_config >= AR_ADDR_VALID_FLAG
reg22_w_config % byte_index == 0
reg22_w_config % M_AXI_AWREADY_wire == 0
reg22_w_config >= M_AXI_ARVALID_wire
reg22_w_config >= M_AXI_RRESP_wire
reg22_w_config >= M_AXI_RLAST_wire
reg22_w_config >= M_AXI_RVALID_wire
reg22_w_config >= AR_ILL_TRANS_FIL_PTR
reg22_w_config >= AR_ILL_TRANS_SRV_PTR
reg22_w_config >= AR_STATE
reg22_w_config >= R_STATE
reg22_w_config >= AR_ILLEGAL_REQ
reg22_w_config >= AR_CH_DIS
reg22_w_config >= AW_ADDR_VALID
reg22_w_config >= AR_ADDR_VALID
reg22_w_config >= AR_ADDR_VALID_FLAG
reg25_w_config % byte_index == 0
reg25_w_config % M_AXI_AWREADY_wire == 0
reg25_w_config >= M_AXI_ARVALID_wire
reg25_w_config >= M_AXI_RRESP_wire
reg25_w_config >= M_AXI_RLAST_wire
reg25_w_config >= M_AXI_RVALID_wire
reg25_w_config >= AR_ILL_TRANS_FIL_PTR
reg25_w_config >= AR_ILL_TRANS_SRV_PTR
reg25_w_config >= AR_STATE
reg25_w_config >= R_STATE
reg25_w_config >= AR_ILLEGAL_REQ
reg25_w_config >= AR_CH_DIS
reg25_w_config >= AW_ADDR_VALID
reg25_w_config >= AR_ADDR_VALID
reg25_w_config % AW_HIGH_ADDR == 0
reg25_w_config >= AR_ADDR_VALID_FLAG
reg_data_out != byte_index
reg_data_out != M_AXI_AWREADY_wire
reg_data_out >= M_AXI_ARVALID_wire
reg_data_out != M_AXI_ARREADY_wire
reg_data_out >= M_AXI_RRESP_wire
reg_data_out >= M_AXI_RLAST_wire
reg_data_out >= M_AXI_RVALID_wire
reg_data_out >= AR_ILL_TRANS_FIL_PTR
reg_data_out >= AR_ILL_TRANS_SRV_PTR
reg_data_out >= AR_STATE
reg_data_out >= R_STATE
reg_data_out >= AR_ILLEGAL_REQ
reg_data_out != AR_CH_EN
reg_data_out >= AR_CH_DIS
reg_data_out >= AW_ADDR_VALID
reg_data_out >= AR_ADDR_VALID
reg_data_out != AW_HIGH_ADDR
reg_data_out != AR_HIGH_ADDR
reg_data_out >= AR_ADDR_VALID_FLAG
reg_data_out != internal_data
byte_index != M_AXI_ARLEN_wire
byte_index <= AW_HIGH_ADDR
byte_index <= AR_HIGH_ADDR
byte_index <= internal_data
aw_en % M_AXI_AWREADY_wire == 0
aw_en <= M_AXI_AWREADY_wire
aw_en != M_AXI_ARLEN_wire
aw_en >= M_AXI_RLAST_wire
aw_en >= M_AXI_RVALID_wire
aw_en >= AR_STATE
aw_en >= R_STATE
aw_en >= AR_ILLEGAL_REQ
aw_en <= AW_HIGH_ADDR
aw_en <= AR_HIGH_ADDR
aw_en >= AR_ADDR_VALID_FLAG
aw_en <= internal_data
M_AXI_AWADDR_wire % M_AXI_AWREADY_wire == 0
M_AXI_ARADDR_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != M_AXI_ARLEN_wire
M_AXI_ARVALID_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_ARVALID_wire
M_AXI_ARREADY_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_ARREADY_wire
M_AXI_RRESP_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_RLAST_wire
M_AXI_RLAST_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_RVALID_wire
M_AXI_RVALID_wire % M_AXI_AWREADY_wire == 0
AR_ILL_TRANS_FIL_PTR % M_AXI_AWREADY_wire == 0
AR_ILL_TRANS_SRV_PTR % M_AXI_AWREADY_wire == 0
AR_STATE % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_STATE
M_AXI_AWREADY_wire >= R_STATE
R_STATE % M_AXI_AWREADY_wire == 0
AR_ILLEGAL_REQ % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_ILLEGAL_REQ
AR_CH_EN % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_CH_EN
AR_CH_DIS % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_CH_DIS
AW_ADDR_VALID % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AW_ADDR_VALID
AR_ADDR_VALID % M_AXI_AWREADY_wire == 0
AW_HIGH_ADDR % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire <= AW_HIGH_ADDR
AR_HIGH_ADDR % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire <= AR_HIGH_ADDR
AR_ADDR_VALID_FLAG % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_ADDR_VALID_FLAG
M_AXI_AWREADY_wire <= internal_data
M_AXI_ARADDR_wire >= M_AXI_ARVALID_wire
M_AXI_ARADDR_wire >= M_AXI_RRESP_wire
M_AXI_ARADDR_wire >= M_AXI_RLAST_wire
M_AXI_ARADDR_wire >= M_AXI_RVALID_wire
M_AXI_ARADDR_wire >= AR_ILL_TRANS_FIL_PTR
M_AXI_ARADDR_wire >= AR_ILL_TRANS_SRV_PTR
M_AXI_ARADDR_wire >= AR_STATE
M_AXI_ARADDR_wire >= R_STATE
M_AXI_ARADDR_wire >= AR_ILLEGAL_REQ
M_AXI_ARADDR_wire >= AR_CH_DIS
M_AXI_ARADDR_wire >= AR_ADDR_VALID
M_AXI_ARADDR_wire >= AR_ADDR_VALID_FLAG
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire != M_AXI_ARREADY_wire
M_AXI_ARLEN_wire >= M_AXI_RRESP_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire >= AR_ILL_TRANS_FIL_PTR
M_AXI_ARLEN_wire >= AR_ILL_TRANS_SRV_PTR
M_AXI_ARLEN_wire >= AR_STATE
M_AXI_ARLEN_wire >= R_STATE
M_AXI_ARLEN_wire >= AR_ILLEGAL_REQ
M_AXI_ARLEN_wire != AR_CH_EN
M_AXI_ARLEN_wire >= AR_CH_DIS
M_AXI_ARLEN_wire >= AW_ADDR_VALID
M_AXI_ARLEN_wire != AW_HIGH_ADDR
M_AXI_ARLEN_wire != AR_HIGH_ADDR
M_AXI_ARLEN_wire >= AR_ADDR_VALID_FLAG
M_AXI_ARLEN_wire != internal_data
M_AXI_ARVALID_wire <= AW_ADDR_VALID
M_AXI_ARVALID_wire <= AW_HIGH_ADDR
M_AXI_ARVALID_wire <= AR_HIGH_ADDR
M_AXI_ARVALID_wire <= internal_data
M_AXI_ARREADY_wire <= AR_CH_EN
M_AXI_ARREADY_wire <= AW_HIGH_ADDR
M_AXI_ARREADY_wire <= AR_HIGH_ADDR
M_AXI_ARREADY_wire <= internal_data
M_AXI_RRESP_wire >= R_STATE
M_AXI_RRESP_wire <= AW_HIGH_ADDR
M_AXI_RRESP_wire <= AR_HIGH_ADDR
M_AXI_RRESP_wire <= internal_data
M_AXI_RLAST_wire <= M_AXI_RVALID_wire
M_AXI_RLAST_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_RLAST_wire >= R_STATE
M_AXI_RLAST_wire <= AW_ADDR_VALID
M_AXI_RLAST_wire <= AW_HIGH_ADDR
M_AXI_RLAST_wire <= AR_HIGH_ADDR
M_AXI_RLAST_wire <= internal_data
M_AXI_RVALID_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_RVALID_wire >= R_STATE
M_AXI_RVALID_wire <= AW_ADDR_VALID
M_AXI_RVALID_wire <= AW_HIGH_ADDR
M_AXI_RVALID_wire <= AR_HIGH_ADDR
M_AXI_RVALID_wire <= internal_data
AR_ILL_TRANS_FIL_PTR >= AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR >= AR_STATE
AR_ILL_TRANS_FIL_PTR >= R_STATE
AR_ILL_TRANS_FIL_PTR >= AR_ILLEGAL_REQ
AR_ILL_TRANS_FIL_PTR >= AR_CH_DIS
AR_ILL_TRANS_FIL_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= internal_data
AR_ILL_TRANS_SRV_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= internal_data
AR_STATE >= AR_ILLEGAL_REQ
AR_STATE <= AW_ADDR_VALID
AR_STATE <= AW_HIGH_ADDR
AR_STATE <= AR_HIGH_ADDR
AR_STATE <= internal_data
R_STATE <= AR_CH_DIS
R_STATE <= AW_ADDR_VALID
R_STATE <= AW_HIGH_ADDR
R_STATE <= AR_HIGH_ADDR
R_STATE <= internal_data
AR_ILLEGAL_REQ <= AW_ADDR_VALID
AR_ILLEGAL_REQ <= AW_HIGH_ADDR
AR_ILLEGAL_REQ <= AR_HIGH_ADDR
AR_ILLEGAL_REQ <= internal_data
AR_CH_EN <= AW_HIGH_ADDR
AR_CH_EN <= AR_HIGH_ADDR
AR_CH_EN >= AR_ADDR_VALID_FLAG
AR_CH_EN <= internal_data
AR_CH_DIS <= AW_ADDR_VALID
AR_CH_DIS <= AW_HIGH_ADDR
AR_CH_DIS <= AR_HIGH_ADDR
AR_CH_DIS <= internal_data
AW_ADDR_VALID <= AW_HIGH_ADDR
AW_ADDR_VALID <= AR_HIGH_ADDR
AW_ADDR_VALID >= AR_ADDR_VALID_FLAG
AW_ADDR_VALID <= internal_data
AR_ADDR_VALID <= AW_HIGH_ADDR
AR_ADDR_VALID <= AR_HIGH_ADDR
AR_ADDR_VALID >= AR_ADDR_VALID_FLAG
AR_ADDR_VALID <= internal_data
AW_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AW_HIGH_ADDR <= internal_data
AR_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AR_HIGH_ADDR <= internal_data
AR_ADDR_VALID_FLAG <= internal_data
shadow_M_AXI_AWADDR <= shadow_AW_ILL_TRANS_SRV_PTR
shadow_M_AXI_AWADDR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_M_AXI_AWADDR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_M_AXI_AWADDR <= shadow_M_AXI_BRESP_wire
shadow_M_AXI_AWADDR <= shadow_M_AXI_WDATA
shadow_M_AXI_AWADDR <= shadow_M_AXI_AWCACHE
shadow_M_AXI_AWADDR <= shadow_M_AXI_AWBURST
shadow_M_AXI_AWADDR <= shadow_M_AXI_AWSIZE
shadow_M_AXI_AWADDR <= shadow_w_done_wire
shadow_M_AXI_AWADDR <= shadow_M_AXI_WLAST
shadow_M_AXI_AWADDR <= shadow_M_AXI_WVALID
shadow_M_AXI_AWADDR <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_AWADDR <= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWADDR <= shadow_W_B_TO_SERVE
shadow_M_AXI_AWADDR <= shadow_W_CH_EN
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWCACHE
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWBURST
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWSIZE
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_w_done_wire
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_W_B_TO_SERVE
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_BRESP_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_AWCACHE
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_AWBURST
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_AWSIZE
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_w_done_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_W_B_TO_SERVE
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_W_CH_EN
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_AWCACHE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_AWBURST
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_AWSIZE
shadow_M_AXI_BRESP_wire <= shadow_M_AXI_WDATA
shadow_M_AXI_BRESP_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WDATA >= shadow_M_AXI_WLAST
shadow_M_AXI_WDATA >= shadow_M_AXI_WVALID
shadow_M_AXI_WDATA >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWCACHE >= shadow_M_AXI_AWBURST
shadow_M_AXI_AWCACHE >= shadow_M_AXI_AWSIZE
shadow_M_AXI_AWBURST <= shadow_M_AXI_AWSIZE
shadow_M_AXI_AWBURST <= shadow_w_done_wire
shadow_M_AXI_AWBURST <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_AWBURST <= shadow_W_B_TO_SERVE
shadow_M_AXI_AWBURST <= shadow_W_CH_EN
shadow_w_done_wire <= shadow_M_AXI_WREADY_wire
shadow_w_done_wire <= shadow_W_B_TO_SERVE
shadow_w_done_wire <= shadow_W_CH_EN
shadow_M_AXI_WLAST >= shadow_M_AXI_WVALID
shadow_M_AXI_WLAST <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_WLAST >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WVALID <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_WVALID >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WREADY_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WREADY_wire >= shadow_W_B_TO_SERVE
shadow_M_AXI_WREADY_wire >= shadow_W_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_W_CH_EN
shadow_W_B_TO_SERVE <= shadow_W_CH_EN
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
===========================================================================
..tick():::EXIT
w_done_wire == M_AXI_WVALID
w_done_wire == M_AXI_BVALID
w_done_wire == i_config
w_done_wire == M_AXI_WVALID_wire
w_done_wire == M_AXI_BRESP_wire
w_done_wire == M_AXI_BVALID_wire
w_done_wire == B_STATE
w_done_wire == AR_EN_RST
w_done_wire == orig(M_AXI_WVALID)
w_done_wire == orig(M_AXI_BVALID)
w_done_wire == orig(i_config)
w_done_wire == orig(M_AXI_WVALID_wire)
w_done_wire == orig(M_AXI_BRESP_wire)
w_done_wire == orig(M_AXI_BVALID_wire)
w_done_wire == orig(B_STATE)
w_done_wire == orig(AR_EN_RST)
M_AXI_AWADDR == M_AXI_AWLEN
M_AXI_AWADDR == M_AXI_AWSIZE
M_AXI_AWADDR == M_AXI_AWBURST
M_AXI_AWADDR == M_AXI_AWCACHE
M_AXI_AWADDR == M_AXI_AWVALID
M_AXI_AWADDR == M_AXI_WDATA
M_AXI_AWADDR == M_AXI_WSTRB
M_AXI_AWADDR == M_AXI_WLAST
M_AXI_AWADDR == M_AXI_ARID
M_AXI_AWADDR == reg02_r_anomaly
M_AXI_AWADDR == reg04_w_anomaly
M_AXI_AWADDR == reg05_w_anomaly
M_AXI_AWADDR == M_AXI_AWADDR_wire
M_AXI_AWADDR == M_AXI_AWVALID_wire
M_AXI_AWADDR == M_AXI_WDATA_wire
M_AXI_AWADDR == M_AXI_WLAST_wire
M_AXI_AWADDR == AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR == AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR == AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR == AW_STATE
M_AXI_AWADDR == AW_ILLEGAL_REQ
M_AXI_AWADDR == W_DATA_TO_SERVE
M_AXI_AWADDR == W_B_TO_SERVE
M_AXI_AWADDR == W_CH_EN
M_AXI_AWADDR == AW_CH_DIS
M_AXI_AWADDR == reg0_config
M_AXI_BREADY == orig(M_AXI_BREADY)
reg01_config == AW_EN_RST
M_AXI_AWREADY_wire == M_AXI_RREADY_wire
M_AXI_AWREADY_wire == AW_CH_EN
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
shadow_M_AXI_AWADDR == shadow_AW_ADDR_VALID
shadow_M_AXI_AWADDR == shadow_AW_ILL_TRANS_FIL_PTR
shadow_M_AXI_AWADDR == shadow_M_AXI_AWADDR_wire
shadow_M_AXI_AWADDR == shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR == shadow_AW_HIGH_ADDR
shadow_M_AXI_AWADDR == shadow_reg02_r_anomaly
shadow_M_AXI_AWADDR == shadow_M_AXI_AWCACHE
shadow_M_AXI_AWADDR == shadow_M_AXI_AWBURST
shadow_M_AXI_AWADDR == shadow_M_AXI_AWSIZE
shadow_M_AXI_AWADDR == shadow_M_AXI_AWLEN
shadow_M_AXI_AWADDR == shadow_AW_CH_EN
shadow_M_AXI_AWADDR == shadow_AW_CH_DIS
shadow_M_AXI_AWADDR == shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWADDR)
shadow_M_AXI_AWADDR == orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWADDR_wire)
shadow_M_AXI_AWADDR == orig(shadow_reg05_w_anomaly)
shadow_M_AXI_AWADDR == orig(shadow_AW_HIGH_ADDR)
shadow_M_AXI_AWADDR == orig(shadow_reg02_r_anomaly)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWLEN)
shadow_M_AXI_AWADDR == orig(shadow_AW_CH_EN)
shadow_M_AXI_AWADDR == orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWADDR == orig(shadow_AW_ADDR_VALID_FLAG)
shadow_AW_ILL_DATA_TRANS_SRV_PTR == shadow_M_AXI_WSTRB
shadow_M_AXI_WREADY_wire == orig(shadow_M_AXI_WLAST)
shadow_M_AXI_BVALID_wire == shadow_B_STATE
shadow_W_B_TO_SERVE == orig(shadow_M_AXI_BVALID_wire)
shadow_W_B_TO_SERVE == orig(shadow_B_STATE)
shadow_W_CH_EN == orig(shadow_M_AXI_WVALID)
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
r_start_wire one of { 0, 1 }
w_start_wire one of { 0, 1 }
reset_wire one of { 0, 1 }
r_base_addr_wire >= 0
w_base_addr_wire >= 0
w_done_wire == 0
r_done_wire one of { 0, 1 }
M_AXI_AWADDR one of { -1, 0 }
M_AXI_BREADY == 1
M_AXI_ARADDR >= -1
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RDATA >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
o_data one of { -1, 4294901760L }
o_data != 0
reg00_config one of { -1, 0, 4294967295L }
reg01_config one of { 0, 1 }
reg03_r_anomaly one of { -1, 0, 12582920 }
reg06_r_config one of { -1, 0, 1073750016 }
reg10_r_config one of { -1, 0, 2684383232L }
reg22_w_config one of { -1, 0, 2952790016L }
reg25_w_config one of { -1, 0, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
byte_index != 0
aw_en one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 1 }
M_AXI_AWREADY_wire != 0
M_AXI_ARADDR_wire >= -1
M_AXI_ARLEN_wire one of { 0, 8 }
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RRESP_wire one of { -1, 0, 3 }
M_AXI_RLAST_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
AR_STATE one of { -1, 0, 1 }
R_STATE one of { -1, 0, 1 }
AR_ILLEGAL_REQ one of { -1, 0, 1 }
AR_CH_EN one of { -1, 0, 1 }
AR_CH_DIS one of { -1, 0, 1 }
AW_ADDR_VALID one of { -1, 0, 1 }
AW_HIGH_ADDR one of { -1, 4, 36 }
AW_HIGH_ADDR != 0
AR_HIGH_ADDR != 0
AR_HIGH_ADDR >= -1
AR_ADDR_VALID_FLAG one of { -1, 0, 1 }
internal_data one of { -1, 65535 }
internal_data != 0
shadow_M_AXI_AWADDR == 0
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 15 }
shadow_M_AXI_BRESP_wire one of { 0, 3 }
shadow_M_AXI_WDATA one of { 0, 4294967295L }
shadow_w_done_wire one of { 0, 1 }
shadow_M_AXI_WLAST one of { 0, 1 }
shadow_M_AXI_WVALID one of { 0, 1 }
shadow_M_AXI_WREADY_wire one of { 0, 1 }
shadow_M_AXI_BVALID_wire one of { 0, 1 }
shadow_W_B_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
DERIVED_taint_reg_count >= 0
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= r_start_wire
ARESETN >= w_start_wire
ARESETN != reset_wire
ARESETN >= w_done_wire
ARESETN >= r_done_wire
ARESETN >= M_AXI_AWADDR
ARESETN <= M_AXI_BREADY
ARESETN >= M_AXI_ARBURST
ARESETN >= M_AXI_ARVALID
ARESETN >= M_AXI_RLAST
ARESETN >= M_AXI_RVALID
ARESETN != o_data
ARESETN >= reg01_config
ARESETN != byte_index
ARESETN <= M_AXI_ARLEN_wire
ARESETN >= M_AXI_ARVALID_wire
ARESETN >= M_AXI_RLAST_wire
ARESETN >= M_AXI_RVALID_wire
ARESETN >= AR_STATE
ARESETN >= R_STATE
ARESETN >= AR_ILLEGAL_REQ
ARESETN >= AR_CH_DIS
ARESETN >= AW_ADDR_VALID
ARESETN != AW_HIGH_ADDR
ARESETN != AR_HIGH_ADDR
ARESETN >= AR_ADDR_VALID_FLAG
ARESETN != internal_data
ARESETN >= orig(S_AXI_CTRL_AWVALID)
ARESETN >= orig(S_AXI_CTRL_AWREADY)
ARESETN >= orig(S_AXI_CTRL_WVALID)
ARESETN >= orig(S_AXI_CTRL_BVALID)
ARESETN >= orig(r_start_wire)
ARESETN >= orig(w_start_wire)
ARESETN >= orig(M_AXI_AWADDR)
ARESETN >= orig(M_AXI_ARBURST)
ARESETN >= orig(M_AXI_ARVALID)
ARESETN >= orig(M_AXI_RLAST)
ARESETN >= orig(M_AXI_RVALID)
ARESETN != orig(o_data)
ARESETN >= orig(reg01_config)
ARESETN != orig(byte_index)
ARESETN >= orig(M_AXI_ARVALID_wire)
ARESETN >= orig(M_AXI_RLAST_wire)
ARESETN >= orig(M_AXI_RVALID_wire)
ARESETN >= orig(AR_STATE)
ARESETN >= orig(R_STATE)
ARESETN >= orig(AR_ILLEGAL_REQ)
ARESETN >= orig(AR_CH_DIS)
ARESETN >= orig(AW_ADDR_VALID)
ARESETN != orig(AW_HIGH_ADDR)
ARESETN != orig(AR_HIGH_ADDR)
ARESETN >= orig(AR_ADDR_VALID_FLAG)
ARESETN != orig(internal_data)
S_AXI_CTRL_AWADDR <= r_base_addr_wire
S_AXI_CTRL_AWADDR <= w_base_addr_wire
S_AXI_CTRL_AWADDR >= w_done_wire
S_AXI_CTRL_AWADDR >= M_AXI_AWADDR
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR != o_data
S_AXI_CTRL_AWADDR >= reg01_config
S_AXI_CTRL_AWADDR % byte_index == 0
S_AXI_CTRL_AWADDR != M_AXI_AWREADY_wire
S_AXI_CTRL_AWADDR % M_AXI_AWREADY_wire == 0
S_AXI_CTRL_AWADDR != internal_data
S_AXI_CTRL_AWADDR <= orig(r_base_addr_wire)
S_AXI_CTRL_AWADDR <= orig(w_base_addr_wire)
S_AXI_CTRL_AWADDR >= orig(M_AXI_AWADDR)
S_AXI_CTRL_AWADDR != orig(o_data)
S_AXI_CTRL_AWADDR >= orig(reg01_config)
S_AXI_CTRL_AWADDR % orig(byte_index) == 0
S_AXI_CTRL_AWADDR != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_AWADDR % orig(M_AXI_AWREADY_wire) == 0
S_AXI_CTRL_AWADDR != orig(internal_data)
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID <= r_base_addr_wire
S_AXI_CTRL_AWVALID <= w_base_addr_wire
S_AXI_CTRL_AWVALID >= w_done_wire
S_AXI_CTRL_AWVALID >= M_AXI_AWADDR
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID != o_data
S_AXI_CTRL_AWVALID != byte_index
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID != AW_HIGH_ADDR
S_AXI_CTRL_AWVALID != AR_HIGH_ADDR
S_AXI_CTRL_AWVALID != internal_data
S_AXI_CTRL_AWVALID <= orig(ARESETN)
S_AXI_CTRL_AWVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_AWVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_AWVALID >= orig(M_AXI_AWADDR)
S_AXI_CTRL_AWVALID != orig(o_data)
S_AXI_CTRL_AWVALID != orig(byte_index)
S_AXI_CTRL_AWVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWVALID != orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWVALID != orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWVALID != orig(internal_data)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= r_base_addr_wire
S_AXI_CTRL_AWREADY <= w_base_addr_wire
S_AXI_CTRL_AWREADY >= w_done_wire
S_AXI_CTRL_AWREADY >= M_AXI_AWADDR
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY != o_data
S_AXI_CTRL_AWREADY != byte_index
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY != AW_HIGH_ADDR
S_AXI_CTRL_AWREADY != AR_HIGH_ADDR
S_AXI_CTRL_AWREADY != internal_data
S_AXI_CTRL_AWREADY <= orig(ARESETN)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY <= orig(r_base_addr_wire)
S_AXI_CTRL_AWREADY <= orig(w_base_addr_wire)
S_AXI_CTRL_AWREADY >= orig(M_AXI_AWADDR)
S_AXI_CTRL_AWREADY != orig(o_data)
S_AXI_CTRL_AWREADY != orig(byte_index)
S_AXI_CTRL_AWREADY <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWREADY != orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWREADY != orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWREADY != orig(internal_data)
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= r_start_wire
S_AXI_CTRL_WDATA >= w_start_wire
S_AXI_CTRL_WDATA >= w_done_wire
S_AXI_CTRL_WDATA >= r_done_wire
S_AXI_CTRL_WDATA >= M_AXI_AWADDR
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARLEN
S_AXI_CTRL_WDATA >= M_AXI_ARSIZE
S_AXI_CTRL_WDATA >= M_AXI_ARBURST
S_AXI_CTRL_WDATA >= M_AXI_ARCACHE
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA >= reg01_config
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA % M_AXI_AWREADY_wire == 0
S_AXI_CTRL_WDATA >= M_AXI_ARVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_RRESP_wire
S_AXI_CTRL_WDATA >= M_AXI_RLAST_wire
S_AXI_CTRL_WDATA >= M_AXI_RVALID_wire
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WDATA >= AR_STATE
S_AXI_CTRL_WDATA >= R_STATE
S_AXI_CTRL_WDATA >= AR_ILLEGAL_REQ
S_AXI_CTRL_WDATA >= AR_CH_DIS
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA >= AR_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WDATA >= orig(r_start_wire)
S_AXI_CTRL_WDATA >= orig(w_start_wire)
S_AXI_CTRL_WDATA >= orig(w_done_wire)
S_AXI_CTRL_WDATA >= orig(r_done_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARCACHE)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_RDATA)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID)
S_AXI_CTRL_WDATA != orig(o_data)
S_AXI_CTRL_WDATA >= orig(reg01_config)
S_AXI_CTRL_WDATA != orig(byte_index)
S_AXI_CTRL_WDATA % orig(M_AXI_AWREADY_wire) == 0
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WDATA >= orig(AR_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_WDATA >= orig(AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_WDATA >= orig(AR_STATE)
S_AXI_CTRL_WDATA >= orig(R_STATE)
S_AXI_CTRL_WDATA >= orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_WDATA >= orig(AR_CH_DIS)
S_AXI_CTRL_WDATA >= orig(AW_ADDR_VALID)
S_AXI_CTRL_WDATA >= orig(AR_ADDR_VALID)
S_AXI_CTRL_WDATA != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WDATA != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WDATA >= orig(AR_ADDR_VALID_FLAG)
S_AXI_CTRL_WDATA != orig(internal_data)
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= r_start_wire
S_AXI_CTRL_WSTRB >= w_start_wire
S_AXI_CTRL_WSTRB <= r_base_addr_wire
S_AXI_CTRL_WSTRB <= w_base_addr_wire
S_AXI_CTRL_WSTRB >= w_done_wire
S_AXI_CTRL_WSTRB >= r_done_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARCACHE
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB != o_data
S_AXI_CTRL_WSTRB >= reg01_config
S_AXI_CTRL_WSTRB > byte_index
S_AXI_CTRL_WSTRB != aw_en
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AR_STATE
S_AXI_CTRL_WSTRB >= R_STATE
S_AXI_CTRL_WSTRB >= AR_ILLEGAL_REQ
S_AXI_CTRL_WSTRB != AR_CH_EN
S_AXI_CTRL_WSTRB >= AR_CH_DIS
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != AR_HIGH_ADDR
S_AXI_CTRL_WSTRB >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WSTRB != internal_data
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB >= orig(r_start_wire)
S_AXI_CTRL_WSTRB >= orig(w_start_wire)
S_AXI_CTRL_WSTRB <= orig(r_base_addr_wire)
S_AXI_CTRL_WSTRB <= orig(w_base_addr_wire)
S_AXI_CTRL_WSTRB >= orig(w_done_wire)
S_AXI_CTRL_WSTRB >= orig(r_done_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARCACHE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RDATA)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY)
S_AXI_CTRL_WSTRB != orig(o_data)
S_AXI_CTRL_WSTRB >= orig(reg01_config)
S_AXI_CTRL_WSTRB > orig(byte_index)
S_AXI_CTRL_WSTRB != orig(aw_en)
S_AXI_CTRL_WSTRB != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WSTRB >= orig(AR_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_WSTRB >= orig(AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_WSTRB >= orig(AR_STATE)
S_AXI_CTRL_WSTRB >= orig(R_STATE)
S_AXI_CTRL_WSTRB >= orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_WSTRB != orig(AR_CH_EN)
S_AXI_CTRL_WSTRB >= orig(AR_CH_DIS)
S_AXI_CTRL_WSTRB >= orig(AW_ADDR_VALID)
S_AXI_CTRL_WSTRB != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WSTRB != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WSTRB >= orig(AR_ADDR_VALID_FLAG)
S_AXI_CTRL_WSTRB != orig(internal_data)
S_AXI_CTRL_WVALID <= r_base_addr_wire
S_AXI_CTRL_WVALID <= w_base_addr_wire
S_AXI_CTRL_WVALID >= w_done_wire
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID != o_data
S_AXI_CTRL_WVALID != byte_index
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID != AW_HIGH_ADDR
S_AXI_CTRL_WVALID != AR_HIGH_ADDR
S_AXI_CTRL_WVALID != internal_data
S_AXI_CTRL_WVALID <= orig(ARESETN)
S_AXI_CTRL_WVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_WVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WVALID != orig(o_data)
S_AXI_CTRL_WVALID != orig(byte_index)
S_AXI_CTRL_WVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_WVALID != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WVALID != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WVALID != orig(internal_data)
S_AXI_CTRL_BVALID <= r_base_addr_wire
S_AXI_CTRL_BVALID <= w_base_addr_wire
S_AXI_CTRL_BVALID >= M_AXI_AWADDR
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= o_data
S_AXI_CTRL_BVALID <= reg06_r_config
S_AXI_CTRL_BVALID % M_AXI_AWREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_AWREADY_wire
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID <= AW_HIGH_ADDR
S_AXI_CTRL_BVALID <= AR_HIGH_ADDR
S_AXI_CTRL_BVALID <= internal_data
S_AXI_CTRL_BVALID <= orig(ARESETN)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_BVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_BVALID >= orig(M_AXI_AWADDR)
S_AXI_CTRL_BVALID % orig(M_AXI_AWREADY_wire) == 0
S_AXI_CTRL_BVALID <= orig(M_AXI_ARLEN_wire)
r_start_wire <= r_base_addr_wire
r_start_wire <= w_base_addr_wire
r_start_wire >= w_done_wire
r_start_wire >= M_AXI_AWADDR
r_start_wire <= M_AXI_BREADY
r_start_wire >= M_AXI_ARVALID
r_start_wire >= M_AXI_RLAST
r_start_wire >= M_AXI_RVALID
r_start_wire != o_data
r_start_wire <= reg_data_out
r_start_wire != byte_index
r_start_wire <= M_AXI_ARLEN_wire
r_start_wire >= M_AXI_RLAST_wire
r_start_wire >= M_AXI_RVALID_wire
r_start_wire >= AR_STATE
r_start_wire >= R_STATE
r_start_wire >= AR_ILLEGAL_REQ
r_start_wire != AW_HIGH_ADDR
r_start_wire != AR_HIGH_ADDR
r_start_wire != internal_data
r_start_wire <= orig(ARESETN)
r_start_wire <= orig(S_AXI_CTRL_WDATA)
r_start_wire <= orig(S_AXI_CTRL_WSTRB)
r_start_wire <= orig(r_base_addr_wire)
r_start_wire <= orig(w_base_addr_wire)
r_start_wire >= orig(M_AXI_AWADDR)
r_start_wire >= orig(M_AXI_ARVALID)
r_start_wire != orig(o_data)
r_start_wire != orig(byte_index)
r_start_wire <= orig(M_AXI_ARLEN_wire)
r_start_wire >= orig(AR_STATE)
r_start_wire >= orig(R_STATE)
r_start_wire >= orig(AR_ILLEGAL_REQ)
r_start_wire != orig(AW_HIGH_ADDR)
r_start_wire != orig(AR_HIGH_ADDR)
r_start_wire != orig(internal_data)
w_start_wire <= r_base_addr_wire
w_start_wire <= w_base_addr_wire
w_start_wire >= w_done_wire
w_start_wire >= r_done_wire
w_start_wire >= M_AXI_AWADDR
w_start_wire <= M_AXI_BREADY
w_start_wire != o_data
w_start_wire <= reg_data_out
w_start_wire != byte_index
w_start_wire <= M_AXI_ARLEN_wire
w_start_wire != AW_HIGH_ADDR
w_start_wire != AR_HIGH_ADDR
w_start_wire != internal_data
w_start_wire <= orig(ARESETN)
w_start_wire <= orig(S_AXI_CTRL_WDATA)
w_start_wire <= orig(S_AXI_CTRL_WSTRB)
w_start_wire >= orig(w_start_wire)
w_start_wire <= orig(r_base_addr_wire)
w_start_wire <= orig(w_base_addr_wire)
w_start_wire >= orig(M_AXI_AWADDR)
w_start_wire != orig(o_data)
w_start_wire <= orig(reg_data_out)
w_start_wire != orig(byte_index)
w_start_wire <= orig(M_AXI_ARLEN_wire)
w_start_wire != orig(AW_HIGH_ADDR)
w_start_wire != orig(AR_HIGH_ADDR)
w_start_wire != orig(internal_data)
reset_wire >= w_done_wire
reset_wire >= M_AXI_AWADDR
reset_wire <= M_AXI_BREADY
reset_wire != o_data
reset_wire != byte_index
reset_wire != M_AXI_ARLEN_wire
reset_wire != AW_HIGH_ADDR
reset_wire != AR_HIGH_ADDR
reset_wire != internal_data
reset_wire >= orig(w_done_wire)
reset_wire >= orig(M_AXI_AWADDR)
reset_wire != orig(o_data)
reset_wire != orig(byte_index)
reset_wire != orig(AW_HIGH_ADDR)
reset_wire != orig(AR_HIGH_ADDR)
reset_wire != orig(internal_data)
r_base_addr_wire >= w_done_wire
r_base_addr_wire >= r_done_wire
r_base_addr_wire >= M_AXI_AWADDR
r_base_addr_wire != M_AXI_BREADY
r_base_addr_wire >= M_AXI_ARLEN
r_base_addr_wire >= M_AXI_ARSIZE
r_base_addr_wire >= M_AXI_ARBURST
r_base_addr_wire >= M_AXI_ARCACHE
r_base_addr_wire >= M_AXI_ARVALID
r_base_addr_wire >= M_AXI_RDATA
r_base_addr_wire >= M_AXI_RLAST
r_base_addr_wire >= M_AXI_RVALID
r_base_addr_wire != M_AXI_RREADY
r_base_addr_wire != o_data
r_base_addr_wire >= axi_awaddr
r_base_addr_wire >= reg01_config
r_base_addr_wire >= reg03_r_anomaly
r_base_addr_wire > byte_index
r_base_addr_wire != aw_en
r_base_addr_wire != M_AXI_AWREADY_wire
r_base_addr_wire % M_AXI_AWREADY_wire == 0
r_base_addr_wire >= M_AXI_ARVALID_wire
r_base_addr_wire != M_AXI_ARREADY_wire
r_base_addr_wire >= M_AXI_RRESP_wire
r_base_addr_wire >= M_AXI_RLAST_wire
r_base_addr_wire >= M_AXI_RVALID_wire
r_base_addr_wire >= AR_ILL_TRANS_FIL_PTR
r_base_addr_wire >= AR_ILL_TRANS_SRV_PTR
r_base_addr_wire >= AR_STATE
r_base_addr_wire >= R_STATE
r_base_addr_wire >= AR_ILLEGAL_REQ
r_base_addr_wire != AR_CH_EN
r_base_addr_wire >= AR_CH_DIS
r_base_addr_wire >= AW_ADDR_VALID
r_base_addr_wire >= AR_ADDR_VALID
r_base_addr_wire != AW_HIGH_ADDR
r_base_addr_wire != AR_HIGH_ADDR
r_base_addr_wire >= AR_ADDR_VALID_FLAG
r_base_addr_wire != internal_data
r_base_addr_wire >= orig(S_AXI_CTRL_AWADDR)
r_base_addr_wire >= orig(S_AXI_CTRL_AWVALID)
r_base_addr_wire >= orig(S_AXI_CTRL_AWREADY)
r_base_addr_wire >= orig(S_AXI_CTRL_WSTRB)
r_base_addr_wire >= orig(S_AXI_CTRL_WVALID)
r_base_addr_wire >= orig(S_AXI_CTRL_BVALID)
r_base_addr_wire >= orig(r_start_wire)
r_base_addr_wire >= orig(w_start_wire)
r_base_addr_wire >= orig(w_done_wire)
r_base_addr_wire >= orig(r_done_wire)
r_base_addr_wire >= orig(M_AXI_AWADDR)
r_base_addr_wire >= orig(M_AXI_ARLEN)
r_base_addr_wire >= orig(M_AXI_ARSIZE)
r_base_addr_wire >= orig(M_AXI_ARBURST)
r_base_addr_wire >= orig(M_AXI_ARCACHE)
r_base_addr_wire >= orig(M_AXI_ARVALID)
r_base_addr_wire >= orig(M_AXI_RDATA)
r_base_addr_wire >= orig(M_AXI_RLAST)
r_base_addr_wire >= orig(M_AXI_RVALID)
r_base_addr_wire != orig(M_AXI_RREADY)
r_base_addr_wire != orig(o_data)
r_base_addr_wire >= orig(axi_awaddr)
r_base_addr_wire >= orig(reg01_config)
r_base_addr_wire >= orig(reg03_r_anomaly)
r_base_addr_wire > orig(byte_index)
r_base_addr_wire != orig(aw_en)
r_base_addr_wire != orig(M_AXI_AWREADY_wire)
r_base_addr_wire % orig(M_AXI_AWREADY_wire) == 0
r_base_addr_wire >= orig(M_AXI_ARVALID_wire)
r_base_addr_wire != orig(M_AXI_ARREADY_wire)
r_base_addr_wire >= orig(M_AXI_RRESP_wire)
r_base_addr_wire >= orig(M_AXI_RLAST_wire)
r_base_addr_wire >= orig(M_AXI_RVALID_wire)
r_base_addr_wire >= orig(AR_ILL_TRANS_FIL_PTR)
r_base_addr_wire >= orig(AR_ILL_TRANS_SRV_PTR)
r_base_addr_wire >= orig(AR_STATE)
r_base_addr_wire >= orig(R_STATE)
r_base_addr_wire >= orig(AR_ILLEGAL_REQ)
r_base_addr_wire != orig(AR_CH_EN)
r_base_addr_wire >= orig(AR_CH_DIS)
r_base_addr_wire >= orig(AW_ADDR_VALID)
r_base_addr_wire >= orig(AR_ADDR_VALID)
r_base_addr_wire != orig(AW_HIGH_ADDR)
r_base_addr_wire != orig(AR_HIGH_ADDR)
r_base_addr_wire >= orig(AR_ADDR_VALID_FLAG)
r_base_addr_wire != orig(internal_data)
w_base_addr_wire >= w_done_wire
w_base_addr_wire >= r_done_wire
w_base_addr_wire >= M_AXI_AWADDR
w_base_addr_wire != M_AXI_BREADY
w_base_addr_wire >= M_AXI_ARADDR
w_base_addr_wire >= M_AXI_ARLEN
w_base_addr_wire >= M_AXI_ARSIZE
w_base_addr_wire >= M_AXI_ARBURST
w_base_addr_wire >= M_AXI_ARCACHE
w_base_addr_wire >= M_AXI_ARVALID
w_base_addr_wire >= M_AXI_RDATA
w_base_addr_wire >= M_AXI_RLAST
w_base_addr_wire >= M_AXI_RVALID
w_base_addr_wire != M_AXI_RREADY
w_base_addr_wire != o_data
w_base_addr_wire >= axi_awaddr
w_base_addr_wire >= reg01_config
w_base_addr_wire >= reg03_r_anomaly
w_base_addr_wire > byte_index
w_base_addr_wire != aw_en
w_base_addr_wire != M_AXI_AWREADY_wire
w_base_addr_wire % M_AXI_AWREADY_wire == 0
w_base_addr_wire >= M_AXI_ARVALID_wire
w_base_addr_wire != M_AXI_ARREADY_wire
w_base_addr_wire >= M_AXI_RRESP_wire
w_base_addr_wire >= M_AXI_RLAST_wire
w_base_addr_wire >= M_AXI_RVALID_wire
w_base_addr_wire >= AR_ILL_TRANS_FIL_PTR
w_base_addr_wire >= AR_ILL_TRANS_SRV_PTR
w_base_addr_wire >= AR_STATE
w_base_addr_wire >= R_STATE
w_base_addr_wire >= AR_ILLEGAL_REQ
w_base_addr_wire != AR_CH_EN
w_base_addr_wire >= AR_CH_DIS
w_base_addr_wire >= AW_ADDR_VALID
w_base_addr_wire >= AR_ADDR_VALID
w_base_addr_wire != AW_HIGH_ADDR
w_base_addr_wire != AR_HIGH_ADDR
w_base_addr_wire >= AR_ADDR_VALID_FLAG
w_base_addr_wire != internal_data
w_base_addr_wire >= orig(S_AXI_CTRL_AWADDR)
w_base_addr_wire >= orig(S_AXI_CTRL_AWVALID)
w_base_addr_wire >= orig(S_AXI_CTRL_AWREADY)
w_base_addr_wire >= orig(S_AXI_CTRL_WSTRB)
w_base_addr_wire >= orig(S_AXI_CTRL_WVALID)
w_base_addr_wire >= orig(S_AXI_CTRL_BVALID)
w_base_addr_wire >= orig(r_start_wire)
w_base_addr_wire >= orig(w_start_wire)
w_base_addr_wire >= orig(w_done_wire)
w_base_addr_wire >= orig(r_done_wire)
w_base_addr_wire >= orig(M_AXI_AWADDR)
w_base_addr_wire >= orig(M_AXI_ARADDR)
w_base_addr_wire >= orig(M_AXI_ARLEN)
w_base_addr_wire >= orig(M_AXI_ARSIZE)
w_base_addr_wire >= orig(M_AXI_ARBURST)
w_base_addr_wire >= orig(M_AXI_ARCACHE)
w_base_addr_wire >= orig(M_AXI_ARVALID)
w_base_addr_wire >= orig(M_AXI_RDATA)
w_base_addr_wire >= orig(M_AXI_RLAST)
w_base_addr_wire >= orig(M_AXI_RVALID)
w_base_addr_wire != orig(M_AXI_RREADY)
w_base_addr_wire != orig(o_data)
w_base_addr_wire >= orig(axi_awaddr)
w_base_addr_wire >= orig(reg01_config)
w_base_addr_wire >= orig(reg03_r_anomaly)
w_base_addr_wire > orig(byte_index)
w_base_addr_wire != orig(aw_en)
w_base_addr_wire >= orig(M_AXI_AWADDR_wire)
w_base_addr_wire != orig(M_AXI_AWREADY_wire)
w_base_addr_wire % orig(M_AXI_AWREADY_wire) == 0
w_base_addr_wire >= orig(M_AXI_ARVALID_wire)
w_base_addr_wire != orig(M_AXI_ARREADY_wire)
w_base_addr_wire >= orig(M_AXI_RRESP_wire)
w_base_addr_wire >= orig(M_AXI_RLAST_wire)
w_base_addr_wire >= orig(M_AXI_RVALID_wire)
w_base_addr_wire >= orig(AR_ILL_TRANS_FIL_PTR)
w_base_addr_wire >= orig(AR_ILL_TRANS_SRV_PTR)
w_base_addr_wire >= orig(AR_STATE)
w_base_addr_wire >= orig(R_STATE)
w_base_addr_wire >= orig(AR_ILLEGAL_REQ)
w_base_addr_wire != orig(AR_CH_EN)
w_base_addr_wire >= orig(AR_CH_DIS)
w_base_addr_wire >= orig(AW_ADDR_VALID)
w_base_addr_wire >= orig(AR_ADDR_VALID)
w_base_addr_wire != orig(AW_HIGH_ADDR)
w_base_addr_wire != orig(AR_HIGH_ADDR)
w_base_addr_wire >= orig(AR_ADDR_VALID_FLAG)
w_base_addr_wire != orig(internal_data)
w_done_wire <= r_done_wire
w_done_wire >= M_AXI_AWADDR
w_done_wire <= M_AXI_RDATA
w_done_wire <= M_AXI_RLAST
w_done_wire <= M_AXI_RVALID
w_done_wire != o_data
w_done_wire <= reg01_config
w_done_wire <= reg_data_out
w_done_wire != byte_index
w_done_wire != M_AXI_AWREADY_wire
w_done_wire <= M_AXI_ARLEN_wire
w_done_wire != AW_HIGH_ADDR
w_done_wire != AR_HIGH_ADDR
w_done_wire != internal_data
w_done_wire <= orig(ARESETN)
w_done_wire <= orig(S_AXI_CTRL_AWADDR)
w_done_wire <= orig(S_AXI_CTRL_AWVALID)
w_done_wire <= orig(S_AXI_CTRL_AWREADY)
w_done_wire <= orig(S_AXI_CTRL_WDATA)
w_done_wire <= orig(S_AXI_CTRL_WSTRB)
w_done_wire <= orig(S_AXI_CTRL_WVALID)
w_done_wire <= orig(r_start_wire)
w_done_wire <= orig(w_start_wire)
w_done_wire <= orig(reset_wire)
w_done_wire <= orig(r_base_addr_wire)
w_done_wire <= orig(w_base_addr_wire)
w_done_wire <= orig(w_done_wire)
w_done_wire <= orig(r_done_wire)
w_done_wire >= orig(M_AXI_AWADDR)
w_done_wire <= orig(M_AXI_RDATA)
w_done_wire <= orig(M_AXI_RLAST)
w_done_wire <= orig(M_AXI_RVALID)
w_done_wire != orig(o_data)
w_done_wire <= orig(reg01_config)
w_done_wire <= orig(reg_data_out)
w_done_wire != orig(byte_index)
w_done_wire != orig(M_AXI_AWREADY_wire)
w_done_wire <= orig(M_AXI_ARLEN_wire)
w_done_wire != orig(AW_HIGH_ADDR)
w_done_wire != orig(AR_HIGH_ADDR)
w_done_wire != orig(internal_data)
r_done_wire >= M_AXI_AWADDR
r_done_wire <= M_AXI_BREADY
r_done_wire <= M_AXI_RDATA
r_done_wire != o_data
r_done_wire <= reg_data_out
r_done_wire != byte_index
r_done_wire <= M_AXI_ARLEN_wire
r_done_wire != AW_HIGH_ADDR
r_done_wire != AR_HIGH_ADDR
r_done_wire != internal_data
r_done_wire <= orig(ARESETN)
r_done_wire <= orig(S_AXI_CTRL_WDATA)
r_done_wire <= orig(S_AXI_CTRL_WSTRB)
r_done_wire <= orig(w_start_wire)
r_done_wire <= orig(r_base_addr_wire)
r_done_wire <= orig(w_base_addr_wire)
r_done_wire >= orig(M_AXI_AWADDR)
r_done_wire <= orig(M_AXI_RDATA)
r_done_wire != orig(o_data)
r_done_wire <= orig(reg_data_out)
r_done_wire != orig(byte_index)
r_done_wire <= orig(M_AXI_ARLEN_wire)
r_done_wire != orig(AW_HIGH_ADDR)
r_done_wire != orig(AR_HIGH_ADDR)
r_done_wire != orig(internal_data)
M_AXI_AWADDR < M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_ARADDR
M_AXI_AWADDR <= M_AXI_ARLEN
M_AXI_AWADDR <= M_AXI_ARSIZE
M_AXI_AWADDR <= M_AXI_ARBURST
M_AXI_AWADDR <= M_AXI_ARCACHE
M_AXI_AWADDR <= M_AXI_ARVALID
M_AXI_AWADDR <= M_AXI_RDATA
M_AXI_AWADDR <= M_AXI_RLAST
M_AXI_AWADDR <= M_AXI_RVALID
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= o_data
M_AXI_AWADDR <= axi_awaddr
M_AXI_AWADDR <= reg00_config
M_AXI_AWADDR <= reg01_config
M_AXI_AWADDR <= reg03_r_anomaly
M_AXI_AWADDR <= reg06_r_config
M_AXI_AWADDR <= reg10_r_config
M_AXI_AWADDR <= reg22_w_config
M_AXI_AWADDR <= reg25_w_config
M_AXI_AWADDR <= reg_data_out
M_AXI_AWADDR <= aw_en
M_AXI_AWADDR <= M_AXI_AWREADY_wire
M_AXI_AWADDR <= M_AXI_ARADDR_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR <= M_AXI_ARVALID_wire
M_AXI_AWADDR <= M_AXI_ARREADY_wire
M_AXI_AWADDR <= M_AXI_RRESP_wire
M_AXI_AWADDR <= M_AXI_RLAST_wire
M_AXI_AWADDR <= M_AXI_RVALID_wire
M_AXI_AWADDR <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR <= AR_ILL_TRANS_SRV_PTR
M_AXI_AWADDR <= AR_STATE
M_AXI_AWADDR <= R_STATE
M_AXI_AWADDR <= AR_ILLEGAL_REQ
M_AXI_AWADDR <= AR_CH_EN
M_AXI_AWADDR <= AR_CH_DIS
M_AXI_AWADDR <= AW_ADDR_VALID
M_AXI_AWADDR <= AR_ADDR_VALID
M_AXI_AWADDR % AW_HIGH_ADDR == 0
M_AXI_AWADDR <= AW_HIGH_ADDR
M_AXI_AWADDR % AR_HIGH_ADDR == 0
M_AXI_AWADDR <= AR_HIGH_ADDR
M_AXI_AWADDR <= AR_ADDR_VALID_FLAG
M_AXI_AWADDR <= internal_data
M_AXI_AWADDR <= orig(ARESETN)
M_AXI_AWADDR <= orig(S_AXI_CTRL_AWADDR)
M_AXI_AWADDR <= orig(S_AXI_CTRL_AWVALID)
M_AXI_AWADDR <= orig(S_AXI_CTRL_AWREADY)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWADDR <= orig(r_start_wire)
M_AXI_AWADDR <= orig(w_start_wire)
M_AXI_AWADDR <= orig(reset_wire)
M_AXI_AWADDR <= orig(r_base_addr_wire)
M_AXI_AWADDR <= orig(w_base_addr_wire)
M_AXI_AWADDR <= orig(w_done_wire)
M_AXI_AWADDR <= orig(r_done_wire)
M_AXI_AWADDR >= orig(M_AXI_AWADDR)
M_AXI_AWADDR <= orig(M_AXI_RDATA)
M_AXI_AWADDR <= orig(M_AXI_RLAST)
M_AXI_AWADDR <= orig(M_AXI_RVALID)
M_AXI_AWADDR <= orig(reg01_config)
M_AXI_AWADDR <= orig(reg_data_out)
M_AXI_AWADDR <= orig(M_AXI_ARLEN_wire)
M_AXI_AWADDR % orig(AW_HIGH_ADDR) == 0
M_AXI_AWADDR % orig(AR_HIGH_ADDR) == 0
M_AXI_BREADY != M_AXI_ARADDR
M_AXI_BREADY != M_AXI_ARLEN
M_AXI_BREADY != M_AXI_ARSIZE
M_AXI_BREADY >= M_AXI_ARBURST
M_AXI_BREADY != M_AXI_ARCACHE
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= M_AXI_RREADY
M_AXI_BREADY != o_data
M_AXI_BREADY != axi_awaddr
M_AXI_BREADY != reg00_config
M_AXI_BREADY >= reg01_config
M_AXI_BREADY != reg03_r_anomaly
M_AXI_BREADY != reg06_r_config
M_AXI_BREADY != reg10_r_config
M_AXI_BREADY != reg22_w_config
M_AXI_BREADY != reg25_w_config
M_AXI_BREADY != reg_data_out
M_AXI_BREADY != byte_index
M_AXI_BREADY >= aw_en
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY != M_AXI_ARADDR_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARVALID_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY != M_AXI_RRESP_wire
M_AXI_BREADY >= M_AXI_RLAST_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_BREADY >= AR_STATE
M_AXI_BREADY >= R_STATE
M_AXI_BREADY >= AR_ILLEGAL_REQ
M_AXI_BREADY >= AR_CH_EN
M_AXI_BREADY >= AR_CH_DIS
M_AXI_BREADY >= AW_ADDR_VALID
M_AXI_BREADY != AW_HIGH_ADDR
M_AXI_BREADY != AR_HIGH_ADDR
M_AXI_BREADY >= AR_ADDR_VALID_FLAG
M_AXI_BREADY != internal_data
M_AXI_BREADY >= orig(ARESETN)
M_AXI_BREADY != orig(S_AXI_CTRL_AWADDR)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWREADY)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY >= orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(r_start_wire)
M_AXI_BREADY >= orig(w_start_wire)
M_AXI_BREADY >= orig(reset_wire)
M_AXI_BREADY != orig(r_base_addr_wire)
M_AXI_BREADY != orig(w_base_addr_wire)
M_AXI_BREADY >= orig(w_done_wire)
M_AXI_BREADY >= orig(r_done_wire)
M_AXI_BREADY > orig(M_AXI_AWADDR)
M_AXI_BREADY != orig(M_AXI_ARADDR)
M_AXI_BREADY != orig(M_AXI_ARLEN)
M_AXI_BREADY != orig(M_AXI_ARSIZE)
M_AXI_BREADY >= orig(M_AXI_ARBURST)
M_AXI_BREADY != orig(M_AXI_ARCACHE)
M_AXI_BREADY >= orig(M_AXI_ARVALID)
M_AXI_BREADY >= orig(M_AXI_RLAST)
M_AXI_BREADY >= orig(M_AXI_RVALID)
M_AXI_BREADY >= orig(M_AXI_RREADY)
M_AXI_BREADY != orig(o_data)
M_AXI_BREADY != orig(axi_awaddr)
M_AXI_BREADY != orig(reg00_config)
M_AXI_BREADY >= orig(reg01_config)
M_AXI_BREADY != orig(reg03_r_anomaly)
M_AXI_BREADY != orig(reg06_r_config)
M_AXI_BREADY != orig(reg10_r_config)
M_AXI_BREADY != orig(reg22_w_config)
M_AXI_BREADY != orig(reg25_w_config)
M_AXI_BREADY != orig(reg_data_out)
M_AXI_BREADY != orig(byte_index)
M_AXI_BREADY >= orig(aw_en)
M_AXI_BREADY != orig(M_AXI_AWADDR_wire)
M_AXI_BREADY >= orig(M_AXI_AWREADY_wire)
M_AXI_BREADY != orig(M_AXI_ARADDR_wire)
M_AXI_BREADY != orig(M_AXI_ARLEN_wire)
M_AXI_BREADY >= orig(M_AXI_ARVALID_wire)
M_AXI_BREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_BREADY != orig(M_AXI_RRESP_wire)
M_AXI_BREADY >= orig(M_AXI_RLAST_wire)
M_AXI_BREADY >= orig(M_AXI_RVALID_wire)
M_AXI_BREADY >= orig(AR_STATE)
M_AXI_BREADY >= orig(R_STATE)
M_AXI_BREADY >= orig(AR_ILLEGAL_REQ)
M_AXI_BREADY >= orig(AR_CH_EN)
M_AXI_BREADY >= orig(AR_CH_DIS)
M_AXI_BREADY >= orig(AW_ADDR_VALID)
M_AXI_BREADY != orig(AW_HIGH_ADDR)
M_AXI_BREADY != orig(AR_HIGH_ADDR)
M_AXI_BREADY >= orig(AR_ADDR_VALID_FLAG)
M_AXI_BREADY != orig(internal_data)
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARBURST
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR >= M_AXI_ARVALID
M_AXI_ARADDR <= o_data
M_AXI_ARADDR <= reg00_config
M_AXI_ARADDR <= reg25_w_config
M_AXI_ARADDR <= reg_data_out
M_AXI_ARADDR % M_AXI_AWREADY_wire == 0
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARADDR <= orig(w_base_addr_wire)
M_AXI_ARADDR >= orig(M_AXI_AWADDR)
M_AXI_ARADDR >= orig(M_AXI_ARADDR)
M_AXI_ARADDR >= orig(M_AXI_ARLEN)
M_AXI_ARADDR >= orig(M_AXI_ARSIZE)
M_AXI_ARADDR >= orig(M_AXI_ARBURST)
M_AXI_ARADDR >= orig(M_AXI_ARCACHE)
M_AXI_ARADDR >= orig(M_AXI_ARVALID)
M_AXI_ARADDR <= orig(reg_data_out)
M_AXI_ARADDR % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARADDR >= orig(AR_ADDR_VALID)
M_AXI_ARADDR >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN <= o_data
M_AXI_ARLEN <= reg00_config
M_AXI_ARLEN <= reg06_r_config
M_AXI_ARLEN <= reg10_r_config
M_AXI_ARLEN <= reg22_w_config
M_AXI_ARLEN <= reg25_w_config
M_AXI_ARLEN <= reg_data_out
M_AXI_ARLEN % byte_index == 0
M_AXI_ARLEN % M_AXI_AWREADY_wire == 0
M_AXI_ARLEN <= M_AXI_ARADDR_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN <= AW_HIGH_ADDR
M_AXI_ARLEN <= AR_HIGH_ADDR
M_AXI_ARLEN <= internal_data
M_AXI_ARLEN <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLEN <= orig(r_base_addr_wire)
M_AXI_ARLEN <= orig(w_base_addr_wire)
M_AXI_ARLEN >= orig(M_AXI_AWADDR)
M_AXI_ARLEN >= orig(M_AXI_ARLEN)
M_AXI_ARLEN >= orig(M_AXI_ARSIZE)
M_AXI_ARLEN >= orig(M_AXI_ARBURST)
M_AXI_ARLEN >= orig(M_AXI_ARCACHE)
M_AXI_ARLEN >= orig(M_AXI_ARVALID)
M_AXI_ARLEN <= orig(reg_data_out)
M_AXI_ARLEN % orig(byte_index) == 0
M_AXI_ARLEN % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARLEN <= orig(M_AXI_ARLEN_wire)
M_AXI_ARLEN >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= o_data
M_AXI_ARSIZE <= reg00_config
M_AXI_ARSIZE <= reg06_r_config
M_AXI_ARSIZE <= reg10_r_config
M_AXI_ARSIZE <= reg22_w_config
M_AXI_ARSIZE <= reg25_w_config
M_AXI_ARSIZE <= reg_data_out
M_AXI_ARSIZE % M_AXI_AWREADY_wire == 0
M_AXI_ARSIZE <= M_AXI_ARADDR_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE <= AW_HIGH_ADDR
M_AXI_ARSIZE <= AR_HIGH_ADDR
M_AXI_ARSIZE <= internal_data
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARSIZE <= orig(r_base_addr_wire)
M_AXI_ARSIZE <= orig(w_base_addr_wire)
M_AXI_ARSIZE >= orig(M_AXI_AWADDR)
M_AXI_ARSIZE >= orig(M_AXI_ARSIZE)
M_AXI_ARSIZE >= orig(M_AXI_ARBURST)
M_AXI_ARSIZE >= orig(M_AXI_ARVALID)
M_AXI_ARSIZE <= orig(reg_data_out)
M_AXI_ARSIZE % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARSIZE <= orig(M_AXI_ARLEN_wire)
M_AXI_ARSIZE >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARBURST <= M_AXI_ARCACHE
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_RREADY
M_AXI_ARBURST <= o_data
M_AXI_ARBURST <= reg00_config
M_AXI_ARBURST <= reg06_r_config
M_AXI_ARBURST <= reg10_r_config
M_AXI_ARBURST <= reg22_w_config
M_AXI_ARBURST <= reg25_w_config
M_AXI_ARBURST <= reg_data_out
M_AXI_ARBURST <= aw_en
M_AXI_ARBURST % M_AXI_AWREADY_wire == 0
M_AXI_ARBURST <= M_AXI_AWREADY_wire
M_AXI_ARBURST <= M_AXI_ARADDR_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARBURST <= AR_CH_EN
M_AXI_ARBURST <= AW_ADDR_VALID
M_AXI_ARBURST <= AR_ADDR_VALID
M_AXI_ARBURST <= AW_HIGH_ADDR
M_AXI_ARBURST <= AR_HIGH_ADDR
M_AXI_ARBURST <= AR_ADDR_VALID_FLAG
M_AXI_ARBURST <= internal_data
M_AXI_ARBURST <= orig(ARESETN)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARBURST <= orig(r_base_addr_wire)
M_AXI_ARBURST <= orig(w_base_addr_wire)
M_AXI_ARBURST >= orig(M_AXI_AWADDR)
M_AXI_ARBURST >= orig(M_AXI_ARBURST)
M_AXI_ARBURST >= orig(M_AXI_ARVALID)
M_AXI_ARBURST <= orig(reg_data_out)
M_AXI_ARBURST % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARBURST <= orig(M_AXI_ARLEN_wire)
M_AXI_ARBURST >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARCACHE >= M_AXI_ARVALID
M_AXI_ARCACHE <= o_data
M_AXI_ARCACHE <= reg00_config
M_AXI_ARCACHE <= reg06_r_config
M_AXI_ARCACHE <= reg10_r_config
M_AXI_ARCACHE <= reg22_w_config
M_AXI_ARCACHE <= reg25_w_config
M_AXI_ARCACHE <= reg_data_out
M_AXI_ARCACHE % M_AXI_AWREADY_wire == 0
M_AXI_ARCACHE <= M_AXI_ARADDR_wire
M_AXI_ARCACHE <= M_AXI_ARLEN_wire
M_AXI_ARCACHE <= AW_HIGH_ADDR
M_AXI_ARCACHE <= AR_HIGH_ADDR
M_AXI_ARCACHE <= internal_data
M_AXI_ARCACHE <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARCACHE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARCACHE <= orig(r_base_addr_wire)
M_AXI_ARCACHE <= orig(w_base_addr_wire)
M_AXI_ARCACHE >= orig(M_AXI_AWADDR)
M_AXI_ARCACHE >= orig(M_AXI_ARSIZE)
M_AXI_ARCACHE >= orig(M_AXI_ARBURST)
M_AXI_ARCACHE >= orig(M_AXI_ARCACHE)
M_AXI_ARCACHE >= orig(M_AXI_ARVALID)
M_AXI_ARCACHE <= orig(reg_data_out)
M_AXI_ARCACHE % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARCACHE <= orig(M_AXI_ARLEN_wire)
M_AXI_ARCACHE >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= o_data
M_AXI_ARVALID <= reg00_config
M_AXI_ARVALID <= reg06_r_config
M_AXI_ARVALID <= reg10_r_config
M_AXI_ARVALID <= reg22_w_config
M_AXI_ARVALID <= reg25_w_config
M_AXI_ARVALID <= reg_data_out
M_AXI_ARVALID <= aw_en
M_AXI_ARVALID % M_AXI_AWREADY_wire == 0
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID <= M_AXI_ARADDR_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARVALID <= AR_STATE
M_AXI_ARVALID <= AR_CH_EN
M_AXI_ARVALID <= AW_ADDR_VALID
M_AXI_ARVALID <= AR_ADDR_VALID
M_AXI_ARVALID <= AW_HIGH_ADDR
M_AXI_ARVALID <= AR_HIGH_ADDR
M_AXI_ARVALID <= AR_ADDR_VALID_FLAG
M_AXI_ARVALID <= internal_data
M_AXI_ARVALID <= orig(ARESETN)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID <= orig(r_start_wire)
M_AXI_ARVALID <= orig(r_base_addr_wire)
M_AXI_ARVALID <= orig(w_base_addr_wire)
M_AXI_ARVALID >= orig(M_AXI_AWADDR)
M_AXI_ARVALID <= orig(reg_data_out)
M_AXI_ARVALID % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_RDATA != o_data
M_AXI_RDATA != byte_index
M_AXI_RDATA % M_AXI_AWREADY_wire == 0
M_AXI_RDATA != AW_HIGH_ADDR
M_AXI_RDATA != AR_HIGH_ADDR
M_AXI_RDATA != internal_data
M_AXI_RDATA <= orig(S_AXI_CTRL_WDATA)
M_AXI_RDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RDATA <= orig(r_base_addr_wire)
M_AXI_RDATA <= orig(w_base_addr_wire)
M_AXI_RDATA >= orig(r_done_wire)
M_AXI_RDATA >= orig(M_AXI_AWADDR)
M_AXI_RDATA != orig(o_data)
M_AXI_RDATA != orig(byte_index)
M_AXI_RDATA % orig(M_AXI_AWREADY_wire) == 0
M_AXI_RDATA != orig(AW_HIGH_ADDR)
M_AXI_RDATA != orig(AR_HIGH_ADDR)
M_AXI_RDATA != orig(internal_data)
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST != o_data
M_AXI_RLAST <= reg_data_out
M_AXI_RLAST != byte_index
M_AXI_RLAST <= M_AXI_ARLEN_wire
M_AXI_RLAST != AW_HIGH_ADDR
M_AXI_RLAST != AR_HIGH_ADDR
M_AXI_RLAST != internal_data
M_AXI_RLAST <= orig(ARESETN)
M_AXI_RLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST <= orig(r_start_wire)
M_AXI_RLAST <= orig(r_base_addr_wire)
M_AXI_RLAST <= orig(w_base_addr_wire)
M_AXI_RLAST >= orig(M_AXI_AWADDR)
M_AXI_RLAST <= orig(M_AXI_RVALID)
M_AXI_RLAST != orig(o_data)
M_AXI_RLAST <= orig(reg_data_out)
M_AXI_RLAST != orig(byte_index)
M_AXI_RLAST <= orig(M_AXI_ARLEN_wire)
M_AXI_RLAST != orig(AW_HIGH_ADDR)
M_AXI_RLAST != orig(AR_HIGH_ADDR)
M_AXI_RLAST != orig(internal_data)
M_AXI_RVALID != o_data
M_AXI_RVALID <= reg_data_out
M_AXI_RVALID != byte_index
M_AXI_RVALID <= M_AXI_ARLEN_wire
M_AXI_RVALID != AW_HIGH_ADDR
M_AXI_RVALID != AR_HIGH_ADDR
M_AXI_RVALID != internal_data
M_AXI_RVALID <= orig(ARESETN)
M_AXI_RVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID <= orig(r_start_wire)
M_AXI_RVALID <= orig(r_base_addr_wire)
M_AXI_RVALID <= orig(w_base_addr_wire)
M_AXI_RVALID >= orig(M_AXI_AWADDR)
M_AXI_RVALID != orig(o_data)
M_AXI_RVALID <= orig(reg_data_out)
M_AXI_RVALID != orig(byte_index)
M_AXI_RVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_RVALID != orig(AW_HIGH_ADDR)
M_AXI_RVALID != orig(AR_HIGH_ADDR)
M_AXI_RVALID != orig(internal_data)
M_AXI_RREADY <= o_data
M_AXI_RREADY != reg_data_out
M_AXI_RREADY % M_AXI_AWREADY_wire == 0
M_AXI_RREADY <= M_AXI_AWREADY_wire
M_AXI_RREADY != M_AXI_ARLEN_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY >= AR_STATE
M_AXI_RREADY >= AR_ILLEGAL_REQ
M_AXI_RREADY >= AR_CH_EN
M_AXI_RREADY <= AW_HIGH_ADDR
M_AXI_RREADY <= AR_HIGH_ADDR
M_AXI_RREADY >= AR_ADDR_VALID_FLAG
M_AXI_RREADY <= internal_data
M_AXI_RREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_RREADY != orig(r_base_addr_wire)
M_AXI_RREADY != orig(w_base_addr_wire)
M_AXI_RREADY >= orig(M_AXI_AWADDR)
M_AXI_RREADY >= orig(M_AXI_ARBURST)
M_AXI_RREADY >= orig(M_AXI_ARVALID)
M_AXI_RREADY != orig(reg_data_out)
M_AXI_RREADY % orig(M_AXI_AWREADY_wire) == 0
M_AXI_RREADY != orig(M_AXI_ARLEN_wire)
M_AXI_RREADY >= orig(M_AXI_ARVALID_wire)
M_AXI_RREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_RREADY >= orig(M_AXI_RLAST_wire)
M_AXI_RREADY >= orig(M_AXI_RVALID_wire)
M_AXI_RREADY >= orig(R_STATE)
M_AXI_RREADY >= orig(AR_CH_EN)
M_AXI_RREADY >= orig(AR_CH_DIS)
M_AXI_RREADY >= orig(AR_ADDR_VALID_FLAG)
o_data >= axi_awaddr
o_data != reg01_config
o_data >= reg03_r_anomaly
o_data >= reg06_r_config
o_data >= reg10_r_config
o_data >= reg22_w_config
o_data >= reg25_w_config
o_data != reg_data_out
o_data >= byte_index
o_data >= aw_en
o_data >= M_AXI_AWREADY_wire
o_data >= M_AXI_ARADDR_wire
o_data != M_AXI_ARLEN_wire
o_data >= M_AXI_ARVALID_wire
o_data >= M_AXI_ARREADY_wire
o_data >= M_AXI_RRESP_wire
o_data >= M_AXI_RLAST_wire
o_data >= M_AXI_RVALID_wire
o_data >= AR_ILL_TRANS_FIL_PTR
o_data >= AR_ILL_TRANS_SRV_PTR
o_data >= AR_STATE
o_data >= R_STATE
o_data >= AR_ILLEGAL_REQ
o_data >= AR_CH_EN
o_data >= AR_CH_DIS
o_data >= AW_ADDR_VALID
o_data >= AR_ADDR_VALID
o_data >= AW_HIGH_ADDR
o_data >= AR_HIGH_ADDR
o_data >= AR_ADDR_VALID_FLAG
o_data >= internal_data
o_data != orig(ARESETN)
o_data != orig(S_AXI_CTRL_AWADDR)
o_data != orig(S_AXI_CTRL_AWVALID)
o_data != orig(S_AXI_CTRL_AWREADY)
o_data != orig(S_AXI_CTRL_WDATA)
o_data != orig(S_AXI_CTRL_WSTRB)
o_data != orig(S_AXI_CTRL_WVALID)
o_data >= orig(S_AXI_CTRL_BVALID)
o_data != orig(r_start_wire)
o_data != orig(w_start_wire)
o_data != orig(reset_wire)
o_data != orig(r_base_addr_wire)
o_data != orig(w_base_addr_wire)
o_data != orig(w_done_wire)
o_data != orig(r_done_wire)
o_data >= orig(M_AXI_AWADDR)
o_data >= orig(M_AXI_ARADDR)
o_data >= orig(M_AXI_ARLEN)
o_data >= orig(M_AXI_ARSIZE)
o_data >= orig(M_AXI_ARBURST)
o_data >= orig(M_AXI_ARCACHE)
o_data >= orig(M_AXI_ARVALID)
o_data != orig(M_AXI_RDATA)
o_data != orig(M_AXI_RLAST)
o_data != orig(M_AXI_RVALID)
o_data >= orig(M_AXI_RREADY)
o_data >= orig(o_data)
o_data >= orig(axi_awaddr)
o_data != orig(reg01_config)
o_data >= orig(reg03_r_anomaly)
o_data >= orig(reg06_r_config)
o_data >= orig(reg10_r_config)
o_data >= orig(reg22_w_config)
o_data >= orig(reg25_w_config)
o_data != orig(reg_data_out)
o_data >= orig(byte_index)
o_data >= orig(aw_en)
o_data >= orig(M_AXI_AWADDR_wire)
o_data >= orig(M_AXI_AWREADY_wire)
o_data >= orig(M_AXI_ARADDR_wire)
o_data != orig(M_AXI_ARLEN_wire)
o_data >= orig(M_AXI_ARVALID_wire)
o_data >= orig(M_AXI_ARREADY_wire)
o_data >= orig(M_AXI_RRESP_wire)
o_data >= orig(M_AXI_RLAST_wire)
o_data >= orig(M_AXI_RVALID_wire)
o_data >= orig(AR_ILL_TRANS_FIL_PTR)
o_data >= orig(AR_ILL_TRANS_SRV_PTR)
o_data >= orig(AR_STATE)
o_data >= orig(R_STATE)
o_data >= orig(AR_ILLEGAL_REQ)
o_data >= orig(AR_CH_EN)
o_data >= orig(AR_CH_DIS)
o_data >= orig(AW_ADDR_VALID)
o_data >= orig(AR_ADDR_VALID)
o_data >= orig(AW_HIGH_ADDR)
o_data >= orig(AR_HIGH_ADDR)
o_data >= orig(AR_ADDR_VALID_FLAG)
o_data >= orig(internal_data)
axi_awaddr % byte_index == 0
axi_awaddr % M_AXI_AWREADY_wire == 0
axi_awaddr <= internal_data
axi_awaddr <= orig(r_base_addr_wire)
axi_awaddr <= orig(w_base_addr_wire)
axi_awaddr >= orig(M_AXI_AWADDR)
axi_awaddr % orig(byte_index) == 0
axi_awaddr % orig(M_AXI_AWREADY_wire) == 0
reg00_config >= reg03_r_anomaly
reg00_config <= reg_data_out
reg00_config % M_AXI_AWREADY_wire == 0
reg00_config >= M_AXI_ARADDR_wire
reg00_config >= M_AXI_ARVALID_wire
reg00_config >= M_AXI_RRESP_wire
reg00_config >= M_AXI_RLAST_wire
reg00_config >= M_AXI_RVALID_wire
reg00_config >= AR_ILL_TRANS_FIL_PTR
reg00_config >= AR_ILL_TRANS_SRV_PTR
reg00_config >= AR_STATE
reg00_config >= R_STATE
reg00_config >= AR_ILLEGAL_REQ
reg00_config >= AR_CH_DIS
reg00_config >= AW_ADDR_VALID
reg00_config >= AR_ADDR_VALID
reg00_config >= AR_ADDR_VALID_FLAG
reg00_config % internal_data == 0
reg00_config >= orig(M_AXI_AWADDR)
reg00_config >= orig(M_AXI_ARADDR)
reg00_config >= orig(M_AXI_ARLEN)
reg00_config >= orig(M_AXI_ARSIZE)
reg00_config >= orig(M_AXI_ARBURST)
reg00_config >= orig(M_AXI_ARCACHE)
reg00_config >= orig(M_AXI_ARVALID)
reg00_config >= orig(reg00_config)
reg00_config >= orig(reg03_r_anomaly)
reg00_config % orig(M_AXI_AWREADY_wire) == 0
reg00_config >= orig(M_AXI_ARVALID_wire)
reg00_config >= orig(M_AXI_RRESP_wire)
reg00_config >= orig(M_AXI_RLAST_wire)
reg00_config >= orig(M_AXI_RVALID_wire)
reg00_config >= orig(AR_ILL_TRANS_FIL_PTR)
reg00_config >= orig(AR_ILL_TRANS_SRV_PTR)
reg00_config >= orig(AR_STATE)
reg00_config >= orig(R_STATE)
reg00_config >= orig(AR_ILLEGAL_REQ)
reg00_config >= orig(AR_CH_DIS)
reg00_config >= orig(AW_ADDR_VALID)
reg00_config >= orig(AR_ADDR_VALID)
reg00_config >= orig(AR_ADDR_VALID_FLAG)
reg00_config % orig(internal_data) == 0
reg01_config <= reg_data_out
reg01_config != byte_index
reg01_config <= M_AXI_ARLEN_wire
reg01_config != AW_HIGH_ADDR
reg01_config != AR_HIGH_ADDR
reg01_config != internal_data
reg01_config <= orig(ARESETN)
reg01_config <= orig(S_AXI_CTRL_AWADDR)
reg01_config <= orig(S_AXI_CTRL_AWVALID)
reg01_config <= orig(S_AXI_CTRL_AWREADY)
reg01_config <= orig(S_AXI_CTRL_WDATA)
reg01_config <= orig(S_AXI_CTRL_WSTRB)
reg01_config <= orig(S_AXI_CTRL_WVALID)
reg01_config <= orig(r_start_wire)
reg01_config <= orig(r_base_addr_wire)
reg01_config <= orig(w_base_addr_wire)
reg01_config >= orig(M_AXI_AWADDR)
reg01_config != orig(o_data)
reg01_config <= orig(reg_data_out)
reg01_config != orig(byte_index)
reg01_config <= orig(M_AXI_ARLEN_wire)
reg01_config != orig(AW_HIGH_ADDR)
reg01_config != orig(AR_HIGH_ADDR)
reg01_config != orig(internal_data)
reg03_r_anomaly <= reg06_r_config
reg03_r_anomaly <= reg10_r_config
reg03_r_anomaly <= reg22_w_config
reg03_r_anomaly <= reg25_w_config
reg03_r_anomaly <= reg_data_out
reg03_r_anomaly % byte_index == 0
reg03_r_anomaly % M_AXI_AWREADY_wire == 0
reg03_r_anomaly <= M_AXI_ARADDR_wire
reg03_r_anomaly >= M_AXI_RRESP_wire
reg03_r_anomaly >= R_STATE
reg03_r_anomaly >= AR_ILLEGAL_REQ
reg03_r_anomaly >= AR_CH_DIS
reg03_r_anomaly <= orig(r_base_addr_wire)
reg03_r_anomaly <= orig(w_base_addr_wire)
reg03_r_anomaly >= orig(M_AXI_AWADDR)
reg03_r_anomaly >= orig(reg03_r_anomaly)
reg03_r_anomaly <= orig(reg_data_out)
reg03_r_anomaly % orig(byte_index) == 0
reg03_r_anomaly % orig(M_AXI_AWREADY_wire) == 0
reg03_r_anomaly >= orig(M_AXI_RRESP_wire)
reg03_r_anomaly >= orig(R_STATE)
reg03_r_anomaly >= orig(AR_ILLEGAL_REQ)
reg03_r_anomaly >= orig(AR_CH_DIS)
reg06_r_config % byte_index == 0
reg06_r_config % M_AXI_AWREADY_wire == 0
reg06_r_config >= M_AXI_ARVALID_wire
reg06_r_config >= M_AXI_RRESP_wire
reg06_r_config >= M_AXI_RLAST_wire
reg06_r_config >= M_AXI_RVALID_wire
reg06_r_config >= AR_ILL_TRANS_FIL_PTR
reg06_r_config >= AR_ILL_TRANS_SRV_PTR
reg06_r_config >= AR_STATE
reg06_r_config >= R_STATE
reg06_r_config >= AR_ILLEGAL_REQ
reg06_r_config >= AR_CH_DIS
reg06_r_config >= AW_ADDR_VALID
reg06_r_config >= AR_ADDR_VALID
reg06_r_config >= AR_ADDR_VALID_FLAG
reg06_r_config >= orig(S_AXI_CTRL_BVALID)
reg06_r_config >= orig(M_AXI_AWADDR)
reg06_r_config >= orig(M_AXI_ARLEN)
reg06_r_config >= orig(M_AXI_ARSIZE)
reg06_r_config >= orig(M_AXI_ARBURST)
reg06_r_config >= orig(M_AXI_ARCACHE)
reg06_r_config >= orig(M_AXI_ARVALID)
reg06_r_config >= orig(axi_awaddr)
reg06_r_config >= orig(reg03_r_anomaly)
reg06_r_config >= orig(reg06_r_config)
reg06_r_config % orig(byte_index) == 0
reg06_r_config % orig(M_AXI_AWREADY_wire) == 0
reg06_r_config >= orig(M_AXI_ARVALID_wire)
reg06_r_config >= orig(M_AXI_RRESP_wire)
reg06_r_config >= orig(M_AXI_RLAST_wire)
reg06_r_config >= orig(M_AXI_RVALID_wire)
reg06_r_config >= orig(AR_ILL_TRANS_FIL_PTR)
reg06_r_config >= orig(AR_ILL_TRANS_SRV_PTR)
reg06_r_config >= orig(AR_STATE)
reg06_r_config >= orig(R_STATE)
reg06_r_config >= orig(AR_ILLEGAL_REQ)
reg06_r_config >= orig(AR_CH_DIS)
reg06_r_config >= orig(AW_ADDR_VALID)
reg06_r_config >= orig(AR_ADDR_VALID)
reg06_r_config >= orig(AR_ADDR_VALID_FLAG)
reg10_r_config % byte_index == 0
reg10_r_config % M_AXI_AWREADY_wire == 0
reg10_r_config >= M_AXI_ARVALID_wire
reg10_r_config >= M_AXI_RRESP_wire
reg10_r_config >= M_AXI_RLAST_wire
reg10_r_config >= M_AXI_RVALID_wire
reg10_r_config >= AR_ILL_TRANS_FIL_PTR
reg10_r_config >= AR_ILL_TRANS_SRV_PTR
reg10_r_config >= AR_STATE
reg10_r_config >= R_STATE
reg10_r_config >= AR_ILLEGAL_REQ
reg10_r_config >= AR_CH_DIS
reg10_r_config >= AW_ADDR_VALID
reg10_r_config >= AR_ADDR_VALID
reg10_r_config >= AR_ADDR_VALID_FLAG
reg10_r_config >= orig(M_AXI_AWADDR)
reg10_r_config >= orig(M_AXI_ARLEN)
reg10_r_config >= orig(M_AXI_ARSIZE)
reg10_r_config >= orig(M_AXI_ARBURST)
reg10_r_config >= orig(M_AXI_ARCACHE)
reg10_r_config >= orig(M_AXI_ARVALID)
reg10_r_config >= orig(reg03_r_anomaly)
reg10_r_config >= orig(reg10_r_config)
reg10_r_config % orig(byte_index) == 0
reg10_r_config % orig(M_AXI_AWREADY_wire) == 0
reg10_r_config >= orig(M_AXI_ARVALID_wire)
reg10_r_config >= orig(M_AXI_RRESP_wire)
reg10_r_config >= orig(M_AXI_RLAST_wire)
reg10_r_config >= orig(M_AXI_RVALID_wire)
reg10_r_config >= orig(AR_ILL_TRANS_FIL_PTR)
reg10_r_config >= orig(AR_ILL_TRANS_SRV_PTR)
reg10_r_config >= orig(AR_STATE)
reg10_r_config >= orig(R_STATE)
reg10_r_config >= orig(AR_ILLEGAL_REQ)
reg10_r_config >= orig(AR_CH_DIS)
reg10_r_config >= orig(AW_ADDR_VALID)
reg10_r_config >= orig(AR_ADDR_VALID)
reg10_r_config >= orig(AR_ADDR_VALID_FLAG)
reg22_w_config % byte_index == 0
reg22_w_config % M_AXI_AWREADY_wire == 0
reg22_w_config >= M_AXI_ARVALID_wire
reg22_w_config >= M_AXI_RRESP_wire
reg22_w_config >= M_AXI_RLAST_wire
reg22_w_config >= M_AXI_RVALID_wire
reg22_w_config >= AR_ILL_TRANS_FIL_PTR
reg22_w_config >= AR_ILL_TRANS_SRV_PTR
reg22_w_config >= AR_STATE
reg22_w_config >= R_STATE
reg22_w_config >= AR_ILLEGAL_REQ
reg22_w_config >= AR_CH_DIS
reg22_w_config >= AW_ADDR_VALID
reg22_w_config >= AR_ADDR_VALID
reg22_w_config >= AR_ADDR_VALID_FLAG
reg22_w_config >= orig(M_AXI_AWADDR)
reg22_w_config >= orig(M_AXI_ARLEN)
reg22_w_config >= orig(M_AXI_ARSIZE)
reg22_w_config >= orig(M_AXI_ARBURST)
reg22_w_config >= orig(M_AXI_ARCACHE)
reg22_w_config >= orig(M_AXI_ARVALID)
reg22_w_config >= orig(reg03_r_anomaly)
reg22_w_config >= orig(reg22_w_config)
reg22_w_config % orig(byte_index) == 0
reg22_w_config % orig(M_AXI_AWREADY_wire) == 0
reg22_w_config >= orig(M_AXI_ARVALID_wire)
reg22_w_config >= orig(M_AXI_RRESP_wire)
reg22_w_config >= orig(M_AXI_RLAST_wire)
reg22_w_config >= orig(M_AXI_RVALID_wire)
reg22_w_config >= orig(AR_ILL_TRANS_FIL_PTR)
reg22_w_config >= orig(AR_ILL_TRANS_SRV_PTR)
reg22_w_config >= orig(AR_STATE)
reg22_w_config >= orig(R_STATE)
reg22_w_config >= orig(AR_ILLEGAL_REQ)
reg22_w_config >= orig(AR_CH_DIS)
reg22_w_config >= orig(AW_ADDR_VALID)
reg22_w_config >= orig(AR_ADDR_VALID)
reg22_w_config >= orig(AR_ADDR_VALID_FLAG)
reg25_w_config % byte_index == 0
reg25_w_config % M_AXI_AWREADY_wire == 0
reg25_w_config >= M_AXI_ARADDR_wire
reg25_w_config >= M_AXI_ARVALID_wire
reg25_w_config >= M_AXI_RRESP_wire
reg25_w_config >= M_AXI_RLAST_wire
reg25_w_config >= M_AXI_RVALID_wire
reg25_w_config >= AR_ILL_TRANS_FIL_PTR
reg25_w_config >= AR_ILL_TRANS_SRV_PTR
reg25_w_config >= AR_STATE
reg25_w_config >= R_STATE
reg25_w_config >= AR_ILLEGAL_REQ
reg25_w_config >= AR_CH_DIS
reg25_w_config >= AW_ADDR_VALID
reg25_w_config >= AR_ADDR_VALID
reg25_w_config % AW_HIGH_ADDR == 0
reg25_w_config >= AR_ADDR_VALID_FLAG
reg25_w_config >= orig(M_AXI_AWADDR)
reg25_w_config >= orig(M_AXI_ARADDR)
reg25_w_config >= orig(M_AXI_ARLEN)
reg25_w_config >= orig(M_AXI_ARSIZE)
reg25_w_config >= orig(M_AXI_ARBURST)
reg25_w_config >= orig(M_AXI_ARCACHE)
reg25_w_config >= orig(M_AXI_ARVALID)
reg25_w_config >= orig(reg03_r_anomaly)
reg25_w_config >= orig(reg25_w_config)
reg25_w_config % orig(byte_index) == 0
reg25_w_config % orig(M_AXI_AWREADY_wire) == 0
reg25_w_config >= orig(M_AXI_ARVALID_wire)
reg25_w_config >= orig(M_AXI_RRESP_wire)
reg25_w_config >= orig(M_AXI_RLAST_wire)
reg25_w_config >= orig(M_AXI_RVALID_wire)
reg25_w_config >= orig(AR_ILL_TRANS_FIL_PTR)
reg25_w_config >= orig(AR_ILL_TRANS_SRV_PTR)
reg25_w_config >= orig(AR_STATE)
reg25_w_config >= orig(R_STATE)
reg25_w_config >= orig(AR_ILLEGAL_REQ)
reg25_w_config >= orig(AR_CH_DIS)
reg25_w_config >= orig(AW_ADDR_VALID)
reg25_w_config >= orig(AR_ADDR_VALID)
reg25_w_config % orig(AW_HIGH_ADDR) == 0
reg25_w_config >= orig(AR_ADDR_VALID_FLAG)
reg_data_out != byte_index
reg_data_out != M_AXI_AWREADY_wire
reg_data_out >= M_AXI_ARADDR_wire
reg_data_out >= M_AXI_ARVALID_wire
reg_data_out != M_AXI_ARREADY_wire
reg_data_out >= M_AXI_RRESP_wire
reg_data_out >= M_AXI_RLAST_wire
reg_data_out >= M_AXI_RVALID_wire
reg_data_out >= AR_ILL_TRANS_FIL_PTR
reg_data_out >= AR_ILL_TRANS_SRV_PTR
reg_data_out >= AR_STATE
reg_data_out >= R_STATE
reg_data_out >= AR_ILLEGAL_REQ
reg_data_out != AR_CH_EN
reg_data_out >= AR_CH_DIS
reg_data_out >= AW_ADDR_VALID
reg_data_out >= AR_ADDR_VALID
reg_data_out != AW_HIGH_ADDR
reg_data_out != AR_HIGH_ADDR
reg_data_out >= AR_ADDR_VALID_FLAG
reg_data_out != internal_data
reg_data_out >= orig(r_start_wire)
reg_data_out >= orig(w_start_wire)
reg_data_out >= orig(M_AXI_AWADDR)
reg_data_out >= orig(M_AXI_ARADDR)
reg_data_out >= orig(M_AXI_ARLEN)
reg_data_out >= orig(M_AXI_ARSIZE)
reg_data_out >= orig(M_AXI_ARBURST)
reg_data_out >= orig(M_AXI_ARCACHE)
reg_data_out >= orig(M_AXI_ARVALID)
reg_data_out >= orig(M_AXI_RLAST)
reg_data_out >= orig(M_AXI_RVALID)
reg_data_out != orig(M_AXI_RREADY)
reg_data_out != orig(o_data)
reg_data_out >= orig(reg00_config)
reg_data_out >= orig(reg01_config)
reg_data_out >= orig(reg03_r_anomaly)
reg_data_out >= orig(reg_data_out)
reg_data_out != orig(byte_index)
reg_data_out != orig(M_AXI_AWREADY_wire)
reg_data_out >= orig(M_AXI_ARVALID_wire)
reg_data_out != orig(M_AXI_ARREADY_wire)
reg_data_out >= orig(M_AXI_RRESP_wire)
reg_data_out >= orig(M_AXI_RLAST_wire)
reg_data_out >= orig(M_AXI_RVALID_wire)
reg_data_out >= orig(AR_ILL_TRANS_FIL_PTR)
reg_data_out >= orig(AR_ILL_TRANS_SRV_PTR)
reg_data_out >= orig(AR_STATE)
reg_data_out >= orig(R_STATE)
reg_data_out >= orig(AR_ILLEGAL_REQ)
reg_data_out != orig(AR_CH_EN)
reg_data_out >= orig(AR_CH_DIS)
reg_data_out >= orig(AW_ADDR_VALID)
reg_data_out >= orig(AR_ADDR_VALID)
reg_data_out != orig(AW_HIGH_ADDR)
reg_data_out != orig(AR_HIGH_ADDR)
reg_data_out >= orig(AR_ADDR_VALID_FLAG)
reg_data_out != orig(internal_data)
byte_index != M_AXI_ARLEN_wire
AW_HIGH_ADDR % byte_index == 0
byte_index <= AW_HIGH_ADDR
byte_index <= AR_HIGH_ADDR
byte_index <= internal_data
byte_index != orig(ARESETN)
orig(S_AXI_CTRL_AWADDR) % byte_index == 0
byte_index != orig(S_AXI_CTRL_AWVALID)
byte_index != orig(S_AXI_CTRL_AWREADY)
byte_index != orig(S_AXI_CTRL_WDATA)
byte_index < orig(S_AXI_CTRL_WSTRB)
byte_index != orig(S_AXI_CTRL_WVALID)
byte_index != orig(r_start_wire)
byte_index != orig(w_start_wire)
byte_index != orig(reset_wire)
byte_index < orig(r_base_addr_wire)
byte_index < orig(w_base_addr_wire)
byte_index != orig(w_done_wire)
byte_index != orig(r_done_wire)
orig(M_AXI_ARLEN) % byte_index == 0
byte_index != orig(M_AXI_RDATA)
byte_index != orig(M_AXI_RLAST)
byte_index != orig(M_AXI_RVALID)
byte_index <= orig(o_data)
orig(axi_awaddr) % byte_index == 0
byte_index != orig(reg01_config)
orig(reg03_r_anomaly) % byte_index == 0
orig(reg06_r_config) % byte_index == 0
orig(reg10_r_config) % byte_index == 0
orig(reg22_w_config) % byte_index == 0
orig(reg25_w_config) % byte_index == 0
byte_index != orig(reg_data_out)
byte_index >= orig(byte_index)
byte_index != orig(M_AXI_ARLEN_wire)
byte_index <= orig(AW_HIGH_ADDR)
byte_index <= orig(AR_HIGH_ADDR)
byte_index <= orig(internal_data)
aw_en % M_AXI_AWREADY_wire == 0
aw_en <= M_AXI_AWREADY_wire
aw_en != M_AXI_ARLEN_wire
aw_en >= M_AXI_RLAST_wire
aw_en >= M_AXI_RVALID_wire
aw_en >= AR_STATE
aw_en >= R_STATE
aw_en >= AR_ILLEGAL_REQ
aw_en <= AW_HIGH_ADDR
aw_en <= AR_HIGH_ADDR
aw_en >= AR_ADDR_VALID_FLAG
aw_en <= internal_data
aw_en != orig(S_AXI_CTRL_WSTRB)
aw_en != orig(S_AXI_CTRL_WVALID)
aw_en >= orig(S_AXI_CTRL_BVALID)
aw_en != orig(r_base_addr_wire)
aw_en != orig(w_base_addr_wire)
aw_en >= orig(M_AXI_AWADDR)
aw_en >= orig(M_AXI_ARBURST)
aw_en >= orig(M_AXI_ARVALID)
aw_en % orig(M_AXI_AWREADY_wire) == 0
aw_en != orig(M_AXI_ARLEN_wire)
aw_en >= orig(M_AXI_RLAST_wire)
aw_en >= orig(M_AXI_RVALID_wire)
aw_en >= orig(AR_STATE)
aw_en >= orig(R_STATE)
aw_en >= orig(AR_ILLEGAL_REQ)
aw_en >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARADDR_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != M_AXI_ARLEN_wire
M_AXI_ARVALID_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_ARVALID_wire
M_AXI_ARREADY_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_ARREADY_wire
M_AXI_RRESP_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_RLAST_wire
M_AXI_RLAST_wire % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= M_AXI_RVALID_wire
M_AXI_RVALID_wire % M_AXI_AWREADY_wire == 0
AR_ILL_TRANS_FIL_PTR % M_AXI_AWREADY_wire == 0
AR_ILL_TRANS_SRV_PTR % M_AXI_AWREADY_wire == 0
AR_STATE % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_STATE
M_AXI_AWREADY_wire >= R_STATE
R_STATE % M_AXI_AWREADY_wire == 0
AR_ILLEGAL_REQ % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_ILLEGAL_REQ
AR_CH_EN % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_CH_EN
AR_CH_DIS % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_CH_DIS
AW_ADDR_VALID % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AW_ADDR_VALID
AR_ADDR_VALID % M_AXI_AWREADY_wire == 0
AW_HIGH_ADDR % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire <= AW_HIGH_ADDR
AR_HIGH_ADDR % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire <= AR_HIGH_ADDR
AR_ADDR_VALID_FLAG % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= AR_ADDR_VALID_FLAG
M_AXI_AWREADY_wire <= internal_data
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_AWADDR)
orig(S_AXI_CTRL_AWADDR) % M_AXI_AWREADY_wire == 0
orig(S_AXI_CTRL_WDATA) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWREADY_wire >= orig(S_AXI_CTRL_BVALID)
orig(S_AXI_CTRL_BVALID) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != orig(r_base_addr_wire)
orig(r_base_addr_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != orig(w_base_addr_wire)
orig(w_base_addr_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_AWADDR)
orig(M_AXI_ARADDR) % M_AXI_AWREADY_wire == 0
orig(M_AXI_ARLEN) % M_AXI_AWREADY_wire == 0
orig(M_AXI_ARSIZE) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_ARBURST)
orig(M_AXI_ARBURST) % M_AXI_AWREADY_wire == 0
orig(M_AXI_ARCACHE) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_ARVALID)
orig(M_AXI_ARVALID) % M_AXI_AWREADY_wire == 0
orig(M_AXI_RDATA) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_RREADY)
orig(M_AXI_RREADY) % M_AXI_AWREADY_wire == 0
orig(axi_awaddr) % M_AXI_AWREADY_wire == 0
orig(reg00_config) % M_AXI_AWREADY_wire == 0
orig(reg03_r_anomaly) % M_AXI_AWREADY_wire == 0
orig(reg06_r_config) % M_AXI_AWREADY_wire == 0
orig(reg10_r_config) % M_AXI_AWREADY_wire == 0
orig(reg22_w_config) % M_AXI_AWREADY_wire == 0
orig(reg25_w_config) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != orig(reg_data_out)
M_AXI_AWREADY_wire >= orig(aw_en)
orig(aw_en) % M_AXI_AWREADY_wire == 0
orig(M_AXI_AWADDR_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_AWREADY_wire)
orig(M_AXI_ARADDR_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWREADY_wire >= orig(M_AXI_ARVALID_wire)
orig(M_AXI_ARVALID_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_ARREADY_wire)
orig(M_AXI_ARREADY_wire) % M_AXI_AWREADY_wire == 0
orig(M_AXI_RRESP_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_RLAST_wire)
orig(M_AXI_RLAST_wire) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(M_AXI_RVALID_wire)
orig(M_AXI_RVALID_wire) % M_AXI_AWREADY_wire == 0
orig(AR_ILL_TRANS_FIL_PTR) % M_AXI_AWREADY_wire == 0
orig(AR_ILL_TRANS_SRV_PTR) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(AR_STATE)
orig(AR_STATE) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(R_STATE)
orig(R_STATE) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(AR_ILLEGAL_REQ)
orig(AR_ILLEGAL_REQ) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(AR_CH_EN)
orig(AR_CH_EN) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(AR_CH_DIS)
orig(AR_CH_DIS) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(AW_ADDR_VALID)
orig(AW_ADDR_VALID) % M_AXI_AWREADY_wire == 0
orig(AR_ADDR_VALID) % M_AXI_AWREADY_wire == 0
orig(AW_HIGH_ADDR) % M_AXI_AWREADY_wire == 0
orig(AR_HIGH_ADDR) % M_AXI_AWREADY_wire == 0
M_AXI_AWREADY_wire >= orig(AR_ADDR_VALID_FLAG)
orig(AR_ADDR_VALID_FLAG) % M_AXI_AWREADY_wire == 0
M_AXI_ARADDR_wire >= M_AXI_ARVALID_wire
M_AXI_ARADDR_wire >= M_AXI_RRESP_wire
M_AXI_ARADDR_wire >= M_AXI_RLAST_wire
M_AXI_ARADDR_wire >= M_AXI_RVALID_wire
M_AXI_ARADDR_wire >= AR_ILL_TRANS_FIL_PTR
M_AXI_ARADDR_wire >= AR_ILL_TRANS_SRV_PTR
M_AXI_ARADDR_wire >= AR_STATE
M_AXI_ARADDR_wire >= R_STATE
M_AXI_ARADDR_wire >= AR_ILLEGAL_REQ
M_AXI_ARADDR_wire >= AR_CH_DIS
M_AXI_ARADDR_wire >= AR_ADDR_VALID
M_AXI_ARADDR_wire >= AR_ADDR_VALID_FLAG
M_AXI_ARADDR_wire >= orig(M_AXI_AWADDR)
M_AXI_ARADDR_wire >= orig(M_AXI_ARADDR)
M_AXI_ARADDR_wire >= orig(M_AXI_ARLEN)
M_AXI_ARADDR_wire >= orig(M_AXI_ARSIZE)
M_AXI_ARADDR_wire >= orig(M_AXI_ARBURST)
M_AXI_ARADDR_wire >= orig(M_AXI_ARCACHE)
M_AXI_ARADDR_wire >= orig(M_AXI_ARVALID)
M_AXI_ARADDR_wire >= orig(reg03_r_anomaly)
M_AXI_ARADDR_wire <= orig(reg_data_out)
M_AXI_ARADDR_wire % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARADDR_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_RRESP_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_RLAST_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_RVALID_wire)
M_AXI_ARADDR_wire >= orig(AR_ILL_TRANS_FIL_PTR)
M_AXI_ARADDR_wire >= orig(AR_ILL_TRANS_SRV_PTR)
M_AXI_ARADDR_wire >= orig(AR_STATE)
M_AXI_ARADDR_wire >= orig(R_STATE)
M_AXI_ARADDR_wire >= orig(AR_ILLEGAL_REQ)
M_AXI_ARADDR_wire >= orig(AR_CH_DIS)
M_AXI_ARADDR_wire >= orig(AR_ADDR_VALID)
M_AXI_ARADDR_wire >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire != M_AXI_ARREADY_wire
M_AXI_ARLEN_wire >= M_AXI_RRESP_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire >= AR_ILL_TRANS_FIL_PTR
M_AXI_ARLEN_wire >= AR_ILL_TRANS_SRV_PTR
M_AXI_ARLEN_wire >= AR_STATE
M_AXI_ARLEN_wire >= R_STATE
M_AXI_ARLEN_wire >= AR_ILLEGAL_REQ
M_AXI_ARLEN_wire != AR_CH_EN
M_AXI_ARLEN_wire >= AR_CH_DIS
M_AXI_ARLEN_wire >= AW_ADDR_VALID
M_AXI_ARLEN_wire != AW_HIGH_ADDR
M_AXI_ARLEN_wire != AR_HIGH_ADDR
M_AXI_ARLEN_wire >= AR_ADDR_VALID_FLAG
M_AXI_ARLEN_wire != internal_data
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWREADY)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_WVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_ARLEN_wire >= orig(r_start_wire)
M_AXI_ARLEN_wire >= orig(w_start_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_AWADDR)
M_AXI_ARLEN_wire >= orig(M_AXI_ARLEN)
M_AXI_ARLEN_wire >= orig(M_AXI_ARSIZE)
M_AXI_ARLEN_wire >= orig(M_AXI_ARBURST)
M_AXI_ARLEN_wire >= orig(M_AXI_ARCACHE)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID)
M_AXI_ARLEN_wire != orig(M_AXI_RREADY)
M_AXI_ARLEN_wire != orig(o_data)
M_AXI_ARLEN_wire >= orig(reg01_config)
M_AXI_ARLEN_wire != orig(byte_index)
M_AXI_ARLEN_wire != orig(aw_en)
M_AXI_ARLEN_wire != orig(M_AXI_AWREADY_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_ARLEN_wire != orig(M_AXI_ARREADY_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RRESP_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID_wire)
M_AXI_ARLEN_wire >= orig(AR_ILL_TRANS_FIL_PTR)
M_AXI_ARLEN_wire >= orig(AR_ILL_TRANS_SRV_PTR)
M_AXI_ARLEN_wire >= orig(AR_STATE)
M_AXI_ARLEN_wire >= orig(R_STATE)
M_AXI_ARLEN_wire >= orig(AR_ILLEGAL_REQ)
M_AXI_ARLEN_wire != orig(AR_CH_EN)
M_AXI_ARLEN_wire >= orig(AR_CH_DIS)
M_AXI_ARLEN_wire >= orig(AW_ADDR_VALID)
M_AXI_ARLEN_wire != orig(AW_HIGH_ADDR)
M_AXI_ARLEN_wire != orig(AR_HIGH_ADDR)
M_AXI_ARLEN_wire >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARLEN_wire != orig(internal_data)
M_AXI_ARVALID_wire <= AW_ADDR_VALID
M_AXI_ARVALID_wire <= AW_HIGH_ADDR
M_AXI_ARVALID_wire <= AR_HIGH_ADDR
M_AXI_ARVALID_wire <= internal_data
M_AXI_ARVALID_wire <= orig(ARESETN)
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID_wire <= orig(r_base_addr_wire)
M_AXI_ARVALID_wire <= orig(w_base_addr_wire)
M_AXI_ARVALID_wire >= orig(M_AXI_AWADDR)
M_AXI_ARVALID_wire <= orig(reg_data_out)
M_AXI_ARVALID_wire % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_ARVALID_wire >= orig(R_STATE)
M_AXI_ARVALID_wire >= orig(AR_CH_DIS)
M_AXI_ARREADY_wire <= AR_CH_EN
M_AXI_ARREADY_wire <= AW_HIGH_ADDR
M_AXI_ARREADY_wire <= AR_HIGH_ADDR
M_AXI_ARREADY_wire <= internal_data
M_AXI_ARREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_ARREADY_wire != orig(r_base_addr_wire)
M_AXI_ARREADY_wire != orig(w_base_addr_wire)
M_AXI_ARREADY_wire >= orig(M_AXI_AWADDR)
M_AXI_ARREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_ARREADY_wire != orig(reg_data_out)
M_AXI_ARREADY_wire % orig(M_AXI_AWREADY_wire) == 0
M_AXI_ARREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_RRESP_wire >= R_STATE
M_AXI_RRESP_wire <= AW_HIGH_ADDR
M_AXI_RRESP_wire <= AR_HIGH_ADDR
M_AXI_RRESP_wire <= internal_data
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RRESP_wire <= orig(r_base_addr_wire)
M_AXI_RRESP_wire <= orig(w_base_addr_wire)
M_AXI_RRESP_wire >= orig(M_AXI_AWADDR)
M_AXI_RRESP_wire <= orig(reg_data_out)
M_AXI_RRESP_wire % orig(M_AXI_AWREADY_wire) == 0
M_AXI_RRESP_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_RRESP_wire >= orig(AR_ILLEGAL_REQ)
M_AXI_RLAST_wire <= M_AXI_RVALID_wire
M_AXI_RLAST_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_RLAST_wire >= R_STATE
M_AXI_RLAST_wire <= AW_ADDR_VALID
M_AXI_RLAST_wire <= AW_HIGH_ADDR
M_AXI_RLAST_wire <= AR_HIGH_ADDR
M_AXI_RLAST_wire <= internal_data
M_AXI_RLAST_wire <= orig(ARESETN)
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST_wire <= orig(r_start_wire)
M_AXI_RLAST_wire <= orig(r_base_addr_wire)
M_AXI_RLAST_wire <= orig(w_base_addr_wire)
M_AXI_RLAST_wire >= orig(M_AXI_AWADDR)
M_AXI_RLAST_wire <= orig(reg_data_out)
M_AXI_RLAST_wire % orig(M_AXI_AWREADY_wire) == 0
M_AXI_RLAST_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_RLAST_wire >= orig(AR_ILLEGAL_REQ)
M_AXI_RVALID_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_RVALID_wire >= R_STATE
M_AXI_RVALID_wire <= AW_ADDR_VALID
M_AXI_RVALID_wire <= AW_HIGH_ADDR
M_AXI_RVALID_wire <= AR_HIGH_ADDR
M_AXI_RVALID_wire <= internal_data
M_AXI_RVALID_wire <= orig(ARESETN)
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID_wire <= orig(r_start_wire)
M_AXI_RVALID_wire <= orig(r_base_addr_wire)
M_AXI_RVALID_wire <= orig(w_base_addr_wire)
M_AXI_RVALID_wire >= orig(M_AXI_AWADDR)
M_AXI_RVALID_wire <= orig(reg_data_out)
M_AXI_RVALID_wire % orig(M_AXI_AWREADY_wire) == 0
M_AXI_RVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_RVALID_wire >= orig(AR_ILLEGAL_REQ)
AR_ILL_TRANS_FIL_PTR >= AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR >= AR_STATE
AR_ILL_TRANS_FIL_PTR >= R_STATE
AR_ILL_TRANS_FIL_PTR >= AR_ILLEGAL_REQ
AR_ILL_TRANS_FIL_PTR >= AR_CH_DIS
AR_ILL_TRANS_FIL_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= internal_data
AR_ILL_TRANS_FIL_PTR <= orig(S_AXI_CTRL_WDATA)
AR_ILL_TRANS_FIL_PTR <= orig(S_AXI_CTRL_WSTRB)
AR_ILL_TRANS_FIL_PTR <= orig(r_base_addr_wire)
AR_ILL_TRANS_FIL_PTR <= orig(w_base_addr_wire)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_AWADDR)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_ARBURST)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_ARVALID)
AR_ILL_TRANS_FIL_PTR <= orig(reg_data_out)
AR_ILL_TRANS_FIL_PTR % orig(M_AXI_AWREADY_wire) == 0
AR_ILL_TRANS_FIL_PTR <= orig(M_AXI_ARLEN_wire)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_ARVALID_wire)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_RLAST_wire)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_RVALID_wire)
AR_ILL_TRANS_FIL_PTR >= orig(AR_ILL_TRANS_FIL_PTR)
AR_ILL_TRANS_FIL_PTR >= orig(AR_ILL_TRANS_SRV_PTR)
AR_ILL_TRANS_FIL_PTR >= orig(AR_STATE)
AR_ILL_TRANS_FIL_PTR >= orig(R_STATE)
AR_ILL_TRANS_FIL_PTR >= orig(AR_ILLEGAL_REQ)
AR_ILL_TRANS_FIL_PTR >= orig(AR_CH_DIS)
AR_ILL_TRANS_FIL_PTR >= orig(AR_ADDR_VALID_FLAG)
AR_ILL_TRANS_SRV_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= internal_data
AR_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WDATA)
AR_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WSTRB)
AR_ILL_TRANS_SRV_PTR <= orig(r_base_addr_wire)
AR_ILL_TRANS_SRV_PTR <= orig(w_base_addr_wire)
AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_AWADDR)
AR_ILL_TRANS_SRV_PTR <= orig(reg_data_out)
AR_ILL_TRANS_SRV_PTR % orig(M_AXI_AWREADY_wire) == 0
AR_ILL_TRANS_SRV_PTR <= orig(M_AXI_ARLEN_wire)
AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_RLAST_wire)
AR_ILL_TRANS_SRV_PTR >= orig(AR_ILL_TRANS_SRV_PTR)
AR_ILL_TRANS_SRV_PTR >= orig(R_STATE)
AR_ILL_TRANS_SRV_PTR >= orig(AR_CH_DIS)
AR_STATE >= AR_ILLEGAL_REQ
AR_STATE <= AW_ADDR_VALID
AR_STATE <= AW_HIGH_ADDR
AR_STATE <= AR_HIGH_ADDR
AR_STATE <= internal_data
AR_STATE <= orig(ARESETN)
AR_STATE <= orig(S_AXI_CTRL_WDATA)
AR_STATE <= orig(S_AXI_CTRL_WSTRB)
AR_STATE <= orig(r_start_wire)
AR_STATE <= orig(r_base_addr_wire)
AR_STATE <= orig(w_base_addr_wire)
AR_STATE >= orig(M_AXI_AWADDR)
AR_STATE <= orig(reg_data_out)
AR_STATE % orig(M_AXI_AWREADY_wire) == 0
AR_STATE <= orig(M_AXI_ARLEN_wire)
R_STATE <= AR_CH_DIS
R_STATE <= AW_ADDR_VALID
R_STATE <= AW_HIGH_ADDR
R_STATE <= AR_HIGH_ADDR
R_STATE <= internal_data
R_STATE <= orig(ARESETN)
R_STATE <= orig(S_AXI_CTRL_WDATA)
R_STATE <= orig(S_AXI_CTRL_WSTRB)
R_STATE <= orig(r_start_wire)
R_STATE <= orig(r_base_addr_wire)
R_STATE <= orig(w_base_addr_wire)
R_STATE >= orig(M_AXI_AWADDR)
R_STATE <= orig(reg_data_out)
R_STATE % orig(M_AXI_AWREADY_wire) == 0
R_STATE <= orig(M_AXI_ARLEN_wire)
R_STATE >= orig(AR_ILLEGAL_REQ)
AR_ILLEGAL_REQ <= AW_ADDR_VALID
AR_ILLEGAL_REQ <= AW_HIGH_ADDR
AR_ILLEGAL_REQ <= AR_HIGH_ADDR
AR_ILLEGAL_REQ <= internal_data
AR_ILLEGAL_REQ <= orig(ARESETN)
AR_ILLEGAL_REQ <= orig(S_AXI_CTRL_WDATA)
AR_ILLEGAL_REQ <= orig(S_AXI_CTRL_WSTRB)
AR_ILLEGAL_REQ <= orig(r_start_wire)
AR_ILLEGAL_REQ <= orig(r_base_addr_wire)
AR_ILLEGAL_REQ <= orig(w_base_addr_wire)
AR_ILLEGAL_REQ >= orig(M_AXI_AWADDR)
AR_ILLEGAL_REQ <= orig(reg_data_out)
AR_ILLEGAL_REQ % orig(M_AXI_AWREADY_wire) == 0
AR_ILLEGAL_REQ <= orig(M_AXI_ARLEN_wire)
AR_CH_EN <= AW_HIGH_ADDR
AR_CH_EN <= AR_HIGH_ADDR
AR_CH_EN >= AR_ADDR_VALID_FLAG
AR_CH_EN <= internal_data
AR_CH_EN != orig(S_AXI_CTRL_WSTRB)
AR_CH_EN != orig(r_base_addr_wire)
AR_CH_EN != orig(w_base_addr_wire)
AR_CH_EN >= orig(M_AXI_AWADDR)
AR_CH_EN >= orig(M_AXI_ARBURST)
AR_CH_EN >= orig(M_AXI_ARVALID)
AR_CH_EN != orig(reg_data_out)
AR_CH_EN % orig(M_AXI_AWREADY_wire) == 0
AR_CH_EN != orig(M_AXI_ARLEN_wire)
AR_CH_EN >= orig(AR_ADDR_VALID_FLAG)
AR_CH_DIS <= AW_ADDR_VALID
AR_CH_DIS <= AW_HIGH_ADDR
AR_CH_DIS <= AR_HIGH_ADDR
AR_CH_DIS <= internal_data
AR_CH_DIS <= orig(ARESETN)
AR_CH_DIS <= orig(S_AXI_CTRL_WDATA)
AR_CH_DIS <= orig(S_AXI_CTRL_WSTRB)
AR_CH_DIS <= orig(r_base_addr_wire)
AR_CH_DIS <= orig(w_base_addr_wire)
AR_CH_DIS >= orig(M_AXI_AWADDR)
AR_CH_DIS <= orig(reg_data_out)
AR_CH_DIS % orig(M_AXI_AWREADY_wire) == 0
AR_CH_DIS <= orig(M_AXI_ARLEN_wire)
AR_CH_DIS >= orig(R_STATE)
AR_CH_DIS >= orig(AR_ILLEGAL_REQ)
AR_CH_DIS >= orig(AR_CH_DIS)
AW_ADDR_VALID <= AW_HIGH_ADDR
AW_ADDR_VALID <= AR_HIGH_ADDR
AW_ADDR_VALID >= AR_ADDR_VALID_FLAG
AW_ADDR_VALID <= internal_data
AW_ADDR_VALID <= orig(ARESETN)
AW_ADDR_VALID <= orig(S_AXI_CTRL_WDATA)
AW_ADDR_VALID <= orig(S_AXI_CTRL_WSTRB)
AW_ADDR_VALID <= orig(r_base_addr_wire)
AW_ADDR_VALID <= orig(w_base_addr_wire)
AW_ADDR_VALID >= orig(M_AXI_AWADDR)
AW_ADDR_VALID >= orig(M_AXI_ARBURST)
AW_ADDR_VALID >= orig(M_AXI_ARVALID)
AW_ADDR_VALID % orig(M_AXI_AWREADY_wire) == 0
AW_ADDR_VALID <= orig(M_AXI_ARLEN_wire)
AW_ADDR_VALID >= orig(M_AXI_ARVALID_wire)
AW_ADDR_VALID >= orig(M_AXI_RLAST_wire)
AW_ADDR_VALID >= orig(M_AXI_RVALID_wire)
AW_ADDR_VALID >= orig(AR_STATE)
AW_ADDR_VALID >= orig(R_STATE)
AW_ADDR_VALID >= orig(AR_ILLEGAL_REQ)
AW_ADDR_VALID >= orig(AR_CH_DIS)
AW_ADDR_VALID >= orig(AW_ADDR_VALID)
AW_ADDR_VALID >= orig(AR_ADDR_VALID_FLAG)
AR_ADDR_VALID <= AW_HIGH_ADDR
AR_ADDR_VALID <= AR_HIGH_ADDR
AR_ADDR_VALID >= AR_ADDR_VALID_FLAG
AR_ADDR_VALID <= internal_data
AR_ADDR_VALID <= orig(S_AXI_CTRL_WDATA)
AR_ADDR_VALID <= orig(r_base_addr_wire)
AR_ADDR_VALID <= orig(w_base_addr_wire)
AR_ADDR_VALID >= orig(M_AXI_AWADDR)
AR_ADDR_VALID >= orig(M_AXI_ARBURST)
AR_ADDR_VALID >= orig(M_AXI_ARVALID)
AR_ADDR_VALID <= orig(reg_data_out)
AR_ADDR_VALID % orig(M_AXI_AWREADY_wire) == 0
AR_ADDR_VALID >= orig(AR_ADDR_VALID)
AR_ADDR_VALID >= orig(AR_ADDR_VALID_FLAG)
AW_HIGH_ADDR <= AR_HIGH_ADDR
AW_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AW_HIGH_ADDR <= internal_data
AW_HIGH_ADDR != orig(ARESETN)
AW_HIGH_ADDR != orig(S_AXI_CTRL_AWVALID)
AW_HIGH_ADDR != orig(S_AXI_CTRL_AWREADY)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WDATA)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WSTRB)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WVALID)
AW_HIGH_ADDR >= orig(S_AXI_CTRL_BVALID)
AW_HIGH_ADDR != orig(r_start_wire)
AW_HIGH_ADDR != orig(w_start_wire)
AW_HIGH_ADDR != orig(reset_wire)
AW_HIGH_ADDR != orig(r_base_addr_wire)
AW_HIGH_ADDR != orig(w_base_addr_wire)
AW_HIGH_ADDR != orig(w_done_wire)
AW_HIGH_ADDR != orig(r_done_wire)
AW_HIGH_ADDR >= orig(M_AXI_AWADDR)
AW_HIGH_ADDR >= orig(M_AXI_ARLEN)
AW_HIGH_ADDR >= orig(M_AXI_ARSIZE)
AW_HIGH_ADDR >= orig(M_AXI_ARBURST)
AW_HIGH_ADDR >= orig(M_AXI_ARCACHE)
AW_HIGH_ADDR >= orig(M_AXI_ARVALID)
AW_HIGH_ADDR != orig(M_AXI_RDATA)
AW_HIGH_ADDR != orig(M_AXI_RLAST)
AW_HIGH_ADDR != orig(M_AXI_RVALID)
AW_HIGH_ADDR >= orig(M_AXI_RREADY)
AW_HIGH_ADDR != orig(reg01_config)
AW_HIGH_ADDR != orig(reg_data_out)
AW_HIGH_ADDR % orig(byte_index) == 0
AW_HIGH_ADDR >= orig(byte_index)
AW_HIGH_ADDR >= orig(aw_en)
AW_HIGH_ADDR % orig(M_AXI_AWREADY_wire) == 0
AW_HIGH_ADDR >= orig(M_AXI_AWREADY_wire)
AW_HIGH_ADDR != orig(M_AXI_ARLEN_wire)
AW_HIGH_ADDR >= orig(M_AXI_ARVALID_wire)
AW_HIGH_ADDR >= orig(M_AXI_ARREADY_wire)
AW_HIGH_ADDR >= orig(M_AXI_RRESP_wire)
AW_HIGH_ADDR >= orig(M_AXI_RLAST_wire)
AW_HIGH_ADDR >= orig(M_AXI_RVALID_wire)
AW_HIGH_ADDR >= orig(AR_ILL_TRANS_FIL_PTR)
AW_HIGH_ADDR >= orig(AR_ILL_TRANS_SRV_PTR)
AW_HIGH_ADDR >= orig(AR_STATE)
AW_HIGH_ADDR >= orig(R_STATE)
AW_HIGH_ADDR >= orig(AR_ILLEGAL_REQ)
AW_HIGH_ADDR >= orig(AR_CH_EN)
AW_HIGH_ADDR >= orig(AR_CH_DIS)
AW_HIGH_ADDR >= orig(AW_ADDR_VALID)
AW_HIGH_ADDR >= orig(AR_ADDR_VALID)
AW_HIGH_ADDR >= orig(AR_ADDR_VALID_FLAG)
AR_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AR_HIGH_ADDR <= internal_data
AR_HIGH_ADDR != orig(ARESETN)
AR_HIGH_ADDR != orig(S_AXI_CTRL_AWVALID)
AR_HIGH_ADDR != orig(S_AXI_CTRL_AWREADY)
AR_HIGH_ADDR != orig(S_AXI_CTRL_WDATA)
AR_HIGH_ADDR != orig(S_AXI_CTRL_WSTRB)
AR_HIGH_ADDR != orig(S_AXI_CTRL_WVALID)
AR_HIGH_ADDR >= orig(S_AXI_CTRL_BVALID)
AR_HIGH_ADDR != orig(r_start_wire)
AR_HIGH_ADDR != orig(w_start_wire)
AR_HIGH_ADDR != orig(reset_wire)
AR_HIGH_ADDR != orig(r_base_addr_wire)
AR_HIGH_ADDR != orig(w_base_addr_wire)
AR_HIGH_ADDR != orig(w_done_wire)
AR_HIGH_ADDR != orig(r_done_wire)
AR_HIGH_ADDR >= orig(M_AXI_AWADDR)
AR_HIGH_ADDR >= orig(M_AXI_ARLEN)
AR_HIGH_ADDR >= orig(M_AXI_ARSIZE)
AR_HIGH_ADDR >= orig(M_AXI_ARBURST)
AR_HIGH_ADDR >= orig(M_AXI_ARCACHE)
AR_HIGH_ADDR >= orig(M_AXI_ARVALID)
AR_HIGH_ADDR != orig(M_AXI_RDATA)
AR_HIGH_ADDR != orig(M_AXI_RLAST)
AR_HIGH_ADDR != orig(M_AXI_RVALID)
AR_HIGH_ADDR >= orig(M_AXI_RREADY)
AR_HIGH_ADDR != orig(reg01_config)
AR_HIGH_ADDR != orig(reg_data_out)
AR_HIGH_ADDR >= orig(byte_index)
AR_HIGH_ADDR >= orig(aw_en)
AR_HIGH_ADDR % orig(M_AXI_AWREADY_wire) == 0
AR_HIGH_ADDR >= orig(M_AXI_AWREADY_wire)
AR_HIGH_ADDR != orig(M_AXI_ARLEN_wire)
AR_HIGH_ADDR >= orig(M_AXI_ARVALID_wire)
AR_HIGH_ADDR >= orig(M_AXI_ARREADY_wire)
AR_HIGH_ADDR >= orig(M_AXI_RRESP_wire)
AR_HIGH_ADDR >= orig(M_AXI_RLAST_wire)
AR_HIGH_ADDR >= orig(M_AXI_RVALID_wire)
AR_HIGH_ADDR >= orig(AR_ILL_TRANS_FIL_PTR)
AR_HIGH_ADDR >= orig(AR_ILL_TRANS_SRV_PTR)
AR_HIGH_ADDR >= orig(AR_STATE)
AR_HIGH_ADDR >= orig(R_STATE)
AR_HIGH_ADDR >= orig(AR_ILLEGAL_REQ)
AR_HIGH_ADDR >= orig(AR_CH_EN)
AR_HIGH_ADDR >= orig(AR_CH_DIS)
AR_HIGH_ADDR >= orig(AW_ADDR_VALID)
AR_HIGH_ADDR >= orig(AR_ADDR_VALID)
AR_HIGH_ADDR >= orig(AR_ADDR_VALID_FLAG)
AR_ADDR_VALID_FLAG <= internal_data
AR_ADDR_VALID_FLAG <= orig(ARESETN)
AR_ADDR_VALID_FLAG <= orig(S_AXI_CTRL_WDATA)
AR_ADDR_VALID_FLAG <= orig(S_AXI_CTRL_WSTRB)
AR_ADDR_VALID_FLAG <= orig(r_base_addr_wire)
AR_ADDR_VALID_FLAG <= orig(w_base_addr_wire)
AR_ADDR_VALID_FLAG >= orig(M_AXI_AWADDR)
AR_ADDR_VALID_FLAG >= orig(M_AXI_ARBURST)
AR_ADDR_VALID_FLAG >= orig(M_AXI_ARVALID)
AR_ADDR_VALID_FLAG <= orig(reg_data_out)
AR_ADDR_VALID_FLAG % orig(M_AXI_AWREADY_wire) == 0
AR_ADDR_VALID_FLAG <= orig(M_AXI_ARLEN_wire)
AR_ADDR_VALID_FLAG >= orig(AR_ADDR_VALID_FLAG)
internal_data != orig(ARESETN)
internal_data != orig(S_AXI_CTRL_AWADDR)
internal_data != orig(S_AXI_CTRL_AWVALID)
internal_data != orig(S_AXI_CTRL_AWREADY)
internal_data != orig(S_AXI_CTRL_WDATA)
internal_data != orig(S_AXI_CTRL_WSTRB)
internal_data != orig(S_AXI_CTRL_WVALID)
internal_data >= orig(S_AXI_CTRL_BVALID)
internal_data != orig(r_start_wire)
internal_data != orig(w_start_wire)
internal_data != orig(reset_wire)
internal_data != orig(r_base_addr_wire)
internal_data != orig(w_base_addr_wire)
internal_data != orig(w_done_wire)
internal_data != orig(r_done_wire)
internal_data >= orig(M_AXI_AWADDR)
internal_data >= orig(M_AXI_ARLEN)
internal_data >= orig(M_AXI_ARSIZE)
internal_data >= orig(M_AXI_ARBURST)
internal_data >= orig(M_AXI_ARCACHE)
internal_data >= orig(M_AXI_ARVALID)
internal_data != orig(M_AXI_RDATA)
internal_data != orig(M_AXI_RLAST)
internal_data != orig(M_AXI_RVALID)
internal_data >= orig(M_AXI_RREADY)
internal_data >= orig(axi_awaddr)
internal_data != orig(reg01_config)
internal_data != orig(reg_data_out)
internal_data >= orig(byte_index)
internal_data >= orig(aw_en)
internal_data >= orig(M_AXI_AWREADY_wire)
internal_data != orig(M_AXI_ARLEN_wire)
internal_data >= orig(M_AXI_ARVALID_wire)
internal_data >= orig(M_AXI_ARREADY_wire)
internal_data >= orig(M_AXI_RRESP_wire)
internal_data >= orig(M_AXI_RLAST_wire)
internal_data >= orig(M_AXI_RVALID_wire)
internal_data >= orig(AR_ILL_TRANS_FIL_PTR)
internal_data >= orig(AR_ILL_TRANS_SRV_PTR)
internal_data >= orig(AR_STATE)
internal_data >= orig(R_STATE)
internal_data >= orig(AR_ILLEGAL_REQ)
internal_data >= orig(AR_CH_EN)
internal_data >= orig(AR_CH_DIS)
internal_data >= orig(AW_ADDR_VALID)
internal_data >= orig(AR_ADDR_VALID)
internal_data >= orig(AW_HIGH_ADDR)
internal_data >= orig(AR_HIGH_ADDR)
internal_data >= orig(AR_ADDR_VALID_FLAG)
internal_data >= orig(internal_data)
shadow_M_AXI_AWADDR <= shadow_AW_ILL_TRANS_SRV_PTR
shadow_M_AXI_AWADDR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_M_AXI_AWADDR <= shadow_M_AXI_BRESP_wire
shadow_M_AXI_AWADDR <= shadow_M_AXI_WDATA
shadow_M_AXI_AWADDR <= shadow_w_done_wire
shadow_M_AXI_AWADDR <= shadow_M_AXI_WLAST
shadow_M_AXI_AWADDR <= shadow_M_AXI_WVALID
shadow_M_AXI_AWADDR <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_AWADDR <= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWADDR <= shadow_W_B_TO_SERVE
shadow_M_AXI_AWADDR <= shadow_W_CH_EN
shadow_M_AXI_AWADDR <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWADDR <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_M_AXI_AWADDR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_AWADDR <= orig(shadow_M_AXI_BRESP_wire)
shadow_M_AXI_AWADDR <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_AWADDR <= orig(shadow_M_AXI_AWCACHE)
shadow_M_AXI_AWADDR <= orig(shadow_M_AXI_AWBURST)
shadow_M_AXI_AWADDR <= orig(shadow_M_AXI_AWSIZE)
shadow_M_AXI_AWADDR <= orig(shadow_w_done_wire)
shadow_M_AXI_AWADDR <= orig(shadow_M_AXI_WREADY_wire)
shadow_M_AXI_AWADDR <= orig(shadow_W_B_TO_SERVE)
shadow_M_AXI_AWADDR <= orig(shadow_W_CH_EN)
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_w_done_wire
shadow_AW_ILL_TRANS_SRV_PTR >= shadow_W_B_TO_SERVE
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR >= orig(shadow_M_AXI_BRESP_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_WDATA)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_BRESP_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_w_done_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_W_B_TO_SERVE
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_W_CH_EN
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(shadow_M_AXI_BRESP_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_BRESP_wire <= shadow_M_AXI_WDATA
shadow_M_AXI_BRESP_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_BRESP_wire <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_WDATA >= shadow_M_AXI_WLAST
shadow_M_AXI_WDATA >= shadow_M_AXI_WVALID
shadow_M_AXI_WDATA >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WDATA <= orig(shadow_M_AXI_WDATA)
shadow_w_done_wire <= shadow_M_AXI_WREADY_wire
shadow_w_done_wire <= shadow_W_B_TO_SERVE
shadow_w_done_wire <= shadow_W_CH_EN
shadow_w_done_wire <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_w_done_wire <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_w_done_wire <= orig(shadow_M_AXI_BRESP_wire)
shadow_w_done_wire <= orig(shadow_M_AXI_WDATA)
shadow_w_done_wire <= orig(shadow_M_AXI_WREADY_wire)
shadow_w_done_wire <= orig(shadow_W_B_TO_SERVE)
shadow_w_done_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_WLAST >= shadow_M_AXI_WVALID
shadow_M_AXI_WLAST <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_WLAST >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_WLAST <= orig(shadow_M_AXI_WREADY_wire)
shadow_M_AXI_WVALID <= shadow_M_AXI_WREADY_wire
shadow_M_AXI_WVALID >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WVALID <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_WVALID <= orig(shadow_M_AXI_WREADY_wire)
shadow_M_AXI_WREADY_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WREADY_wire >= shadow_W_B_TO_SERVE
shadow_M_AXI_WREADY_wire >= shadow_W_CH_EN
shadow_M_AXI_WREADY_wire <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_WREADY_wire <= orig(shadow_M_AXI_WREADY_wire)
shadow_M_AXI_BVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_WDATA)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_WREADY_wire)
shadow_W_B_TO_SERVE <= shadow_W_CH_EN
shadow_W_B_TO_SERVE <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_W_B_TO_SERVE <= orig(shadow_M_AXI_BRESP_wire)
shadow_W_B_TO_SERVE <= orig(shadow_M_AXI_WDATA)
shadow_W_B_TO_SERVE <= orig(shadow_M_AXI_WREADY_wire)
shadow_W_B_TO_SERVE <= orig(shadow_W_CH_EN)
shadow_W_CH_EN <= orig(shadow_M_AXI_WDATA)
shadow_W_CH_EN <= orig(shadow_M_AXI_WREADY_wire)
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
DERIVED_taint_reg_count != DERIVED_vcd_timestamp
DERIVED_taint_reg_count >= orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_count != orig(DERIVED_vcd_timestamp)
DERIVED_taint_reg_delta != DERIVED_vcd_timestamp
DERIVED_vcd_timestamp != orig(DERIVED_taint_reg_count)
DERIVED_vcd_timestamp != orig(DERIVED_taint_reg_delta)
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
DERIVED_taint_reg_count - DERIVED_taint_reg_delta - orig(DERIVED_taint_reg_count) == 0
Exiting Daikon.
