<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z030fbg676-2" LaunchTime="1720281382">
  <File Type="PWROPT-DCP" Name="TOP_asdf_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="TOP_asdf_power_routed.rpt"/>
  <File Type="PA-TCL" Name="TOP_asdf.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="TOP_asdf_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="TOP_asdf_reports.tcl"/>
  <File Type="BG-DRC" Name="TOP_asdf.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="TOP_asdf_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="TOP_asdf_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="TOP_asdf.hwdef"/>
  <File Type="OPT-DCP" Name="TOP_asdf_opt.dcp"/>
  <File Type="OPT-DRC" Name="TOP_asdf_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="TOP_asdf_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="TOP_asdf_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="TOP_asdf_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="TOP_asdf_placed.dcp"/>
  <File Type="PLACE-IO" Name="TOP_asdf_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="TOP_asdf_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="TOP_asdf_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="TOP_asdf_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="TOP_asdf_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="TOP_asdf_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="TOP_asdf_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="TOP_asdf_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="TOP_asdf_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="TOP_asdf_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="TOP_asdf_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="TOP_asdf_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="TOP_asdf.bit"/>
  <File Type="PHYSOPT-TIMING" Name="TOP_asdf_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="TOP_asdf_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="TOP_asdf_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="TOP_asdf_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="TOP_asdf_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="TOP_asdf_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="TOP_asdf.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="TOP_asdf_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="TOP_asdf.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="TOP_asdf_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="TOP_asdf.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="TOP_asdf_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="TOP_asdf.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="TOP_asdf_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="TOP_asdf_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="TOP_asdf_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="TOP_asdf_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="TOP_asdf_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="TOP_asdf_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="TOP_asdf_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="TOP_asdf_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="TOP_asdf.vdi"/>
  <File Type="ROUTE-CLK" Name="TOP_asdf_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="TOP_asdf_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="TOP_asdf_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="TOP_asdf_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="TOP_asdf_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="TOP_asdf_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="TOP_asdf.nky"/>
  <File Type="BITSTR-BMM" Name="TOP_asdf_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="TOP_asdf.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="TOP_asdf.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="TOP_asdf.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0.xcix">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/clk_wiz_0.xcix"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/clk_wiz_0/clk_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1551107590"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0.xcix">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fifo_generator_0.xcix"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0/fifo_generator_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fifo_generator_0/fifo_generator_0.xci"/>
        <Attr Name="ImportTime" Val="1525100660"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/main_clock/main_clock.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/main_clock.xci"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_subdesign_1.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_subdesign_1.vhd"/>
        <Attr Name="ImportTime" Val="1720280361"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_subdesign_2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_subdesign_2.vhd"/>
        <Attr Name="ImportTime" Val="1720280361"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/top_asdf.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/top_asdf.vhd"/>
        <Attr Name="ImportTime" Val="1720280358"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ADC1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ADC1.v"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ADC2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ADC2.v"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adcs_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adcs_top.vhd"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adc_interface.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adc_interface.vhd"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/avalon_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/avalon_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1720280358"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/charge_integratiobkb.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/charge_integratiobkb.vhd"/>
        <Attr Name="ImportTime" Val="1670932722"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/charge_integration.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/charge_integration.vhd"/>
        <Attr Name="ImportTime" Val="1670932722"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/polinvert.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/polinvert.vhd"/>
        <Attr Name="ImportTime" Val="1720280360"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/trigger_leading.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/trigger_leading.vhd"/>
        <Attr Name="ImportTime" Val="1670932722"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_delay.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_delay.vhd"/>
        <Attr Name="ImportTime" Val="1670932724"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_soft_gd.vhd"/>
        <Attr Name="ImportTime" Val="1670932724"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_spectrum.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_spectrum.vhd"/>
        <Attr Name="ImportTime" Val="1720280358"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ZynqDesign_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ZynqDesign/ZynqDesign.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TOP_asdf"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/HDL/DT5560_pins.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/DT5560_pins.xdc"/>
        <Attr Name="ImportTime" Val="1670932720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream">
      <Option Id="BinFile">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_FIRMWAREOPTIONS_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_axis_data_fifo_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_FIRMWAREBUILD_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_FS_0_AXIFIFO_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_FirmwareStatus_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_OPTOLINK_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_FIRMWAREVERSION_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_ADCSyncModule_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_OPTOLINK_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_NIDNAPort_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_axis_data_fifo_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_IICBaseInterconnection_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_RESET_RX_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_RESET_TX_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_axi_amm_bridge_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_axi_iic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_rst_ps7_0_125M1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_data_mover_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_axis_data_fifo_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_rst_ps7_0_125M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_tft_display_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_auto_cc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZynqDesign_auto_pc_1"/>
</GenRun>
