#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 21 21:19:39 2019
# Process ID: 15936
# Current directory: D:/xilinx_projects/16_ov5640_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21172 D:\xilinx_projects\16_ov5640_single\ov5640_single.xpr
# Log file: D:/xilinx_projects/16_ov5640_single/vivado.log
# Journal file: D:/xilinx_projects/16_ov5640_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_projects/16_ov5640_single/ov5640_single.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 838.645 ; gain = 226.340
update_compile_order -fileset sources_1
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:hls:hls_core_1:1.0 - hls_core_1_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <system> from BD file <D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907211234 to revision 1907212125
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.141 ; gain = 0.000
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clock)' for system_rst_processing_system7_0_100M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(clock)' for system_rst_processing_system7_0_150M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(aclk_intf)' for system_v_axi4s_vid_out_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(s_axi_aclk_intf)' for system_v_tc_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLKIF)' for system_xbar_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for system_xbar_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1578.141 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 6 {system_processing_system7_0_0_synth_1 system_rst_processing_system7_0_100M_0_synth_1 system_rst_processing_system7_0_150M_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_v_tc_0_0_synth_1 system_xbar_0_synth_1 system_xbar_1_synth_1 system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Sun Jul 21 21:27:00 2019] Launched system_processing_system7_0_0_synth_1, system_rst_processing_system7_0_100M_0_synth_1, system_rst_processing_system7_0_150M_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_v_tc_0_0_synth_1, system_xbar_0_synth_1, system_xbar_1_synth_1, system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_processing_system7_0_100M_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_rst_processing_system7_0_100M_0_synth_1/runme.log
system_rst_processing_system7_0_150M_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_rst_processing_system7_0_150M_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_v_tc_0_0_synth_1/runme.log
system_xbar_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_xbar_0_synth_1/runme.log
system_xbar_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_xbar_1_synth_1/runme.log
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jul 21 21:27:46 2019] Launched system_processing_system7_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_v_tc_0_0_synth_1, system_xbar_0_synth_1, system_xbar_1_synth_1, system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_processing_system7_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_v_tc_0_0_synth_1/runme.log
system_xbar_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_xbar_0_synth_1/runme.log
system_xbar_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_xbar_1_synth_1/runme.log
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Sun Jul 21 21:27:47 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.141 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907212125 to revision 1907212149
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.289 ; gain = 27.125
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Sun Jul 21 21:52:34 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jul 21 21:54:05 2019] Launched system_auto_us_0_synth_1, synth_1...
Run output will be captured here:
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Sun Jul 21 21:54:05 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907212149 to revision 1907212208
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1949.391 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Sun Jul 21 22:09:00 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jul 21 22:11:33 2019] Launched synth_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Sun Jul 21 22:11:33 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907212208 to revision 1907212222
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2202.969 ; gain = 40.441
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Sun Jul 21 22:23:44 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jul 21 22:24:13 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Sun Jul 21 22:24:13 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.035 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907212222 to revision 1907220812
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2228.867 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 08:21:08 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 08:21:38 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 08:21:38 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.867 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907220812 to revision 1907220917
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2265.480 ; gain = 26.086
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 09:18:24 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 09:18:58 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 09:18:58 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.199 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907220917 to revision 1907221006
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_ARADDR' width 7 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_AWADDR' width 7 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_hls_core_1_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_hls_core_1_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/xilinx_projects/16_ov5640_single/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.199 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 10:09:26 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 10:10:46 2019] Launched system_auto_us_0_synth_1, synth_1...
Run output will be captured here:
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 10:10:46 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907221006 to revision 1907221127
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_ARADDR' width 6 differs from original width 7
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_AWADDR' width 6 differs from original width 7
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_hls_core_1_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_hls_core_1_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/xilinx_projects/16_ov5640_single/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.910 ; gain = 46.977
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 11:28:35 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 11:29:25 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 11:29:25 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.082 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907221127 to revision 1907221926
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2428.469 ; gain = 33.293
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 19:28:05 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 19:28:59 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 19:28:59 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.688 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907221926 to revision 1907221945
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.801 ; gain = 78.336
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 19:47:54 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 19:48:25 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 19:48:26 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2832.305 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907221945 to revision 1907222002
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'system_hls_core_1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2832.305 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_hls_core_1_0_0_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Mon Jul 22 20:04:56 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul 22 20:05:25 2019] Launched system_hls_core_1_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_hls_core_1_0_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_hls_core_1_0_0_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/synth_1/runme.log
[Mon Jul 22 20:05:25 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2832.305 ; gain = 0.000
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:hls_core_1:1.0 [get_ips  system_hls_core_1_0_0] -log ip_upgrade.log
Upgrading 'D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_hls_core_1_0_0 (Hls_core_1 1.0) from revision 1907222002 to revision 1907222029
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx_projects/16_ov5640_single/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_hls_core_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\xilinx_projects\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
