{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606843824159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606843824159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 19:30:24 2020 " "Processing started: Tue Dec 01 19:30:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606843824159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606843824159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tetris -c Tetris --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tetris -c Tetris --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606843824159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606843824602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606843824602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/user_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/user_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_input " "Found entity 1: user_input" {  } { { "rtl/user_input.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/user_input.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tetris_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tetris_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_stat " "Found entity 1: tetris_stat" {  } { { "rtl/tetris_stat.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/tetris_stat.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/main_game_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/main_game_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_game_logic " "Found entity 1: main_game_logic" {  } { { "rtl/main_game_logic.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gen_sys_event.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gen_sys_event.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_sys_event " "Found entity 1: gen_sys_event" {  } { { "rtl/gen_sys_event.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/gen_sys_event.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gen_next_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gen_next_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_next_block " "Found entity 1: gen_next_block" {  } { { "rtl/gen_next_block.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/gen_next_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/draw_tetris.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/draw_tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tetris " "Found entity 1: draw_tetris" {  } { { "rtl/draw_tetris.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_tetris.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_head DRAW_HEAD draw_strings.sv(192) " "Verilog HDL Declaration information at draw_strings.sv(192): object \"draw_head\" differs only in case from object \"DRAW_HEAD\" in the same scope" {  } { { "rtl/draw_strings.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_strings.sv" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1606843833137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_game_over DRAW_GAME_OVER draw_strings.sv(229) " "Verilog HDL Declaration information at draw_strings.sv(229): object \"draw_game_over\" differs only in case from object \"DRAW_GAME_OVER\" in the same scope" {  } { { "rtl/draw_strings.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_strings.sv" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1606843833137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/draw_strings.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/draw_strings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_strings " "Found entity 1: draw_strings" {  } { { "rtl/draw_strings.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_strings.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/draw_field_helper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/draw_field_helper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_field_helper " "Found entity 1: draw_field_helper" {  } { { "rtl/draw_field_helper.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_field_helper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/draw_field.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/draw_field.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_field " "Found entity 1: draw_field" {  } { { "rtl/draw_field.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_field.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/draw_big_string.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/draw_big_string.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_big_string " "Found entity 1: draw_big_string" {  } { { "rtl/draw_big_string.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/draw_big_string.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/check_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/check_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_move " "Found entity 1: check_move" {  } { { "rtl/check_move.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/check_move.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bin_2_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bin_2_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_2_bcd " "Found entity 1: bin_2_bcd" {  } { { "rtl/bin_2_bcd.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/bin_2_bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dev/technion/digitalproduct/spring-2019/random/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file /dev/technion/digitalproduct/spring-2019/random/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "../Random/Random.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/Random/Random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606843833145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606843833145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_game_logic " "Elaborating entity \"main_game_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606843833186 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main_game_logic.sv(77) " "Verilog HDL Case Statement information at main_game_logic.sv(77): all case item expressions in this case statement are onehot" {  } { { "rtl/main_game_logic.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 "|main_game_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main_game_logic.sv(111) " "Verilog HDL assignment warning at main_game_logic.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "rtl/main_game_logic.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 "|main_game_logic"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_data_o.field " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_data_o.field\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_data_o.next_block.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_data_o.next_block.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "field_with_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"field_with_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "field_clean " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"field_clean\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "field_shifted " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"field_shifted\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "field_with_cur_block " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"field_with_cur_block\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_block.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_block.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cur_block.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cur_block.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_data_o.field " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_data_o.field\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_data_o.next_block.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_data_o.next_block.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_move check_move:check_move " "Elaborating entity \"check_move\" for hierarchy \"check_move:check_move\"" {  } { { "rtl/main_game_logic.sv" "check_move" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606843833248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 check_move.sv(91) " "Verilog HDL assignment warning at check_move.sv(91): truncated value with size 32 to match size of target (2)" {  } { { "rtl/check_move.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/check_move.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606843833250 "|main_game_logic|check_move:check_move"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "block_i.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"block_i.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "block_i.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"block_i.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_stat tetris_stat:stat " "Elaborating entity \"tetris_stat\" for hierarchy \"tetris_stat:stat\"" {  } { { "rtl/main_game_logic.sv" "stat" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606843833251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 tetris_stat.sv(43) " "Verilog HDL assignment warning at tetris_stat.sv(43): truncated value with size 32 to match size of target (15)" {  } { { "rtl/tetris_stat.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/tetris_stat.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606843833255 "|main_game_logic|tetris_stat:stat"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tetris_stat.sv(80) " "Verilog HDL assignment warning at tetris_stat.sv(80): truncated value with size 32 to match size of target (11)" {  } { { "rtl/tetris_stat.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/tetris_stat.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606843833255 "|main_game_logic|tetris_stat:stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_2_bcd tetris_stat:stat\|bin_2_bcd:bcd_score " "Elaborating entity \"bin_2_bcd\" for hierarchy \"tetris_stat:stat\|bin_2_bcd:bcd_score\"" {  } { { "rtl/tetris_stat.sv" "bcd_score" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/tetris_stat.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606843833256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_2_bcd tetris_stat:stat\|bin_2_bcd:bcd_lines " "Elaborating entity \"bin_2_bcd\" for hierarchy \"tetris_stat:stat\|bin_2_bcd:bcd_lines\"" {  } { { "rtl/tetris_stat.sv" "bcd_lines" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/tetris_stat.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606843833258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_next_block gen_next_block:gen_next_block " "Elaborating entity \"gen_next_block\" for hierarchy \"gen_next_block:gen_next_block\"" {  } { { "rtl/main_game_logic.sv" "gen_next_block" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606843833260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gen_next_block.sv(182) " "Verilog HDL assignment warning at gen_next_block.sv(182): truncated value with size 32 to match size of target (3)" {  } { { "rtl/gen_next_block.sv" "" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/gen_next_block.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606843833262 "|main_game_logic|gen_next_block:gen_next_block"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_block_o.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_block_o.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833262 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "blocks_table " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"blocks_table\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833262 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_block_o.data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_block_o.data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606843833262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_sys_event gen_sys_event:gen_sys_event " "Elaborating entity \"gen_sys_event\" for hierarchy \"gen_sys_event:gen_sys_event\"" {  } { { "rtl/main_game_logic.sv" "gen_sys_event" { Text "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/rtl/main_game_logic.sv" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606843833263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/output_files/Tetris.map.smsg " "Generated suppressed messages file N:/dev/Technion/DigitalProduct/Spring-2019/KTetris/output_files/Tetris.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1606843833781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606843833800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 19:30:33 2020 " "Processing ended: Tue Dec 01 19:30:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606843833800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606843833800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606843833800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606843833800 ""}
