# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb/eth_tx/vsim/vsim.do
# 
# Create the work library
# vlib work
# 
# Compile the design and testbench
# vlog -sv    rtl/gmii_tx_to_valid.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/gmii_tx_to_valid.sv 
# -- Compiling module gmii_tx_to_valid
# 
# Top level modules:
# 	gmii_tx_to_valid
# End time: 07:30:30 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/preamble_sfd_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/preamble_sfd_tx.sv 
# -- Compiling module preamble_sfd_tx
# 
# Top level modules:
# 	preamble_sfd_tx
# End time: 07:30:30 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/eth_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_header_tx.sv 
# -- Compiling module eth_header_tx
# 
# Top level modules:
# 	eth_header_tx
# End time: 07:30:30 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/arp_data_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/arp_data_tx.sv 
# -- Compiling module arp_data_tx
# 
# Top level modules:
# 	arp_data_tx
# End time: 07:30:30 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/ip_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/ip_header_tx.sv 
# -- Compiling module ip_header_tx
# 
# Top level modules:
# 	ip_header_tx
# End time: 07:30:30 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/udp_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/udp_header_tx.sv 
# -- Compiling module udp_header_tx
# 
# Top level modules:
# 	udp_header_tx
# End time: 07:30:30 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/conv_32_8.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:30 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/conv_32_8.sv 
# -- Compiling module conv_32_8
# 
# Top level modules:
# 	conv_32_8
# End time: 07:30:31 on Mar 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv    rtl/asyn_fifo_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:31 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/asyn_fifo_tx.sv 
# -- Compiling module asyn_fifo_tx
# 
# Top level modules:
# 	asyn_fifo_tx
# End time: 07:30:31 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/fcs_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:31 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/fcs_tx.sv 
# -- Compiling module fcs_tx
# 
# Top level modules:
# 	fcs_tx
# End time: 07:30:31 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/mux_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:31 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/mux_tx.sv 
# -- Compiling module mux_tx
# 
# Top level modules:
# 	mux_tx
# End time: 07:30:31 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    rtl/eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:31 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_tx.sv 
# -- Compiling module eth_tx
# 
# Top level modules:
# 	eth_tx
# End time: 07:30:31 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    tb/eth_tx/tb_eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:30:31 on Mar 15,2025
# vlog -reportprogress 300 -sv tb/eth_tx/tb_eth_tx.sv 
# -- Compiling module tb_eth_tx
# 
# Top level modules:
# 	tb_eth_tx
# End time: 07:30:31 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" tb_eth_tx
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" tb_eth_tx 
# Start time: 07:30:31 on Mar 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "asyn_fifo_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ip_header_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "arp_data_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mux_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "eth_header_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fcs_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_header_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "conv_32_8(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "preamble_sfd_tx(fast)".
# Loading sv_std.std
# Loading work.tb_eth_tx(fast)
# Loading work.eth_tx(fast)
# Loading work.gmii_tx_to_valid(fast)
# Loading work.preamble_sfd_tx(fast)
# Loading work.eth_header_tx(fast)
# Loading work.ip_header_tx(fast)
# Loading work.udp_header_tx(fast)
# Loading work.conv_32_8(fast)
# Loading work.asyn_fifo_tx(fast)
# Loading work.arp_data_tx(fast)
# Loading work.fcs_tx(fast)
# Loading work.mux_tx(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          tb_eth_tx/gmii_tx_rstn
# add wave -radix binary          tb_eth_tx/gmii_tx_clk
# add wave -radix hexadecimal     tb_eth_tx/gmii_txd
# add wave -radix binary          tb_eth_tx/gmii_tx_en
# add wave -radix binary          tb_eth_tx/gmii_tx_er
# 
# add wave -radix binary          tb_eth_tx/aresetn
# add wave -radix binary          tb_eth_tx/aclk
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tdata
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tvalid
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tlast
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tready
# 
# add wave -radix hexadecimal     tb_eth_tx/dut/mux_tx_inst/state
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/eth_tx/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv    rtl/gmii_tx_to_valid.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:31 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/gmii_tx_to_valid.sv 
# -- Compiling module gmii_tx_to_valid
# 
# Top level modules:
# 	gmii_tx_to_valid
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv    rtl/preamble_sfd_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/preamble_sfd_tx.sv 
# -- Compiling module preamble_sfd_tx
# 
# Top level modules:
# 	preamble_sfd_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/eth_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_header_tx.sv 
# -- Compiling module eth_header_tx
# 
# Top level modules:
# 	eth_header_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/arp_data_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/arp_data_tx.sv 
# -- Compiling module arp_data_tx
# 
# Top level modules:
# 	arp_data_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/ip_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/ip_header_tx.sv 
# -- Compiling module ip_header_tx
# 
# Top level modules:
# 	ip_header_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/udp_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/udp_header_tx.sv 
# -- Compiling module udp_header_tx
# 
# Top level modules:
# 	udp_header_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/conv_32_8.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/conv_32_8.sv 
# -- Compiling module conv_32_8
# 
# Top level modules:
# 	conv_32_8
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/asyn_fifo_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/asyn_fifo_tx.sv 
# -- Compiling module asyn_fifo_tx
# 
# Top level modules:
# 	asyn_fifo_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/fcs_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/fcs_tx.sv 
# -- Compiling module fcs_tx
# 
# Top level modules:
# 	fcs_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/mux_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/mux_tx.sv 
# -- Compiling module mux_tx
# 
# Top level modules:
# 	mux_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    rtl/eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_tx.sv 
# -- Compiling module eth_tx
# 
# Top level modules:
# 	eth_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    tb/eth_tx/tb_eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:36:32 on Mar 15,2025
# vlog -reportprogress 300 -sv tb/eth_tx/tb_eth_tx.sv 
# -- Compiling module tb_eth_tx
# 
# Top level modules:
# 	tb_eth_tx
# End time: 07:36:32 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" tb_eth_tx
# End time: 07:36:33 on Mar 15,2025, Elapsed time: 0:06:02
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" tb_eth_tx 
# Start time: 07:36:33 on Mar 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_eth_tx(fast)
# Loading work.eth_tx(fast)
# Loading work.gmii_tx_to_valid(fast)
# Loading work.preamble_sfd_tx(fast)
# Loading work.eth_header_tx(fast)
# Loading work.ip_header_tx(fast)
# Loading work.udp_header_tx(fast)
# Loading work.conv_32_8(fast)
# Loading work.asyn_fifo_tx(fast)
# Loading work.arp_data_tx(fast)
# Loading work.fcs_tx(fast)
# Loading work.mux_tx(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          tb_eth_tx/gmii_tx_rstn
# add wave -radix binary          tb_eth_tx/gmii_tx_clk
# add wave -radix hexadecimal     tb_eth_tx/gmii_txd
# add wave -radix binary          tb_eth_tx/gmii_tx_en
# add wave -radix binary          tb_eth_tx/gmii_tx_er
# 
# add wave -radix binary          tb_eth_tx/aresetn
# add wave -radix binary          tb_eth_tx/aclk
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tdata
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tvalid
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tlast
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tready
# 
# add wave -radix hexadecimal     tb_eth_tx/dut/mux_tx_inst/state
# add wave -radix hexadecimal     tb_eth_tx/dut/ip_header_tx_inst/sum_reg
# add wave -radix hexadecimal     tb_eth_tx/dut/ip_header_tx_inst/checksum_calc
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/eth_tx/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv    rtl/gmii_tx_to_valid.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/gmii_tx_to_valid.sv 
# -- Compiling module gmii_tx_to_valid
# 
# Top level modules:
# 	gmii_tx_to_valid
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/preamble_sfd_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/preamble_sfd_tx.sv 
# -- Compiling module preamble_sfd_tx
# 
# Top level modules:
# 	preamble_sfd_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/eth_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_header_tx.sv 
# -- Compiling module eth_header_tx
# 
# Top level modules:
# 	eth_header_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/arp_data_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/arp_data_tx.sv 
# -- Compiling module arp_data_tx
# 
# Top level modules:
# 	arp_data_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/ip_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/ip_header_tx.sv 
# -- Compiling module ip_header_tx
# 
# Top level modules:
# 	ip_header_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/udp_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/udp_header_tx.sv 
# -- Compiling module udp_header_tx
# 
# Top level modules:
# 	udp_header_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/conv_32_8.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/conv_32_8.sv 
# -- Compiling module conv_32_8
# 
# Top level modules:
# 	conv_32_8
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/asyn_fifo_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/asyn_fifo_tx.sv 
# -- Compiling module asyn_fifo_tx
# 
# Top level modules:
# 	asyn_fifo_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/fcs_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/fcs_tx.sv 
# -- Compiling module fcs_tx
# 
# Top level modules:
# 	fcs_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/mux_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/mux_tx.sv 
# -- Compiling module mux_tx
# 
# Top level modules:
# 	mux_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    rtl/eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_tx.sv 
# -- Compiling module eth_tx
# 
# Top level modules:
# 	eth_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    tb/eth_tx/tb_eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:46:19 on Mar 15,2025
# vlog -reportprogress 300 -sv tb/eth_tx/tb_eth_tx.sv 
# -- Compiling module tb_eth_tx
# 
# Top level modules:
# 	tb_eth_tx
# End time: 07:46:19 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" tb_eth_tx
# End time: 07:46:20 on Mar 15,2025, Elapsed time: 0:09:47
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" tb_eth_tx 
# Start time: 07:46:20 on Mar 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ip_header_tx(fast)".
# Loading sv_std.std
# Loading work.tb_eth_tx(fast)
# Loading work.eth_tx(fast)
# Loading work.gmii_tx_to_valid(fast)
# Loading work.preamble_sfd_tx(fast)
# Loading work.eth_header_tx(fast)
# Loading work.ip_header_tx(fast)
# Loading work.udp_header_tx(fast)
# Loading work.conv_32_8(fast)
# Loading work.asyn_fifo_tx(fast)
# Loading work.arp_data_tx(fast)
# Loading work.fcs_tx(fast)
# Loading work.mux_tx(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          tb_eth_tx/gmii_tx_rstn
# add wave -radix binary          tb_eth_tx/gmii_tx_clk
# add wave -radix hexadecimal     tb_eth_tx/gmii_txd
# add wave -radix binary          tb_eth_tx/gmii_tx_en
# add wave -radix binary          tb_eth_tx/gmii_tx_er
# 
# add wave -radix binary          tb_eth_tx/aresetn
# add wave -radix binary          tb_eth_tx/aclk
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tdata
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tvalid
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tlast
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tready
# 
# add wave -radix hexadecimal     tb_eth_tx/dut/mux_tx_inst/state
# add wave -radix hexadecimal     tb_eth_tx/dut/ip_header_tx_inst/sum_reg
# add wave -radix hexadecimal     tb_eth_tx/dut/ip_header_tx_inst/checksum_calc
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/eth_tx/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv    rtl/gmii_tx_to_valid.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/gmii_tx_to_valid.sv 
# -- Compiling module gmii_tx_to_valid
# 
# Top level modules:
# 	gmii_tx_to_valid
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/preamble_sfd_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/preamble_sfd_tx.sv 
# -- Compiling module preamble_sfd_tx
# 
# Top level modules:
# 	preamble_sfd_tx
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/eth_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_header_tx.sv 
# -- Compiling module eth_header_tx
# 
# Top level modules:
# 	eth_header_tx
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/arp_data_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/arp_data_tx.sv 
# -- Compiling module arp_data_tx
# 
# Top level modules:
# 	arp_data_tx
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/ip_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/ip_header_tx.sv 
# -- Compiling module ip_header_tx
# 
# Top level modules:
# 	ip_header_tx
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/udp_header_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/udp_header_tx.sv 
# -- Compiling module udp_header_tx
# 
# Top level modules:
# 	udp_header_tx
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/conv_32_8.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/conv_32_8.sv 
# -- Compiling module conv_32_8
# 
# Top level modules:
# 	conv_32_8
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/asyn_fifo_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/asyn_fifo_tx.sv 
# -- Compiling module asyn_fifo_tx
# 
# Top level modules:
# 	asyn_fifo_tx
# End time: 07:49:51 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv    rtl/fcs_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:51 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/fcs_tx.sv 
# -- Compiling module fcs_tx
# 
# Top level modules:
# 	fcs_tx
# End time: 07:49:52 on Mar 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv    rtl/mux_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:52 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/mux_tx.sv 
# -- Compiling module mux_tx
# 
# Top level modules:
# 	mux_tx
# End time: 07:49:52 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    rtl/eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:52 on Mar 15,2025
# vlog -reportprogress 300 -sv rtl/eth_tx.sv 
# -- Compiling module eth_tx
# 
# Top level modules:
# 	eth_tx
# End time: 07:49:52 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv    tb/eth_tx/tb_eth_tx.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:49:52 on Mar 15,2025
# vlog -reportprogress 300 -sv tb/eth_tx/tb_eth_tx.sv 
# -- Compiling module tb_eth_tx
# 
# Top level modules:
# 	tb_eth_tx
# End time: 07:49:52 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" tb_eth_tx
# End time: 07:49:53 on Mar 15,2025, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" tb_eth_tx 
# Start time: 07:49:53 on Mar 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ip_header_tx(fast)".
# Loading sv_std.std
# Loading work.tb_eth_tx(fast)
# Loading work.eth_tx(fast)
# Loading work.gmii_tx_to_valid(fast)
# Loading work.preamble_sfd_tx(fast)
# Loading work.eth_header_tx(fast)
# Loading work.ip_header_tx(fast)
# Loading work.udp_header_tx(fast)
# Loading work.conv_32_8(fast)
# Loading work.asyn_fifo_tx(fast)
# Loading work.arp_data_tx(fast)
# Loading work.fcs_tx(fast)
# Loading work.mux_tx(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          tb_eth_tx/gmii_tx_rstn
# add wave -radix binary          tb_eth_tx/gmii_tx_clk
# add wave -radix hexadecimal     tb_eth_tx/gmii_txd
# add wave -radix binary          tb_eth_tx/gmii_tx_en
# add wave -radix binary          tb_eth_tx/gmii_tx_er
# 
# add wave -radix binary          tb_eth_tx/aresetn
# add wave -radix binary          tb_eth_tx/aclk
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tdata
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tvalid
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tlast
# add wave -radix hexadecimal     tb_eth_tx/s_axis_tready
# 
# add wave -radix hexadecimal     tb_eth_tx/dut/mux_tx_inst/state
# add wave -radix hexadecimal     tb_eth_tx/dut/ip_header_tx_inst/sum_reg
# add wave -radix hexadecimal     tb_eth_tx/dut/ip_header_tx_inst/checksum_calc
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
# End time: 08:25:20 on Mar 15,2025, Elapsed time: 0:35:27
# Errors: 0, Warnings: 0
