

================================================================
== Synthesis Summary Report of 'kp_502_7'
================================================================
+ General Information: 
    * Date:           Tue Feb 20 05:56:54 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_7
    * Solution:       sol2_6_int_32 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+-------+---------+-----------+----------+---------+------+----------+------+-------------+--------------+--------------+-----+
    |   Modules  | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |             |              |              |     |
    |   & Loops  | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP     |      FF      |      LUT     | URAM|
    +------------+------+-------+---------+-----------+----------+---------+------+----------+------+-------------+--------------+--------------+-----+
    |+ kp_502_7  |     -|   0.23|     2107|  2.950e+04|         -|     2108|     -|        no|     -|  1696 (229%)|  128753 (47%)|  112480 (83%)|    -|
    | o Loop     |     -|  13.00|     2105|  2.947e+04|        59|        1|  2048|       yes|     -|            -|             -|             -|    -|
    +------------+------+-------+---------+-----------+----------+---------+------+----------+------+-------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_0_address0   | 11       |
| A_0_q0         | 64       |
| A_10_address0  | 11       |
| A_10_q0        | 64       |
| A_11_address0  | 11       |
| A_11_q0        | 64       |
| A_12_address0  | 11       |
| A_12_q0        | 64       |
| A_13_address0  | 11       |
| A_13_q0        | 64       |
| A_14_address0  | 11       |
| A_14_q0        | 64       |
| A_15_address0  | 11       |
| A_15_q0        | 64       |
| A_16_address0  | 11       |
| A_16_q0        | 64       |
| A_17_address0  | 11       |
| A_17_q0        | 64       |
| A_18_address0  | 11       |
| A_18_q0        | 64       |
| A_19_address0  | 11       |
| A_19_q0        | 64       |
| A_1_address0   | 11       |
| A_1_q0         | 64       |
| A_20_address0  | 11       |
| A_20_q0        | 64       |
| A_21_address0  | 11       |
| A_21_q0        | 64       |
| A_22_address0  | 11       |
| A_22_q0        | 64       |
| A_23_address0  | 11       |
| A_23_q0        | 64       |
| A_24_address0  | 11       |
| A_24_q0        | 64       |
| A_25_address0  | 11       |
| A_25_q0        | 64       |
| A_26_address0  | 11       |
| A_26_q0        | 64       |
| A_27_address0  | 11       |
| A_27_q0        | 64       |
| A_28_address0  | 11       |
| A_28_q0        | 64       |
| A_29_address0  | 11       |
| A_29_q0        | 64       |
| A_2_address0   | 11       |
| A_2_q0         | 64       |
| A_30_address0  | 11       |
| A_30_q0        | 64       |
| A_31_address0  | 11       |
| A_31_q0        | 64       |
| A_3_address0   | 11       |
| A_3_q0         | 64       |
| A_4_address0   | 11       |
| A_4_q0         | 64       |
| A_5_address0   | 11       |
| A_5_q0         | 64       |
| A_6_address0   | 11       |
| A_6_q0         | 64       |
| A_7_address0   | 11       |
| A_7_q0         | 64       |
| A_8_address0   | 11       |
| A_8_q0         | 64       |
| A_9_address0   | 11       |
| A_9_q0         | 64       |
| B_0_address0   | 11       |
| B_0_q0         | 64       |
| B_10_address0  | 11       |
| B_10_q0        | 64       |
| B_11_address0  | 11       |
| B_11_q0        | 64       |
| B_12_address0  | 11       |
| B_12_q0        | 64       |
| B_13_address0  | 11       |
| B_13_q0        | 64       |
| B_14_address0  | 11       |
| B_14_q0        | 64       |
| B_15_address0  | 11       |
| B_15_q0        | 64       |
| B_16_address0  | 11       |
| B_16_q0        | 64       |
| B_17_address0  | 11       |
| B_17_q0        | 64       |
| B_18_address0  | 11       |
| B_18_q0        | 64       |
| B_19_address0  | 11       |
| B_19_q0        | 64       |
| B_1_address0   | 11       |
| B_1_q0         | 64       |
| B_20_address0  | 11       |
| B_20_q0        | 64       |
| B_21_address0  | 11       |
| B_21_q0        | 64       |
| B_22_address0  | 11       |
| B_22_q0        | 64       |
| B_23_address0  | 11       |
| B_23_q0        | 64       |
| B_24_address0  | 11       |
| B_24_q0        | 64       |
| B_25_address0  | 11       |
| B_25_q0        | 64       |
| B_26_address0  | 11       |
| B_26_q0        | 64       |
| B_27_address0  | 11       |
| B_27_q0        | 64       |
| B_28_address0  | 11       |
| B_28_q0        | 64       |
| B_29_address0  | 11       |
| B_29_q0        | 64       |
| B_2_address0   | 11       |
| B_2_q0         | 64       |
| B_30_address0  | 11       |
| B_30_q0        | 64       |
| B_31_address0  | 11       |
| B_31_q0        | 64       |
| B_3_address0   | 11       |
| B_3_q0         | 64       |
| B_4_address0   | 11       |
| B_4_q0         | 64       |
| B_5_address0   | 11       |
| B_5_q0         | 64       |
| B_6_address0   | 11       |
| B_6_q0         | 64       |
| B_7_address0   | 11       |
| B_7_q0         | 64       |
| B_8_address0   | 11       |
| B_8_q0         | 64       |
| B_9_address0   | 11       |
| B_9_q0         | 64       |
| C_0_address0   | 11       |
| C_0_q0         | 64       |
| C_10_address0  | 11       |
| C_10_q0        | 64       |
| C_11_address0  | 11       |
| C_11_q0        | 64       |
| C_12_address0  | 11       |
| C_12_q0        | 64       |
| C_13_address0  | 11       |
| C_13_q0        | 64       |
| C_14_address0  | 11       |
| C_14_q0        | 64       |
| C_15_address0  | 11       |
| C_15_q0        | 64       |
| C_16_address0  | 11       |
| C_16_q0        | 64       |
| C_17_address0  | 11       |
| C_17_q0        | 64       |
| C_18_address0  | 11       |
| C_18_q0        | 64       |
| C_19_address0  | 11       |
| C_19_q0        | 64       |
| C_1_address0   | 11       |
| C_1_q0         | 64       |
| C_20_address0  | 11       |
| C_20_q0        | 64       |
| C_21_address0  | 11       |
| C_21_q0        | 64       |
| C_22_address0  | 11       |
| C_22_q0        | 64       |
| C_23_address0  | 11       |
| C_23_q0        | 64       |
| C_24_address0  | 11       |
| C_24_q0        | 64       |
| C_25_address0  | 11       |
| C_25_q0        | 64       |
| C_26_address0  | 11       |
| C_26_q0        | 64       |
| C_27_address0  | 11       |
| C_27_q0        | 64       |
| C_28_address0  | 11       |
| C_28_q0        | 64       |
| C_29_address0  | 11       |
| C_29_q0        | 64       |
| C_2_address0   | 11       |
| C_2_q0         | 64       |
| C_30_address0  | 11       |
| C_30_q0        | 64       |
| C_31_address0  | 11       |
| C_31_q0        | 64       |
| C_3_address0   | 11       |
| C_3_q0         | 64       |
| C_4_address0   | 11       |
| C_4_q0         | 64       |
| C_5_address0   | 11       |
| C_5_q0         | 64       |
| C_6_address0   | 11       |
| C_6_q0         | 64       |
| C_7_address0   | 11       |
| C_7_q0         | 64       |
| C_8_address0   | 11       |
| C_8_q0         | 64       |
| C_9_address0   | 11       |
| C_9_q0         | 64       |
| D_0_address0   | 11       |
| D_0_d0         | 64       |
| D_10_address0  | 11       |
| D_10_d0        | 64       |
| D_11_address0  | 11       |
| D_11_d0        | 64       |
| D_12_address0  | 11       |
| D_12_d0        | 64       |
| D_13_address0  | 11       |
| D_13_d0        | 64       |
| D_14_address0  | 11       |
| D_14_d0        | 64       |
| D_15_address0  | 11       |
| D_15_d0        | 64       |
| D_16_address0  | 11       |
| D_16_d0        | 64       |
| D_17_address0  | 11       |
| D_17_d0        | 64       |
| D_18_address0  | 11       |
| D_18_d0        | 64       |
| D_19_address0  | 11       |
| D_19_d0        | 64       |
| D_1_address0   | 11       |
| D_1_d0         | 64       |
| D_20_address0  | 11       |
| D_20_d0        | 64       |
| D_21_address0  | 11       |
| D_21_d0        | 64       |
| D_22_address0  | 11       |
| D_22_d0        | 64       |
| D_23_address0  | 11       |
| D_23_d0        | 64       |
| D_24_address0  | 11       |
| D_24_d0        | 64       |
| D_25_address0  | 11       |
| D_25_d0        | 64       |
| D_26_address0  | 11       |
| D_26_d0        | 64       |
| D_27_address0  | 11       |
| D_27_d0        | 64       |
| D_28_address0  | 11       |
| D_28_d0        | 64       |
| D_29_address0  | 11       |
| D_29_d0        | 64       |
| D_2_address0   | 11       |
| D_2_d0         | 64       |
| D_30_address0  | 11       |
| D_30_d0        | 64       |
| D_31_address0  | 11       |
| D_31_d0        | 64       |
| D_3_address0   | 11       |
| D_3_d0         | 64       |
| D_4_address0   | 11       |
| D_4_d0         | 64       |
| D_5_address0   | 11       |
| D_5_d0         | 64       |
| D_6_address0   | 11       |
| D_6_d0         | 64       |
| D_7_address0   | 11       |
| D_7_d0         | 64       |
| D_8_address0   | 11       |
| D_8_d0         | 64       |
| D_9_address0   | 11       |
| D_9_d0         | 64       |
| X1_0_address0  | 11       |
| X1_0_d0        | 64       |
| X1_10_address0 | 11       |
| X1_10_d0       | 64       |
| X1_11_address0 | 11       |
| X1_11_d0       | 64       |
| X1_12_address0 | 11       |
| X1_12_d0       | 64       |
| X1_13_address0 | 11       |
| X1_13_d0       | 64       |
| X1_14_address0 | 11       |
| X1_14_d0       | 64       |
| X1_15_address0 | 11       |
| X1_15_d0       | 64       |
| X1_16_address0 | 11       |
| X1_16_d0       | 64       |
| X1_17_address0 | 11       |
| X1_17_d0       | 64       |
| X1_18_address0 | 11       |
| X1_18_d0       | 64       |
| X1_19_address0 | 11       |
| X1_19_d0       | 64       |
| X1_1_address0  | 11       |
| X1_1_d0        | 64       |
| X1_20_address0 | 11       |
| X1_20_d0       | 64       |
| X1_21_address0 | 11       |
| X1_21_d0       | 64       |
| X1_22_address0 | 11       |
| X1_22_d0       | 64       |
| X1_23_address0 | 11       |
| X1_23_d0       | 64       |
| X1_24_address0 | 11       |
| X1_24_d0       | 64       |
| X1_25_address0 | 11       |
| X1_25_d0       | 64       |
| X1_26_address0 | 11       |
| X1_26_d0       | 64       |
| X1_27_address0 | 11       |
| X1_27_d0       | 64       |
| X1_28_address0 | 11       |
| X1_28_d0       | 64       |
| X1_29_address0 | 11       |
| X1_29_d0       | 64       |
| X1_2_address0  | 11       |
| X1_2_d0        | 64       |
| X1_30_address0 | 11       |
| X1_30_d0       | 64       |
| X1_31_address0 | 11       |
| X1_31_d0       | 64       |
| X1_3_address0  | 11       |
| X1_3_d0        | 64       |
| X1_4_address0  | 11       |
| X1_4_d0        | 64       |
| X1_5_address0  | 11       |
| X1_5_d0        | 64       |
| X1_6_address0  | 11       |
| X1_6_d0        | 64       |
| X1_7_address0  | 11       |
| X1_7_d0        | 64       |
| X1_8_address0  | 11       |
| X1_8_d0        | 64       |
| X1_9_address0  | 11       |
| X1_9_d0        | 64       |
| X2_0_address0  | 11       |
| X2_0_d0        | 64       |
| X2_10_address0 | 11       |
| X2_10_d0       | 64       |
| X2_11_address0 | 11       |
| X2_11_d0       | 64       |
| X2_12_address0 | 11       |
| X2_12_d0       | 64       |
| X2_13_address0 | 11       |
| X2_13_d0       | 64       |
| X2_14_address0 | 11       |
| X2_14_d0       | 64       |
| X2_15_address0 | 11       |
| X2_15_d0       | 64       |
| X2_16_address0 | 11       |
| X2_16_d0       | 64       |
| X2_17_address0 | 11       |
| X2_17_d0       | 64       |
| X2_18_address0 | 11       |
| X2_18_d0       | 64       |
| X2_19_address0 | 11       |
| X2_19_d0       | 64       |
| X2_1_address0  | 11       |
| X2_1_d0        | 64       |
| X2_20_address0 | 11       |
| X2_20_d0       | 64       |
| X2_21_address0 | 11       |
| X2_21_d0       | 64       |
| X2_22_address0 | 11       |
| X2_22_d0       | 64       |
| X2_23_address0 | 11       |
| X2_23_d0       | 64       |
| X2_24_address0 | 11       |
| X2_24_d0       | 64       |
| X2_25_address0 | 11       |
| X2_25_d0       | 64       |
| X2_26_address0 | 11       |
| X2_26_d0       | 64       |
| X2_27_address0 | 11       |
| X2_27_d0       | 64       |
| X2_28_address0 | 11       |
| X2_28_d0       | 64       |
| X2_29_address0 | 11       |
| X2_29_d0       | 64       |
| X2_2_address0  | 11       |
| X2_2_d0        | 64       |
| X2_30_address0 | 11       |
| X2_30_d0       | 64       |
| X2_31_address0 | 11       |
| X2_31_d0       | 64       |
| X2_3_address0  | 11       |
| X2_3_d0        | 64       |
| X2_4_address0  | 11       |
| X2_4_d0        | 64       |
| X2_5_address0  | 11       |
| X2_5_d0        | 64       |
| X2_6_address0  | 11       |
| X2_6_d0        | 64       |
| X2_7_address0  | 11       |
| X2_7_d0        | 64       |
| X2_8_address0  | 11       |
| X2_8_d0        | 64       |
| X2_9_address0  | 11       |
| X2_9_d0        | 64       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | double*  |
| B        | in        | double*  |
| C        | in        | double*  |
| X1       | out       | double*  |
| X2       | out       | double*  |
| D        | out       | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_0_address0   | port    | offset   |
| A        | A_0_ce0        | port    |          |
| A        | A_0_q0         | port    |          |
| A        | A_1_address0   | port    | offset   |
| A        | A_1_ce0        | port    |          |
| A        | A_1_q0         | port    |          |
| A        | A_2_address0   | port    | offset   |
| A        | A_2_ce0        | port    |          |
| A        | A_2_q0         | port    |          |
| A        | A_3_address0   | port    | offset   |
| A        | A_3_ce0        | port    |          |
| A        | A_3_q0         | port    |          |
| A        | A_4_address0   | port    | offset   |
| A        | A_4_ce0        | port    |          |
| A        | A_4_q0         | port    |          |
| A        | A_5_address0   | port    | offset   |
| A        | A_5_ce0        | port    |          |
| A        | A_5_q0         | port    |          |
| A        | A_6_address0   | port    | offset   |
| A        | A_6_ce0        | port    |          |
| A        | A_6_q0         | port    |          |
| A        | A_7_address0   | port    | offset   |
| A        | A_7_ce0        | port    |          |
| A        | A_7_q0         | port    |          |
| A        | A_8_address0   | port    | offset   |
| A        | A_8_ce0        | port    |          |
| A        | A_8_q0         | port    |          |
| A        | A_9_address0   | port    | offset   |
| A        | A_9_ce0        | port    |          |
| A        | A_9_q0         | port    |          |
| A        | A_10_address0  | port    | offset   |
| A        | A_10_ce0       | port    |          |
| A        | A_10_q0        | port    |          |
| A        | A_11_address0  | port    | offset   |
| A        | A_11_ce0       | port    |          |
| A        | A_11_q0        | port    |          |
| A        | A_12_address0  | port    | offset   |
| A        | A_12_ce0       | port    |          |
| A        | A_12_q0        | port    |          |
| A        | A_13_address0  | port    | offset   |
| A        | A_13_ce0       | port    |          |
| A        | A_13_q0        | port    |          |
| A        | A_14_address0  | port    | offset   |
| A        | A_14_ce0       | port    |          |
| A        | A_14_q0        | port    |          |
| A        | A_15_address0  | port    | offset   |
| A        | A_15_ce0       | port    |          |
| A        | A_15_q0        | port    |          |
| A        | A_16_address0  | port    | offset   |
| A        | A_16_ce0       | port    |          |
| A        | A_16_q0        | port    |          |
| A        | A_17_address0  | port    | offset   |
| A        | A_17_ce0       | port    |          |
| A        | A_17_q0        | port    |          |
| A        | A_18_address0  | port    | offset   |
| A        | A_18_ce0       | port    |          |
| A        | A_18_q0        | port    |          |
| A        | A_19_address0  | port    | offset   |
| A        | A_19_ce0       | port    |          |
| A        | A_19_q0        | port    |          |
| A        | A_20_address0  | port    | offset   |
| A        | A_20_ce0       | port    |          |
| A        | A_20_q0        | port    |          |
| A        | A_21_address0  | port    | offset   |
| A        | A_21_ce0       | port    |          |
| A        | A_21_q0        | port    |          |
| A        | A_22_address0  | port    | offset   |
| A        | A_22_ce0       | port    |          |
| A        | A_22_q0        | port    |          |
| A        | A_23_address0  | port    | offset   |
| A        | A_23_ce0       | port    |          |
| A        | A_23_q0        | port    |          |
| A        | A_24_address0  | port    | offset   |
| A        | A_24_ce0       | port    |          |
| A        | A_24_q0        | port    |          |
| A        | A_25_address0  | port    | offset   |
| A        | A_25_ce0       | port    |          |
| A        | A_25_q0        | port    |          |
| A        | A_26_address0  | port    | offset   |
| A        | A_26_ce0       | port    |          |
| A        | A_26_q0        | port    |          |
| A        | A_27_address0  | port    | offset   |
| A        | A_27_ce0       | port    |          |
| A        | A_27_q0        | port    |          |
| A        | A_28_address0  | port    | offset   |
| A        | A_28_ce0       | port    |          |
| A        | A_28_q0        | port    |          |
| A        | A_29_address0  | port    | offset   |
| A        | A_29_ce0       | port    |          |
| A        | A_29_q0        | port    |          |
| A        | A_30_address0  | port    | offset   |
| A        | A_30_ce0       | port    |          |
| A        | A_30_q0        | port    |          |
| A        | A_31_address0  | port    | offset   |
| A        | A_31_ce0       | port    |          |
| A        | A_31_q0        | port    |          |
| B        | B_0_address0   | port    | offset   |
| B        | B_0_ce0        | port    |          |
| B        | B_0_q0         | port    |          |
| B        | B_1_address0   | port    | offset   |
| B        | B_1_ce0        | port    |          |
| B        | B_1_q0         | port    |          |
| B        | B_2_address0   | port    | offset   |
| B        | B_2_ce0        | port    |          |
| B        | B_2_q0         | port    |          |
| B        | B_3_address0   | port    | offset   |
| B        | B_3_ce0        | port    |          |
| B        | B_3_q0         | port    |          |
| B        | B_4_address0   | port    | offset   |
| B        | B_4_ce0        | port    |          |
| B        | B_4_q0         | port    |          |
| B        | B_5_address0   | port    | offset   |
| B        | B_5_ce0        | port    |          |
| B        | B_5_q0         | port    |          |
| B        | B_6_address0   | port    | offset   |
| B        | B_6_ce0        | port    |          |
| B        | B_6_q0         | port    |          |
| B        | B_7_address0   | port    | offset   |
| B        | B_7_ce0        | port    |          |
| B        | B_7_q0         | port    |          |
| B        | B_8_address0   | port    | offset   |
| B        | B_8_ce0        | port    |          |
| B        | B_8_q0         | port    |          |
| B        | B_9_address0   | port    | offset   |
| B        | B_9_ce0        | port    |          |
| B        | B_9_q0         | port    |          |
| B        | B_10_address0  | port    | offset   |
| B        | B_10_ce0       | port    |          |
| B        | B_10_q0        | port    |          |
| B        | B_11_address0  | port    | offset   |
| B        | B_11_ce0       | port    |          |
| B        | B_11_q0        | port    |          |
| B        | B_12_address0  | port    | offset   |
| B        | B_12_ce0       | port    |          |
| B        | B_12_q0        | port    |          |
| B        | B_13_address0  | port    | offset   |
| B        | B_13_ce0       | port    |          |
| B        | B_13_q0        | port    |          |
| B        | B_14_address0  | port    | offset   |
| B        | B_14_ce0       | port    |          |
| B        | B_14_q0        | port    |          |
| B        | B_15_address0  | port    | offset   |
| B        | B_15_ce0       | port    |          |
| B        | B_15_q0        | port    |          |
| B        | B_16_address0  | port    | offset   |
| B        | B_16_ce0       | port    |          |
| B        | B_16_q0        | port    |          |
| B        | B_17_address0  | port    | offset   |
| B        | B_17_ce0       | port    |          |
| B        | B_17_q0        | port    |          |
| B        | B_18_address0  | port    | offset   |
| B        | B_18_ce0       | port    |          |
| B        | B_18_q0        | port    |          |
| B        | B_19_address0  | port    | offset   |
| B        | B_19_ce0       | port    |          |
| B        | B_19_q0        | port    |          |
| B        | B_20_address0  | port    | offset   |
| B        | B_20_ce0       | port    |          |
| B        | B_20_q0        | port    |          |
| B        | B_21_address0  | port    | offset   |
| B        | B_21_ce0       | port    |          |
| B        | B_21_q0        | port    |          |
| B        | B_22_address0  | port    | offset   |
| B        | B_22_ce0       | port    |          |
| B        | B_22_q0        | port    |          |
| B        | B_23_address0  | port    | offset   |
| B        | B_23_ce0       | port    |          |
| B        | B_23_q0        | port    |          |
| B        | B_24_address0  | port    | offset   |
| B        | B_24_ce0       | port    |          |
| B        | B_24_q0        | port    |          |
| B        | B_25_address0  | port    | offset   |
| B        | B_25_ce0       | port    |          |
| B        | B_25_q0        | port    |          |
| B        | B_26_address0  | port    | offset   |
| B        | B_26_ce0       | port    |          |
| B        | B_26_q0        | port    |          |
| B        | B_27_address0  | port    | offset   |
| B        | B_27_ce0       | port    |          |
| B        | B_27_q0        | port    |          |
| B        | B_28_address0  | port    | offset   |
| B        | B_28_ce0       | port    |          |
| B        | B_28_q0        | port    |          |
| B        | B_29_address0  | port    | offset   |
| B        | B_29_ce0       | port    |          |
| B        | B_29_q0        | port    |          |
| B        | B_30_address0  | port    | offset   |
| B        | B_30_ce0       | port    |          |
| B        | B_30_q0        | port    |          |
| B        | B_31_address0  | port    | offset   |
| B        | B_31_ce0       | port    |          |
| B        | B_31_q0        | port    |          |
| C        | C_0_address0   | port    | offset   |
| C        | C_0_ce0        | port    |          |
| C        | C_0_q0         | port    |          |
| C        | C_1_address0   | port    | offset   |
| C        | C_1_ce0        | port    |          |
| C        | C_1_q0         | port    |          |
| C        | C_2_address0   | port    | offset   |
| C        | C_2_ce0        | port    |          |
| C        | C_2_q0         | port    |          |
| C        | C_3_address0   | port    | offset   |
| C        | C_3_ce0        | port    |          |
| C        | C_3_q0         | port    |          |
| C        | C_4_address0   | port    | offset   |
| C        | C_4_ce0        | port    |          |
| C        | C_4_q0         | port    |          |
| C        | C_5_address0   | port    | offset   |
| C        | C_5_ce0        | port    |          |
| C        | C_5_q0         | port    |          |
| C        | C_6_address0   | port    | offset   |
| C        | C_6_ce0        | port    |          |
| C        | C_6_q0         | port    |          |
| C        | C_7_address0   | port    | offset   |
| C        | C_7_ce0        | port    |          |
| C        | C_7_q0         | port    |          |
| C        | C_8_address0   | port    | offset   |
| C        | C_8_ce0        | port    |          |
| C        | C_8_q0         | port    |          |
| C        | C_9_address0   | port    | offset   |
| C        | C_9_ce0        | port    |          |
| C        | C_9_q0         | port    |          |
| C        | C_10_address0  | port    | offset   |
| C        | C_10_ce0       | port    |          |
| C        | C_10_q0        | port    |          |
| C        | C_11_address0  | port    | offset   |
| C        | C_11_ce0       | port    |          |
| C        | C_11_q0        | port    |          |
| C        | C_12_address0  | port    | offset   |
| C        | C_12_ce0       | port    |          |
| C        | C_12_q0        | port    |          |
| C        | C_13_address0  | port    | offset   |
| C        | C_13_ce0       | port    |          |
| C        | C_13_q0        | port    |          |
| C        | C_14_address0  | port    | offset   |
| C        | C_14_ce0       | port    |          |
| C        | C_14_q0        | port    |          |
| C        | C_15_address0  | port    | offset   |
| C        | C_15_ce0       | port    |          |
| C        | C_15_q0        | port    |          |
| C        | C_16_address0  | port    | offset   |
| C        | C_16_ce0       | port    |          |
| C        | C_16_q0        | port    |          |
| C        | C_17_address0  | port    | offset   |
| C        | C_17_ce0       | port    |          |
| C        | C_17_q0        | port    |          |
| C        | C_18_address0  | port    | offset   |
| C        | C_18_ce0       | port    |          |
| C        | C_18_q0        | port    |          |
| C        | C_19_address0  | port    | offset   |
| C        | C_19_ce0       | port    |          |
| C        | C_19_q0        | port    |          |
| C        | C_20_address0  | port    | offset   |
| C        | C_20_ce0       | port    |          |
| C        | C_20_q0        | port    |          |
| C        | C_21_address0  | port    | offset   |
| C        | C_21_ce0       | port    |          |
| C        | C_21_q0        | port    |          |
| C        | C_22_address0  | port    | offset   |
| C        | C_22_ce0       | port    |          |
| C        | C_22_q0        | port    |          |
| C        | C_23_address0  | port    | offset   |
| C        | C_23_ce0       | port    |          |
| C        | C_23_q0        | port    |          |
| C        | C_24_address0  | port    | offset   |
| C        | C_24_ce0       | port    |          |
| C        | C_24_q0        | port    |          |
| C        | C_25_address0  | port    | offset   |
| C        | C_25_ce0       | port    |          |
| C        | C_25_q0        | port    |          |
| C        | C_26_address0  | port    | offset   |
| C        | C_26_ce0       | port    |          |
| C        | C_26_q0        | port    |          |
| C        | C_27_address0  | port    | offset   |
| C        | C_27_ce0       | port    |          |
| C        | C_27_q0        | port    |          |
| C        | C_28_address0  | port    | offset   |
| C        | C_28_ce0       | port    |          |
| C        | C_28_q0        | port    |          |
| C        | C_29_address0  | port    | offset   |
| C        | C_29_ce0       | port    |          |
| C        | C_29_q0        | port    |          |
| C        | C_30_address0  | port    | offset   |
| C        | C_30_ce0       | port    |          |
| C        | C_30_q0        | port    |          |
| C        | C_31_address0  | port    | offset   |
| C        | C_31_ce0       | port    |          |
| C        | C_31_q0        | port    |          |
| X1       | X1_0_address0  | port    | offset   |
| X1       | X1_0_ce0       | port    |          |
| X1       | X1_0_we0       | port    |          |
| X1       | X1_0_d0        | port    |          |
| X1       | X1_1_address0  | port    | offset   |
| X1       | X1_1_ce0       | port    |          |
| X1       | X1_1_we0       | port    |          |
| X1       | X1_1_d0        | port    |          |
| X1       | X1_2_address0  | port    | offset   |
| X1       | X1_2_ce0       | port    |          |
| X1       | X1_2_we0       | port    |          |
| X1       | X1_2_d0        | port    |          |
| X1       | X1_3_address0  | port    | offset   |
| X1       | X1_3_ce0       | port    |          |
| X1       | X1_3_we0       | port    |          |
| X1       | X1_3_d0        | port    |          |
| X1       | X1_4_address0  | port    | offset   |
| X1       | X1_4_ce0       | port    |          |
| X1       | X1_4_we0       | port    |          |
| X1       | X1_4_d0        | port    |          |
| X1       | X1_5_address0  | port    | offset   |
| X1       | X1_5_ce0       | port    |          |
| X1       | X1_5_we0       | port    |          |
| X1       | X1_5_d0        | port    |          |
| X1       | X1_6_address0  | port    | offset   |
| X1       | X1_6_ce0       | port    |          |
| X1       | X1_6_we0       | port    |          |
| X1       | X1_6_d0        | port    |          |
| X1       | X1_7_address0  | port    | offset   |
| X1       | X1_7_ce0       | port    |          |
| X1       | X1_7_we0       | port    |          |
| X1       | X1_7_d0        | port    |          |
| X1       | X1_8_address0  | port    | offset   |
| X1       | X1_8_ce0       | port    |          |
| X1       | X1_8_we0       | port    |          |
| X1       | X1_8_d0        | port    |          |
| X1       | X1_9_address0  | port    | offset   |
| X1       | X1_9_ce0       | port    |          |
| X1       | X1_9_we0       | port    |          |
| X1       | X1_9_d0        | port    |          |
| X1       | X1_10_address0 | port    | offset   |
| X1       | X1_10_ce0      | port    |          |
| X1       | X1_10_we0      | port    |          |
| X1       | X1_10_d0       | port    |          |
| X1       | X1_11_address0 | port    | offset   |
| X1       | X1_11_ce0      | port    |          |
| X1       | X1_11_we0      | port    |          |
| X1       | X1_11_d0       | port    |          |
| X1       | X1_12_address0 | port    | offset   |
| X1       | X1_12_ce0      | port    |          |
| X1       | X1_12_we0      | port    |          |
| X1       | X1_12_d0       | port    |          |
| X1       | X1_13_address0 | port    | offset   |
| X1       | X1_13_ce0      | port    |          |
| X1       | X1_13_we0      | port    |          |
| X1       | X1_13_d0       | port    |          |
| X1       | X1_14_address0 | port    | offset   |
| X1       | X1_14_ce0      | port    |          |
| X1       | X1_14_we0      | port    |          |
| X1       | X1_14_d0       | port    |          |
| X1       | X1_15_address0 | port    | offset   |
| X1       | X1_15_ce0      | port    |          |
| X1       | X1_15_we0      | port    |          |
| X1       | X1_15_d0       | port    |          |
| X1       | X1_16_address0 | port    | offset   |
| X1       | X1_16_ce0      | port    |          |
| X1       | X1_16_we0      | port    |          |
| X1       | X1_16_d0       | port    |          |
| X1       | X1_17_address0 | port    | offset   |
| X1       | X1_17_ce0      | port    |          |
| X1       | X1_17_we0      | port    |          |
| X1       | X1_17_d0       | port    |          |
| X1       | X1_18_address0 | port    | offset   |
| X1       | X1_18_ce0      | port    |          |
| X1       | X1_18_we0      | port    |          |
| X1       | X1_18_d0       | port    |          |
| X1       | X1_19_address0 | port    | offset   |
| X1       | X1_19_ce0      | port    |          |
| X1       | X1_19_we0      | port    |          |
| X1       | X1_19_d0       | port    |          |
| X1       | X1_20_address0 | port    | offset   |
| X1       | X1_20_ce0      | port    |          |
| X1       | X1_20_we0      | port    |          |
| X1       | X1_20_d0       | port    |          |
| X1       | X1_21_address0 | port    | offset   |
| X1       | X1_21_ce0      | port    |          |
| X1       | X1_21_we0      | port    |          |
| X1       | X1_21_d0       | port    |          |
| X1       | X1_22_address0 | port    | offset   |
| X1       | X1_22_ce0      | port    |          |
| X1       | X1_22_we0      | port    |          |
| X1       | X1_22_d0       | port    |          |
| X1       | X1_23_address0 | port    | offset   |
| X1       | X1_23_ce0      | port    |          |
| X1       | X1_23_we0      | port    |          |
| X1       | X1_23_d0       | port    |          |
| X1       | X1_24_address0 | port    | offset   |
| X1       | X1_24_ce0      | port    |          |
| X1       | X1_24_we0      | port    |          |
| X1       | X1_24_d0       | port    |          |
| X1       | X1_25_address0 | port    | offset   |
| X1       | X1_25_ce0      | port    |          |
| X1       | X1_25_we0      | port    |          |
| X1       | X1_25_d0       | port    |          |
| X1       | X1_26_address0 | port    | offset   |
| X1       | X1_26_ce0      | port    |          |
| X1       | X1_26_we0      | port    |          |
| X1       | X1_26_d0       | port    |          |
| X1       | X1_27_address0 | port    | offset   |
| X1       | X1_27_ce0      | port    |          |
| X1       | X1_27_we0      | port    |          |
| X1       | X1_27_d0       | port    |          |
| X1       | X1_28_address0 | port    | offset   |
| X1       | X1_28_ce0      | port    |          |
| X1       | X1_28_we0      | port    |          |
| X1       | X1_28_d0       | port    |          |
| X1       | X1_29_address0 | port    | offset   |
| X1       | X1_29_ce0      | port    |          |
| X1       | X1_29_we0      | port    |          |
| X1       | X1_29_d0       | port    |          |
| X1       | X1_30_address0 | port    | offset   |
| X1       | X1_30_ce0      | port    |          |
| X1       | X1_30_we0      | port    |          |
| X1       | X1_30_d0       | port    |          |
| X1       | X1_31_address0 | port    | offset   |
| X1       | X1_31_ce0      | port    |          |
| X1       | X1_31_we0      | port    |          |
| X1       | X1_31_d0       | port    |          |
| X2       | X2_0_address0  | port    | offset   |
| X2       | X2_0_ce0       | port    |          |
| X2       | X2_0_we0       | port    |          |
| X2       | X2_0_d0        | port    |          |
| X2       | X2_1_address0  | port    | offset   |
| X2       | X2_1_ce0       | port    |          |
| X2       | X2_1_we0       | port    |          |
| X2       | X2_1_d0        | port    |          |
| X2       | X2_2_address0  | port    | offset   |
| X2       | X2_2_ce0       | port    |          |
| X2       | X2_2_we0       | port    |          |
| X2       | X2_2_d0        | port    |          |
| X2       | X2_3_address0  | port    | offset   |
| X2       | X2_3_ce0       | port    |          |
| X2       | X2_3_we0       | port    |          |
| X2       | X2_3_d0        | port    |          |
| X2       | X2_4_address0  | port    | offset   |
| X2       | X2_4_ce0       | port    |          |
| X2       | X2_4_we0       | port    |          |
| X2       | X2_4_d0        | port    |          |
| X2       | X2_5_address0  | port    | offset   |
| X2       | X2_5_ce0       | port    |          |
| X2       | X2_5_we0       | port    |          |
| X2       | X2_5_d0        | port    |          |
| X2       | X2_6_address0  | port    | offset   |
| X2       | X2_6_ce0       | port    |          |
| X2       | X2_6_we0       | port    |          |
| X2       | X2_6_d0        | port    |          |
| X2       | X2_7_address0  | port    | offset   |
| X2       | X2_7_ce0       | port    |          |
| X2       | X2_7_we0       | port    |          |
| X2       | X2_7_d0        | port    |          |
| X2       | X2_8_address0  | port    | offset   |
| X2       | X2_8_ce0       | port    |          |
| X2       | X2_8_we0       | port    |          |
| X2       | X2_8_d0        | port    |          |
| X2       | X2_9_address0  | port    | offset   |
| X2       | X2_9_ce0       | port    |          |
| X2       | X2_9_we0       | port    |          |
| X2       | X2_9_d0        | port    |          |
| X2       | X2_10_address0 | port    | offset   |
| X2       | X2_10_ce0      | port    |          |
| X2       | X2_10_we0      | port    |          |
| X2       | X2_10_d0       | port    |          |
| X2       | X2_11_address0 | port    | offset   |
| X2       | X2_11_ce0      | port    |          |
| X2       | X2_11_we0      | port    |          |
| X2       | X2_11_d0       | port    |          |
| X2       | X2_12_address0 | port    | offset   |
| X2       | X2_12_ce0      | port    |          |
| X2       | X2_12_we0      | port    |          |
| X2       | X2_12_d0       | port    |          |
| X2       | X2_13_address0 | port    | offset   |
| X2       | X2_13_ce0      | port    |          |
| X2       | X2_13_we0      | port    |          |
| X2       | X2_13_d0       | port    |          |
| X2       | X2_14_address0 | port    | offset   |
| X2       | X2_14_ce0      | port    |          |
| X2       | X2_14_we0      | port    |          |
| X2       | X2_14_d0       | port    |          |
| X2       | X2_15_address0 | port    | offset   |
| X2       | X2_15_ce0      | port    |          |
| X2       | X2_15_we0      | port    |          |
| X2       | X2_15_d0       | port    |          |
| X2       | X2_16_address0 | port    | offset   |
| X2       | X2_16_ce0      | port    |          |
| X2       | X2_16_we0      | port    |          |
| X2       | X2_16_d0       | port    |          |
| X2       | X2_17_address0 | port    | offset   |
| X2       | X2_17_ce0      | port    |          |
| X2       | X2_17_we0      | port    |          |
| X2       | X2_17_d0       | port    |          |
| X2       | X2_18_address0 | port    | offset   |
| X2       | X2_18_ce0      | port    |          |
| X2       | X2_18_we0      | port    |          |
| X2       | X2_18_d0       | port    |          |
| X2       | X2_19_address0 | port    | offset   |
| X2       | X2_19_ce0      | port    |          |
| X2       | X2_19_we0      | port    |          |
| X2       | X2_19_d0       | port    |          |
| X2       | X2_20_address0 | port    | offset   |
| X2       | X2_20_ce0      | port    |          |
| X2       | X2_20_we0      | port    |          |
| X2       | X2_20_d0       | port    |          |
| X2       | X2_21_address0 | port    | offset   |
| X2       | X2_21_ce0      | port    |          |
| X2       | X2_21_we0      | port    |          |
| X2       | X2_21_d0       | port    |          |
| X2       | X2_22_address0 | port    | offset   |
| X2       | X2_22_ce0      | port    |          |
| X2       | X2_22_we0      | port    |          |
| X2       | X2_22_d0       | port    |          |
| X2       | X2_23_address0 | port    | offset   |
| X2       | X2_23_ce0      | port    |          |
| X2       | X2_23_we0      | port    |          |
| X2       | X2_23_d0       | port    |          |
| X2       | X2_24_address0 | port    | offset   |
| X2       | X2_24_ce0      | port    |          |
| X2       | X2_24_we0      | port    |          |
| X2       | X2_24_d0       | port    |          |
| X2       | X2_25_address0 | port    | offset   |
| X2       | X2_25_ce0      | port    |          |
| X2       | X2_25_we0      | port    |          |
| X2       | X2_25_d0       | port    |          |
| X2       | X2_26_address0 | port    | offset   |
| X2       | X2_26_ce0      | port    |          |
| X2       | X2_26_we0      | port    |          |
| X2       | X2_26_d0       | port    |          |
| X2       | X2_27_address0 | port    | offset   |
| X2       | X2_27_ce0      | port    |          |
| X2       | X2_27_we0      | port    |          |
| X2       | X2_27_d0       | port    |          |
| X2       | X2_28_address0 | port    | offset   |
| X2       | X2_28_ce0      | port    |          |
| X2       | X2_28_we0      | port    |          |
| X2       | X2_28_d0       | port    |          |
| X2       | X2_29_address0 | port    | offset   |
| X2       | X2_29_ce0      | port    |          |
| X2       | X2_29_we0      | port    |          |
| X2       | X2_29_d0       | port    |          |
| X2       | X2_30_address0 | port    | offset   |
| X2       | X2_30_ce0      | port    |          |
| X2       | X2_30_we0      | port    |          |
| X2       | X2_30_d0       | port    |          |
| X2       | X2_31_address0 | port    | offset   |
| X2       | X2_31_ce0      | port    |          |
| X2       | X2_31_we0      | port    |          |
| X2       | X2_31_d0       | port    |          |
| D        | D_0_address0   | port    | offset   |
| D        | D_0_ce0        | port    |          |
| D        | D_0_we0        | port    |          |
| D        | D_0_d0         | port    |          |
| D        | D_1_address0   | port    | offset   |
| D        | D_1_ce0        | port    |          |
| D        | D_1_we0        | port    |          |
| D        | D_1_d0         | port    |          |
| D        | D_2_address0   | port    | offset   |
| D        | D_2_ce0        | port    |          |
| D        | D_2_we0        | port    |          |
| D        | D_2_d0         | port    |          |
| D        | D_3_address0   | port    | offset   |
| D        | D_3_ce0        | port    |          |
| D        | D_3_we0        | port    |          |
| D        | D_3_d0         | port    |          |
| D        | D_4_address0   | port    | offset   |
| D        | D_4_ce0        | port    |          |
| D        | D_4_we0        | port    |          |
| D        | D_4_d0         | port    |          |
| D        | D_5_address0   | port    | offset   |
| D        | D_5_ce0        | port    |          |
| D        | D_5_we0        | port    |          |
| D        | D_5_d0         | port    |          |
| D        | D_6_address0   | port    | offset   |
| D        | D_6_ce0        | port    |          |
| D        | D_6_we0        | port    |          |
| D        | D_6_d0         | port    |          |
| D        | D_7_address0   | port    | offset   |
| D        | D_7_ce0        | port    |          |
| D        | D_7_we0        | port    |          |
| D        | D_7_d0         | port    |          |
| D        | D_8_address0   | port    | offset   |
| D        | D_8_ce0        | port    |          |
| D        | D_8_we0        | port    |          |
| D        | D_8_d0         | port    |          |
| D        | D_9_address0   | port    | offset   |
| D        | D_9_ce0        | port    |          |
| D        | D_9_we0        | port    |          |
| D        | D_9_d0         | port    |          |
| D        | D_10_address0  | port    | offset   |
| D        | D_10_ce0       | port    |          |
| D        | D_10_we0       | port    |          |
| D        | D_10_d0        | port    |          |
| D        | D_11_address0  | port    | offset   |
| D        | D_11_ce0       | port    |          |
| D        | D_11_we0       | port    |          |
| D        | D_11_d0        | port    |          |
| D        | D_12_address0  | port    | offset   |
| D        | D_12_ce0       | port    |          |
| D        | D_12_we0       | port    |          |
| D        | D_12_d0        | port    |          |
| D        | D_13_address0  | port    | offset   |
| D        | D_13_ce0       | port    |          |
| D        | D_13_we0       | port    |          |
| D        | D_13_d0        | port    |          |
| D        | D_14_address0  | port    | offset   |
| D        | D_14_ce0       | port    |          |
| D        | D_14_we0       | port    |          |
| D        | D_14_d0        | port    |          |
| D        | D_15_address0  | port    | offset   |
| D        | D_15_ce0       | port    |          |
| D        | D_15_we0       | port    |          |
| D        | D_15_d0        | port    |          |
| D        | D_16_address0  | port    | offset   |
| D        | D_16_ce0       | port    |          |
| D        | D_16_we0       | port    |          |
| D        | D_16_d0        | port    |          |
| D        | D_17_address0  | port    | offset   |
| D        | D_17_ce0       | port    |          |
| D        | D_17_we0       | port    |          |
| D        | D_17_d0        | port    |          |
| D        | D_18_address0  | port    | offset   |
| D        | D_18_ce0       | port    |          |
| D        | D_18_we0       | port    |          |
| D        | D_18_d0        | port    |          |
| D        | D_19_address0  | port    | offset   |
| D        | D_19_ce0       | port    |          |
| D        | D_19_we0       | port    |          |
| D        | D_19_d0        | port    |          |
| D        | D_20_address0  | port    | offset   |
| D        | D_20_ce0       | port    |          |
| D        | D_20_we0       | port    |          |
| D        | D_20_d0        | port    |          |
| D        | D_21_address0  | port    | offset   |
| D        | D_21_ce0       | port    |          |
| D        | D_21_we0       | port    |          |
| D        | D_21_d0        | port    |          |
| D        | D_22_address0  | port    | offset   |
| D        | D_22_ce0       | port    |          |
| D        | D_22_we0       | port    |          |
| D        | D_22_d0        | port    |          |
| D        | D_23_address0  | port    | offset   |
| D        | D_23_ce0       | port    |          |
| D        | D_23_we0       | port    |          |
| D        | D_23_d0        | port    |          |
| D        | D_24_address0  | port    | offset   |
| D        | D_24_ce0       | port    |          |
| D        | D_24_we0       | port    |          |
| D        | D_24_d0        | port    |          |
| D        | D_25_address0  | port    | offset   |
| D        | D_25_ce0       | port    |          |
| D        | D_25_we0       | port    |          |
| D        | D_25_d0        | port    |          |
| D        | D_26_address0  | port    | offset   |
| D        | D_26_ce0       | port    |          |
| D        | D_26_we0       | port    |          |
| D        | D_26_d0        | port    |          |
| D        | D_27_address0  | port    | offset   |
| D        | D_27_ce0       | port    |          |
| D        | D_27_we0       | port    |          |
| D        | D_27_d0        | port    |          |
| D        | D_28_address0  | port    | offset   |
| D        | D_28_ce0       | port    |          |
| D        | D_28_we0       | port    |          |
| D        | D_28_d0        | port    |          |
| D        | D_29_address0  | port    | offset   |
| D        | D_29_ce0       | port    |          |
| D        | D_29_we0       | port    |          |
| D        | D_29_d0        | port    |          |
| D        | D_30_address0  | port    | offset   |
| D        | D_30_ce0       | port    |          |
| D        | D_30_we0       | port    |          |
| D        | D_30_d0        | port    |          |
| D        | D_31_address0  | port    | offset   |
| D        | D_31_ce0       | port    |          |
| D        | D_31_we0       | port    |          |
| D        | D_31_d0        | port    |          |
+----------+----------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------+------+--------+-------------+-------+---------+---------+
| Name                                  | DSP  | Pragma | Variable    | Op    | Impl    | Latency |
+---------------------------------------+------+--------+-------------+-------+---------+---------+
| + kp_502_7                            | 1696 |        |             |       |         |         |
|   dmul_64ns_64ns_64_4_max_dsp_1_U129  | 11   |        | mul         | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U97   | 11   |        | mul3        | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U130  | 11   |        | mul6        | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U1   | 3    |        | x_assign    | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U193  | 11   |        | mul1        | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U385 | -    |        | temp_D      | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U33  | 3    |        | sub         | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U257  | -    |        | div1        | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U34  | 3    |        | add         | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U258  | -    |        | div2        | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U225  | -    |        | div         | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U131  | 11   |        | mul_1       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U98   | 11   |        | mul3_1      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U132  | 11   |        | mul6_1      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U2   | 3    |        | x_assign_1  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U194  | 11   |        | mul33_1     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U386 | -    |        | temp_D_1    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U35  | 3    |        | sub32_1     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U259  | -    |        | div34_1     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U36  | 3    |        | add_1       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U260  | -    |        | div39_1     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U226  | -    |        | div_1       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U133  | 11   |        | mul_2       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U99   | 11   |        | mul3_2      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U134  | 11   |        | mul6_2      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U3   | 3    |        | x_assign_2  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U195  | 11   |        | mul33_2     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U387 | -    |        | temp_D_2    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U37  | 3    |        | sub32_2     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U261  | -    |        | div34_2     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U38  | 3    |        | add_2       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U262  | -    |        | div39_2     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U227  | -    |        | div_2       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U135  | 11   |        | mul_3       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U100  | 11   |        | mul3_3      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U136  | 11   |        | mul6_3      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U4   | 3    |        | x_assign_3  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U196  | 11   |        | mul33_3     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U388 | -    |        | temp_D_3    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U39  | 3    |        | sub32_3     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U263  | -    |        | div34_3     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U40  | 3    |        | add_3       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U264  | -    |        | div39_3     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U228  | -    |        | div_3       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U137  | 11   |        | mul_4       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U101  | 11   |        | mul3_4      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U138  | 11   |        | mul6_4      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U5   | 3    |        | x_assign_4  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U197  | 11   |        | mul33_4     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U389 | -    |        | temp_D_4    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U41  | 3    |        | sub32_4     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U265  | -    |        | div34_4     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U42  | 3    |        | add_4       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U266  | -    |        | div39_4     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U229  | -    |        | div_4       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U139  | 11   |        | mul_5       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U102  | 11   |        | mul3_5      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U140  | 11   |        | mul6_5      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U6   | 3    |        | x_assign_5  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U198  | 11   |        | mul33_5     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U390 | -    |        | temp_D_5    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U43  | 3    |        | sub32_5     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U267  | -    |        | div34_5     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U44  | 3    |        | add_5       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U268  | -    |        | div39_5     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U230  | -    |        | div_5       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U141  | 11   |        | mul_6       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U103  | 11   |        | mul3_6      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U142  | 11   |        | mul6_6      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U7   | 3    |        | x_assign_6  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U199  | 11   |        | mul33_6     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U391 | -    |        | temp_D_6    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U45  | 3    |        | sub32_6     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U269  | -    |        | div34_6     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U46  | 3    |        | add_6       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U270  | -    |        | div39_6     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U231  | -    |        | div_6       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U143  | 11   |        | mul_7       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U104  | 11   |        | mul3_7      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U144  | 11   |        | mul6_7      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U8   | 3    |        | x_assign_7  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U200  | 11   |        | mul33_7     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U392 | -    |        | temp_D_7    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U47  | 3    |        | sub32_7     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U271  | -    |        | div34_7     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U48  | 3    |        | add_7       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U272  | -    |        | div39_7     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U232  | -    |        | div_7       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U145  | 11   |        | mul_8       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U105  | 11   |        | mul3_8      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U146  | 11   |        | mul6_8      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U9   | 3    |        | x_assign_8  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U201  | 11   |        | mul33_8     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U393 | -    |        | temp_D_8    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U49  | 3    |        | sub32_8     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U273  | -    |        | div34_8     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U50  | 3    |        | add_8       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U274  | -    |        | div39_8     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U233  | -    |        | div_8       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U147  | 11   |        | mul_9       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U106  | 11   |        | mul3_9      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U148  | 11   |        | mul6_9      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U10  | 3    |        | x_assign_9  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U202  | 11   |        | mul33_9     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U394 | -    |        | temp_D_9    | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U51  | 3    |        | sub32_9     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U275  | -    |        | div34_9     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U52  | 3    |        | add_9       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U276  | -    |        | div39_9     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U234  | -    |        | div_9       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U149  | 11   |        | mul_s       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U107  | 11   |        | mul3_s      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U150  | 11   |        | mul6_s      | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U11  | 3    |        | x_assign_s  | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U203  | 11   |        | mul33_s     | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U395 | -    |        | temp_D_10   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U53  | 3    |        | sub32_s     | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U277  | -    |        | div34_s     | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U54  | 3    |        | add_s       | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U278  | -    |        | div39_s     | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U235  | -    |        | div_s       | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U151  | 11   |        | mul_10      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U108  | 11   |        | mul3_10     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U152  | 11   |        | mul6_10     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U12  | 3    |        | x_assign_10 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U204  | 11   |        | mul33_10    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U396 | -    |        | temp_D_11   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U55  | 3    |        | sub32_10    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U279  | -    |        | div34_10    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U56  | 3    |        | add_10      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U280  | -    |        | div39_10    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U236  | -    |        | div_10      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U153  | 11   |        | mul_11      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U109  | 11   |        | mul3_11     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U154  | 11   |        | mul6_11     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U13  | 3    |        | x_assign_11 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U205  | 11   |        | mul33_11    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U397 | -    |        | temp_D_12   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U57  | 3    |        | sub32_11    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U281  | -    |        | div34_11    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U58  | 3    |        | add_11      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U282  | -    |        | div39_11    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U237  | -    |        | div_11      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U155  | 11   |        | mul_12      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U110  | 11   |        | mul3_12     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U156  | 11   |        | mul6_12     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U14  | 3    |        | x_assign_12 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U206  | 11   |        | mul33_12    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U398 | -    |        | temp_D_13   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U59  | 3    |        | sub32_12    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U283  | -    |        | div34_12    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U60  | 3    |        | add_12      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U284  | -    |        | div39_12    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U238  | -    |        | div_12      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U157  | 11   |        | mul_13      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U111  | 11   |        | mul3_13     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U158  | 11   |        | mul6_13     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U15  | 3    |        | x_assign_13 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U207  | 11   |        | mul33_13    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U399 | -    |        | temp_D_14   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U61  | 3    |        | sub32_13    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U285  | -    |        | div34_13    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U62  | 3    |        | add_13      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U286  | -    |        | div39_13    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U239  | -    |        | div_13      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U159  | 11   |        | mul_14      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U112  | 11   |        | mul3_14     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U160  | 11   |        | mul6_14     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U16  | 3    |        | x_assign_14 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U208  | 11   |        | mul33_14    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U400 | -    |        | temp_D_15   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U63  | 3    |        | sub32_14    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U287  | -    |        | div34_14    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U64  | 3    |        | add_14      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U288  | -    |        | div39_14    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U240  | -    |        | div_14      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U161  | 11   |        | mul_15      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U113  | 11   |        | mul3_15     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U162  | 11   |        | mul6_15     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U17  | 3    |        | x_assign_15 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U209  | 11   |        | mul33_15    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U401 | -    |        | temp_D_16   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U65  | 3    |        | sub32_15    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U289  | -    |        | div34_15    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U66  | 3    |        | add_15      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U290  | -    |        | div39_15    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U241  | -    |        | div_15      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U163  | 11   |        | mul_16      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U114  | 11   |        | mul3_16     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U164  | 11   |        | mul6_16     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U18  | 3    |        | x_assign_16 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U210  | 11   |        | mul33_16    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U402 | -    |        | temp_D_17   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U67  | 3    |        | sub32_16    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U291  | -    |        | div34_16    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U68  | 3    |        | add_16      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U292  | -    |        | div39_16    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U242  | -    |        | div_16      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U165  | 11   |        | mul_17      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U115  | 11   |        | mul3_17     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U166  | 11   |        | mul6_17     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U19  | 3    |        | x_assign_17 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U211  | 11   |        | mul33_17    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U403 | -    |        | temp_D_18   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U69  | 3    |        | sub32_17    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U293  | -    |        | div34_17    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U70  | 3    |        | add_17      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U294  | -    |        | div39_17    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U243  | -    |        | div_17      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U167  | 11   |        | mul_18      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U116  | 11   |        | mul3_18     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U168  | 11   |        | mul6_18     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U20  | 3    |        | x_assign_18 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U212  | 11   |        | mul33_18    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U404 | -    |        | temp_D_19   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U71  | 3    |        | sub32_18    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U295  | -    |        | div34_18    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U72  | 3    |        | add_18      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U296  | -    |        | div39_18    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U244  | -    |        | div_18      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U169  | 11   |        | mul_19      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U117  | 11   |        | mul3_19     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U170  | 11   |        | mul6_19     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U21  | 3    |        | x_assign_19 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U213  | 11   |        | mul33_19    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U405 | -    |        | temp_D_20   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U73  | 3    |        | sub32_19    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U297  | -    |        | div34_19    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U74  | 3    |        | add_19      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U298  | -    |        | div39_19    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U245  | -    |        | div_19      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U171  | 11   |        | mul_20      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U118  | 11   |        | mul3_20     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U172  | 11   |        | mul6_20     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U22  | 3    |        | x_assign_20 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U214  | 11   |        | mul33_20    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U406 | -    |        | temp_D_21   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U75  | 3    |        | sub32_20    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U299  | -    |        | div34_20    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U76  | 3    |        | add_20      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U300  | -    |        | div39_20    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U246  | -    |        | div_20      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U173  | 11   |        | mul_21      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U119  | 11   |        | mul3_21     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U174  | 11   |        | mul6_21     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U23  | 3    |        | x_assign_21 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U215  | 11   |        | mul33_21    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U407 | -    |        | temp_D_22   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U77  | 3    |        | sub32_21    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U301  | -    |        | div34_21    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U78  | 3    |        | add_21      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U302  | -    |        | div39_21    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U247  | -    |        | div_21      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U175  | 11   |        | mul_22      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U120  | 11   |        | mul3_22     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U176  | 11   |        | mul6_22     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U24  | 3    |        | x_assign_22 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U216  | 11   |        | mul33_22    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U408 | -    |        | temp_D_23   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U79  | 3    |        | sub32_22    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U303  | -    |        | div34_22    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U80  | 3    |        | add_22      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U304  | -    |        | div39_22    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U248  | -    |        | div_22      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U177  | 11   |        | mul_23      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U121  | 11   |        | mul3_23     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U178  | 11   |        | mul6_23     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U25  | 3    |        | x_assign_23 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U217  | 11   |        | mul33_23    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U409 | -    |        | temp_D_24   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U81  | 3    |        | sub32_23    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U305  | -    |        | div34_23    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U82  | 3    |        | add_23      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U306  | -    |        | div39_23    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U249  | -    |        | div_23      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U179  | 11   |        | mul_24      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U122  | 11   |        | mul3_24     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U180  | 11   |        | mul6_24     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U26  | 3    |        | x_assign_24 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U218  | 11   |        | mul33_24    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U410 | -    |        | temp_D_25   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U83  | 3    |        | sub32_24    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U307  | -    |        | div34_24    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U84  | 3    |        | add_24      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U308  | -    |        | div39_24    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U250  | -    |        | div_24      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U181  | 11   |        | mul_25      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U123  | 11   |        | mul3_25     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U182  | 11   |        | mul6_25     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U27  | 3    |        | x_assign_25 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U219  | 11   |        | mul33_25    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U411 | -    |        | temp_D_26   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U85  | 3    |        | sub32_25    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U309  | -    |        | div34_25    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U86  | 3    |        | add_25      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U310  | -    |        | div39_25    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U251  | -    |        | div_25      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U183  | 11   |        | mul_26      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U124  | 11   |        | mul3_26     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U184  | 11   |        | mul6_26     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U28  | 3    |        | x_assign_26 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U220  | 11   |        | mul33_26    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U412 | -    |        | temp_D_27   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U87  | 3    |        | sub32_26    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U311  | -    |        | div34_26    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U88  | 3    |        | add_26      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U312  | -    |        | div39_26    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U252  | -    |        | div_26      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U185  | 11   |        | mul_27      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U125  | 11   |        | mul3_27     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U186  | 11   |        | mul6_27     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U29  | 3    |        | x_assign_27 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U221  | 11   |        | mul33_27    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U413 | -    |        | temp_D_28   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U89  | 3    |        | sub32_27    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U313  | -    |        | div34_27    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U90  | 3    |        | add_27      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U314  | -    |        | div39_27    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U253  | -    |        | div_27      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U187  | 11   |        | mul_28      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U126  | 11   |        | mul3_28     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U188  | 11   |        | mul6_28     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U30  | 3    |        | x_assign_28 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U222  | 11   |        | mul33_28    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U414 | -    |        | temp_D_29   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U91  | 3    |        | sub32_28    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U315  | -    |        | div34_28    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U92  | 3    |        | add_28      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U316  | -    |        | div39_28    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U254  | -    |        | div_28      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U189  | 11   |        | mul_29      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U127  | 11   |        | mul3_29     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U190  | 11   |        | mul6_29     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U31  | 3    |        | x_assign_29 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U223  | 11   |        | mul33_29    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U415 | -    |        | temp_D_30   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U93  | 3    |        | sub32_29    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U317  | -    |        | div34_29    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U94  | 3    |        | add_29      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U318  | -    |        | div39_29    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U255  | -    |        | div_29      | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U191  | 11   |        | mul_30      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U128  | 11   |        | mul3_30     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U192  | 11   |        | mul6_30     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U32  | 3    |        | x_assign_30 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U224  | 11   |        | mul33_30    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U416 | -    |        | temp_D_31   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U95  | 3    |        | sub32_30    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U319  | -    |        | div34_30    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U96  | 3    |        | add_30      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U320  | -    |        | div39_30    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U256  | -    |        | div_30      | ddiv  | fabric  | 20      |
|   add_ln8_fu_4900_p2                  | -    |        | add_ln8     | add   | fabric  | 0       |
+---------------------------------------+------+--------+-------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------+---------------------------+
| Type            | Options                            | Location                  |
+-----------------+------------------------------------+---------------------------+
| array_partition | variable=A cyclic factor=32 dim=1  | DIRECTIVE in kp_502_7, A  |
| array_partition | variable=B cyclic factor=32 dim=1  | DIRECTIVE in kp_502_7, B  |
| array_partition | variable=C cyclic factor=32 dim=1  | DIRECTIVE in kp_502_7, C  |
| array_partition | variable=D cyclic factor=32 dim=1  | DIRECTIVE in kp_502_7, D  |
| array_partition | variable=X1 cyclic factor=32 dim=1 | DIRECTIVE in kp_502_7, X1 |
| array_partition | variable=X2 cyclic factor=32 dim=1 | DIRECTIVE in kp_502_7, X2 |
| pipeline        |                                    | DIRECTIVE in kp_502_7     |
| unroll          | factor=32                          | DIRECTIVE in kp_502_7     |
+-----------------+------------------------------------+---------------------------+


