INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/sub_52m52/sim/sub_52m52.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_52m52'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/mult_26t26/sim/mult_26t26.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_26t26'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/add_26p18/sim/add_26p18.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_26p18'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/mult_9t9/sim/mult_9t9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_9t9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/sub_8m8/sim/sub_8m8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_8m8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/accumulator_adder/sim/accumulator_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'accumulator_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
