// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/24/2018 22:10:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Typhoon (
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	LEDG,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	KEY,
	SW,
	BOARD_CLK);
inout 	reg [15:0] SRAM_DQ ;
output 	logic [19:0] SRAM_ADDR ;
output 	logic SRAM_UB_N ;
output 	logic SRAM_LB_N ;
output 	logic SRAM_CE_N ;
output 	logic SRAM_OE_N ;
output 	logic SRAM_WE_N ;
output 	logic [7:0] LEDG ;
output 	logic [17:0] LEDR ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
input 	logic [3:0] KEY ;
input 	logic [17:0] SW ;
input 	logic BOARD_CLK ;

// Design Ports Information
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// BOARD_CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Typhoon_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \BOARD_CLK~input_o ;
wire \myTest|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \BOARD_CLK~inputclkctrl_outclk ;
wire \SRAM|Add0~0_combout ;
wire \SRAM|Add0~1_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Mux38~8_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|Mux38~16_combout ;
wire \SRAM|Decoder2~0_combout ;
wire \SRAM|FIFOread~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Mux38~6_combout ;
wire \SRAM|Add2~0_combout ;
wire \SRAM|Decoder2~3_combout ;
wire \SRAM|FIFOread~3_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|Mux38~5_combout ;
wire \SRAM|Mux38~17_combout ;
wire \SRAM|Decoder2~1_combout ;
wire \SRAM|FIFOread~1_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Mux38~4_combout ;
wire \SRAM|Mux38~7_combout ;
wire \SRAM|FIFOread~5_combout ;
wire \SRAM|FIFOread~6_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Decoder2~6_combout ;
wire \SRAM|FIFOread~8_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|Mux38~1_combout ;
wire \SRAM|Decoder2~5_combout ;
wire \SRAM|FIFOread~7_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|Decoder2~4_combout ;
wire \SRAM|FIFOread~4_combout ;
wire \dummyCounter[0]~0_combout ;
wire \Selector21~0_combout ;
wire \debugState.bigwait~q ;
wire \nextState.fetch~0_combout ;
wire \debugState.fetch~feeder_combout ;
wire \debugState.fetch~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Mux38~0_combout ;
wire \SRAM|Mux38~2_combout ;
wire \SRAM|Mux38~3_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \SRAM|Mux37~10_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \SRAM|Mux37~9_combout ;
wire \SRAM|Mux37~11_combout ;
wire \SRAM|Mux43~0_combout ;
wire \SRAM|Mux40~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \SRAM|Mux37~4_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \SRAM|Mux37~3_combout ;
wire \SRAM|Mux37~5_combout ;
wire \SRAM|always1~0_combout ;
wire \SRAM|Mux38~10_combout ;
wire \SRAM|Mux38~9_combout ;
wire \SRAM|Mux38~11_combout ;
wire \SRAM|Mux38~12_combout ;
wire \SRAM|Mux38~13_combout ;
wire \SRAM|Mux38~14_combout ;
wire \SRAM|Mux42~0_combout ;
wire \SRAM|Mux38~15_combout ;
wire \SRAM|always1~1_combout ;
wire \SRAM|always1~2_combout ;
wire \SRAM|always1~3_combout ;
wire \SRAM|Decoder2~2_combout ;
wire \SRAM|FIFOread~2_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|Mux37~1_combout ;
wire \SRAM|Mux37~0_combout ;
wire \SRAM|Mux37~2_combout ;
wire \SRAM|Mux37~12_combout ;
wire \SRAM|nextRoundRobin[0]~10_combout ;
wire \SRAM|always1~4_combout ;
wire \SRAM|nextRoundRobin[0]~11_combout ;
wire \SRAM|nextRoundRobin[0]~12_combout ;
wire \SRAM|lastRoundRobin[0]~0_combout ;
wire \SRAM|controllerIdle~q ;
wire \SRAM|DataReady~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \~GND~combout ;
wire \Selector20~0_combout ;
wire \debugState.memFetchWait~q ;
wire \LEDG~4_combout ;
wire \WideOr19~combout ;
wire \WideOr19~clkctrl_outclk ;
wire \AddressToSRAM[1][8]~combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \SRAM|comb~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \Selector0~0_combout ;
wire \Selector19~0_combout ;
wire \Selector19~1_combout ;
wire \SRAM|Mux20~2_combout ;
wire \SRAM|Mux20~3_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|Mux20~0_combout ;
wire \SRAM|Mux20~1_combout ;
wire \SRAM|SRAM_WE_N~0_combout ;
wire \SRAM|lastOpRead~0_combout ;
wire \SRAM|lastOpRead~q ;
wire \SRAM|DataReady~1_combout ;
wire \nextState.check~0_combout ;
wire \debugState.check~feeder_combout ;
wire \debugState.check~q ;
wire \debugState.init~0_combout ;
wire \debugState.init~q ;
wire \debugState.store~0_combout ;
wire \debugState.store~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Mux37~7_combout ;
wire \SRAM|Mux37~6_combout ;
wire \SRAM|Mux37~8_combout ;
wire \SRAM|Mux39~0_combout ;
wire \SRAM|always1~5_combout ;
wire \SRAM|nextRoundRobin[1]~20_combout ;
wire \SRAM|nextRoundRobin[1]~21_combout ;
wire \SRAM|nextRoundRobin[1]~8_combout ;
wire \SRAM|nextRoundRobin[1]~19_combout ;
wire \SRAM|nextRoundRobin[1]~9_combout ;
wire \SRAM|nextRoundRobin[2]~16_combout ;
wire \SRAM|nextRoundRobin[2]~17_combout ;
wire \SRAM|nextRoundRobin[2]~13_combout ;
wire \SRAM|nextRoundRobin[2]~14_combout ;
wire \SRAM|nextRoundRobin[2]~22_combout ;
wire \SRAM|nextRoundRobin[2]~15_combout ;
wire \SRAM|nextRoundRobin[2]~18_combout ;
wire \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|Mux36~0_combout ;
wire \SRAM|Mux36~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \DataToSRAM[1][0]~combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \DataToSRAM[1][2]~combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SW[0]~input_o ;
wire \Selector13~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SW[1]~input_o ;
wire \Selector12~0_combout ;
wire \SW[2]~input_o ;
wire \Selector11~0_combout ;
wire \SW[3]~input_o ;
wire \Selector10~0_combout ;
wire \SW[4]~input_o ;
wire \DataToSRAM[0][4]~0_combout ;
wire \SW[5]~input_o ;
wire \Selector9~0_combout ;
wire \SW[6]~input_o ;
wire \Selector8~0_combout ;
wire \SW[7]~input_o ;
wire \Selector7~0_combout ;
wire \SW[8]~input_o ;
wire \Selector6~0_combout ;
wire \SW[9]~input_o ;
wire \Selector5~0_combout ;
wire \SW[10]~input_o ;
wire \Selector4~0_combout ;
wire \SW[11]~input_o ;
wire \Selector3~0_combout ;
wire \SW[12]~input_o ;
wire \DataToSRAM[0][12]~1_combout ;
wire \SW[13]~input_o ;
wire \Selector2~0_combout ;
wire \SW[14]~input_o ;
wire \Selector1~0_combout ;
wire \SW[15]~input_o ;
wire \Selector0~1_combout ;
wire \SRAM|Mux36~2_combout ;
wire \SRAM|Mux36~3_combout ;
wire \SRAM|Mux36~4_combout ;
wire \SRAM|DQ_buffer[0]~0_combout ;
wire \SRAM|SRAM_WE_N~1_combout ;
wire \SRAM|SRAM_WE_N~q ;
wire \SRAM|Mux35~2_combout ;
wire \SRAM|Mux35~3_combout ;
wire \SRAM|Mux35~0_combout ;
wire \SRAM|Mux35~1_combout ;
wire \SRAM|Mux35~4_combout ;
wire \SRAM|Mux34~0_combout ;
wire \SRAM|Mux34~1_combout ;
wire \SRAM|Mux34~2_combout ;
wire \SRAM|Mux34~3_combout ;
wire \SRAM|Mux34~4_combout ;
wire \SRAM|Mux33~2_combout ;
wire \SRAM|Mux33~3_combout ;
wire \SRAM|Mux33~0_combout ;
wire \SRAM|Mux33~1_combout ;
wire \SRAM|Mux33~4_combout ;
wire \SRAM|Mux32~2_combout ;
wire \SRAM|Mux32~3_combout ;
wire \SRAM|Mux32~0_combout ;
wire \SRAM|Mux32~1_combout ;
wire \SRAM|Mux32~4_combout ;
wire \SRAM|Mux31~2_combout ;
wire \SRAM|Mux31~3_combout ;
wire \SRAM|Mux31~0_combout ;
wire \SRAM|Mux31~1_combout ;
wire \SRAM|Mux31~4_combout ;
wire \SRAM|Mux30~2_combout ;
wire \SRAM|Mux30~3_combout ;
wire \SRAM|Mux30~0_combout ;
wire \SRAM|Mux30~1_combout ;
wire \SRAM|Mux30~4_combout ;
wire \SRAM|Mux29~0_combout ;
wire \SRAM|Mux29~1_combout ;
wire \SRAM|Mux29~2_combout ;
wire \SRAM|Mux29~3_combout ;
wire \SRAM|Mux29~4_combout ;
wire \SRAM|Mux28~2_combout ;
wire \SRAM|Mux28~3_combout ;
wire \SRAM|Mux28~0_combout ;
wire \SRAM|Mux28~1_combout ;
wire \SRAM|Mux28~4_combout ;
wire \SRAM|Mux27~0_combout ;
wire \SRAM|Mux27~1_combout ;
wire \SRAM|Mux27~2_combout ;
wire \SRAM|Mux27~3_combout ;
wire \SRAM|Mux27~4_combout ;
wire \SRAM|Mux26~2_combout ;
wire \SRAM|Mux26~3_combout ;
wire \SRAM|Mux26~0_combout ;
wire \SRAM|Mux26~1_combout ;
wire \SRAM|Mux26~4_combout ;
wire \SRAM|Mux25~0_combout ;
wire \SRAM|Mux25~1_combout ;
wire \SRAM|Mux25~2_combout ;
wire \SRAM|Mux25~3_combout ;
wire \SRAM|Mux25~4_combout ;
wire \SRAM|Mux24~0_combout ;
wire \SRAM|Mux24~1_combout ;
wire \SRAM|Mux24~2_combout ;
wire \SRAM|Mux24~3_combout ;
wire \SRAM|Mux24~4_combout ;
wire \SRAM|Mux23~2_combout ;
wire \SRAM|Mux23~3_combout ;
wire \SRAM|Mux23~0_combout ;
wire \SRAM|Mux23~1_combout ;
wire \SRAM|Mux23~4_combout ;
wire \SRAM|Mux22~2_combout ;
wire \SRAM|Mux22~3_combout ;
wire \SRAM|Mux22~0_combout ;
wire \SRAM|Mux22~1_combout ;
wire \SRAM|Mux22~4_combout ;
wire \SRAM|Mux21~0_combout ;
wire \SRAM|Mux21~1_combout ;
wire \SRAM|Mux21~2_combout ;
wire \SRAM|Mux21~3_combout ;
wire \SRAM|Mux21~4_combout ;
wire \SRAM|Mux19~0_combout ;
wire \SRAM|Mux19~1_combout ;
wire \SRAM|Mux19~2_combout ;
wire \SRAM|Mux19~3_combout ;
wire \SRAM|Mux19~4_combout ;
wire \SRAM|Mux18~0_combout ;
wire \SRAM|Mux18~1_combout ;
wire \SRAM|Mux18~2_combout ;
wire \SRAM|Mux18~3_combout ;
wire \SRAM|Mux18~4_combout ;
wire \SRAM|Mux17~0_combout ;
wire \SRAM|Mux17~1_combout ;
wire \SRAM|Mux17~2_combout ;
wire \SRAM|Mux17~3_combout ;
wire \SRAM|Mux17~4_combout ;
wire \SRAM|Mux16~0_combout ;
wire \SRAM|Mux16~1_combout ;
wire \SRAM|Mux16~2_combout ;
wire \SRAM|Mux16~3_combout ;
wire \SRAM|Mux16~4_combout ;
wire \SRAM|Mux15~2_combout ;
wire \SRAM|Mux15~3_combout ;
wire \SRAM|Mux15~0_combout ;
wire \SRAM|Mux15~1_combout ;
wire \SRAM|Mux15~4_combout ;
wire \SRAM|Mux14~2_combout ;
wire \SRAM|Mux14~3_combout ;
wire \SRAM|Mux14~0_combout ;
wire \SRAM|Mux14~1_combout ;
wire \SRAM|Mux14~4_combout ;
wire \SRAM|Mux13~2_combout ;
wire \SRAM|Mux13~3_combout ;
wire \SRAM|Mux13~0_combout ;
wire \SRAM|Mux13~1_combout ;
wire \SRAM|Mux13~4_combout ;
wire \SRAM|Mux12~2_combout ;
wire \SRAM|Mux12~3_combout ;
wire \SRAM|Mux12~0_combout ;
wire \SRAM|Mux12~1_combout ;
wire \SRAM|Mux12~4_combout ;
wire \SRAM|Mux11~0_combout ;
wire \SRAM|Mux11~1_combout ;
wire \SRAM|Mux11~2_combout ;
wire \SRAM|Mux11~3_combout ;
wire \SRAM|Mux11~4_combout ;
wire \SRAM|Mux10~0_combout ;
wire \SRAM|Mux10~1_combout ;
wire \SRAM|Mux10~2_combout ;
wire \SRAM|Mux10~3_combout ;
wire \SRAM|Mux10~4_combout ;
wire \SRAM|Mux9~0_combout ;
wire \SRAM|Mux9~1_combout ;
wire \SRAM|Mux9~2_combout ;
wire \SRAM|Mux9~3_combout ;
wire \SRAM|Mux9~4_combout ;
wire \SRAM|Mux8~0_combout ;
wire \SRAM|Mux8~1_combout ;
wire \SRAM|Mux8~2_combout ;
wire \SRAM|Mux8~3_combout ;
wire \SRAM|Mux8~4_combout ;
wire \SRAM|Mux7~0_combout ;
wire \SRAM|Mux7~1_combout ;
wire \SRAM|Mux7~2_combout ;
wire \SRAM|Mux7~3_combout ;
wire \SRAM|Mux7~4_combout ;
wire \SRAM|Mux6~2_combout ;
wire \SRAM|Mux6~3_combout ;
wire \SRAM|Mux6~0_combout ;
wire \SRAM|Mux6~1_combout ;
wire \SRAM|Mux6~4_combout ;
wire \SRAM|Mux5~2_combout ;
wire \SRAM|Mux5~3_combout ;
wire \SRAM|Mux5~0_combout ;
wire \SRAM|Mux5~1_combout ;
wire \SRAM|Mux5~4_combout ;
wire \SRAM|Mux4~0_combout ;
wire \SRAM|Mux4~1_combout ;
wire \SRAM|Mux4~2_combout ;
wire \SRAM|Mux4~3_combout ;
wire \SRAM|Mux4~4_combout ;
wire \SRAM|Mux3~2_combout ;
wire \SRAM|Mux3~3_combout ;
wire \SRAM|Mux3~0_combout ;
wire \SRAM|Mux3~1_combout ;
wire \SRAM|Mux3~4_combout ;
wire \SRAM|Mux2~0_combout ;
wire \SRAM|Mux2~1_combout ;
wire \SRAM|Mux2~2_combout ;
wire \SRAM|Mux2~3_combout ;
wire \SRAM|Mux2~4_combout ;
wire \SRAM|Mux1~0_combout ;
wire \SRAM|Mux1~1_combout ;
wire \SRAM|Mux1~2_combout ;
wire \SRAM|Mux1~3_combout ;
wire \SRAM|Mux1~4_combout ;
wire \SRAM|Mux0~0_combout ;
wire \SRAM|Mux0~1_combout ;
wire \SRAM|Mux0~2_combout ;
wire \SRAM|Mux0~3_combout ;
wire \SRAM|Mux0~4_combout ;
wire \WideOr0~combout ;
wire \LEDG~5_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM|DataFromSRAM[0][0]~feeder_combout ;
wire \SRAM|DataReady~2_combout ;
wire \SRAM|DataFromSRAM[0][0]~q ;
wire \LEDR[0]~reg0feeder_combout ;
wire \LEDR[0]~reg0_q ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM|DataFromSRAM[0][1]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][1]~q ;
wire \LEDR[1]~reg0feeder_combout ;
wire \LEDR[1]~reg0_q ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM|DataFromSRAM[0][2]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][2]~q ;
wire \LEDR[2]~reg0feeder_combout ;
wire \LEDR[2]~reg0_q ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM|DataFromSRAM[0][3]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][3]~q ;
wire \LEDR[3]~reg0feeder_combout ;
wire \LEDR[3]~reg0_q ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM|DataFromSRAM[0][4]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][4]~q ;
wire \LEDR[4]~reg0feeder_combout ;
wire \LEDR[4]~reg0_q ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM|DataFromSRAM[0][5]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][5]~q ;
wire \LEDR[5]~reg0feeder_combout ;
wire \LEDR[5]~reg0_q ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM|DataFromSRAM[0][6]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][6]~q ;
wire \LEDR[6]~reg0feeder_combout ;
wire \LEDR[6]~reg0_q ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM|DataFromSRAM[0][7]~q ;
wire \LEDR[7]~reg0feeder_combout ;
wire \LEDR[7]~reg0_q ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM|DataFromSRAM[0][8]~q ;
wire \LEDR[8]~reg0feeder_combout ;
wire \LEDR[8]~reg0_q ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM|DataFromSRAM[0][9]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][9]~q ;
wire \LEDR[9]~reg0feeder_combout ;
wire \LEDR[9]~reg0_q ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM|DataFromSRAM[0][10]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][10]~q ;
wire \LEDR[10]~reg0feeder_combout ;
wire \LEDR[10]~reg0_q ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM|DataFromSRAM[0][11]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][11]~q ;
wire \LEDR[11]~reg0feeder_combout ;
wire \LEDR[11]~reg0_q ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM|DataFromSRAM[0][12]~q ;
wire \LEDR[12]~reg0feeder_combout ;
wire \LEDR[12]~reg0_q ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM|DataFromSRAM[0][13]~q ;
wire \LEDR[13]~reg0feeder_combout ;
wire \LEDR[13]~reg0_q ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM|DataFromSRAM[0][14]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][14]~q ;
wire \LEDR[14]~reg0feeder_combout ;
wire \LEDR[14]~reg0_q ;
wire \SRAM_DQ[15]~input_o ;
wire \SRAM|DataFromSRAM[0][15]~feeder_combout ;
wire \SRAM|DataFromSRAM[0][15]~q ;
wire \LEDR[15]~reg0feeder_combout ;
wire \LEDR[15]~reg0_q ;
wire [1:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a ;
wire [4:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g ;
wire [31:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [4:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g ;
wire [31:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [4:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [31:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [4:0] \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [31:0] \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [7:0] \SRAM|DataReady ;
wire [31:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [4:0] \myTest|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] dummyCounter;
wire [31:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [4:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a ;
wire [31:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [15:0] \SRAM|DQ_buffer ;
wire [31:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [19:0] \SRAM|SRAM_ADDR ;
wire [1:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [7:0] \SRAM|roundRobin ;
wire [7:0] \SRAM|FIFOread ;
wire [4:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [3:0] \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a ;
wire [1:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [1:0] \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [4:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g ;
wire [7:0] \SRAM|lastRoundRobin ;
wire [3:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a ;
wire [3:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [4:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a ;
wire [3:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a ;
wire [3:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [1:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a ;

wire [35:0] \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \myTest|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ;

assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [20];

assign \myTest|altpll_component|auto_generated|wire_pll1_clk [0] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [1] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [2] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [3] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [4] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\SRAM|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\SRAM|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\SRAM|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\SRAM|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\SRAM|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\SRAM|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\SRAM|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\SRAM|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\SRAM|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\SRAM|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\SRAM|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\SRAM|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\SRAM|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\SRAM|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\SRAM|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\SRAM|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\SRAM|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(\SRAM|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM|SRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\LEDG~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(!\LEDG~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\LEDR[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\LEDR[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\LEDR[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\LEDR[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\LEDR[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\LEDR[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\LEDR[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\LEDR[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\LEDR[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\LEDR[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\LEDR[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\LEDR[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\LEDR[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\LEDR[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\LEDR[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\LEDR[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM|DQ_buffer [0]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM|DQ_buffer [1]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM|DQ_buffer [2]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM|DQ_buffer [3]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM|DQ_buffer [4]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM|DQ_buffer [5]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM|DQ_buffer [6]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM|DQ_buffer [7]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM|DQ_buffer [8]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM|DQ_buffer [9]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM|DQ_buffer [10]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM|DQ_buffer [11]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM|DQ_buffer [12]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM|DQ_buffer [13]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM|DQ_buffer [14]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM|DQ_buffer [15]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \BOARD_CLK~input (
	.i(BOARD_CLK),
	.ibar(gnd),
	.o(\BOARD_CLK~input_o ));
// synopsys translate_off
defparam \BOARD_CLK~input .bus_hold = "false";
defparam \BOARD_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \myTest|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\BOARD_CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myTest|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myTest|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \myTest|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \myTest|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \myTest|altpll_component|auto_generated|pll1 .m = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .n = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .operation_mode = "source synchronous";
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myTest|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \myTest|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myTest|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \BOARD_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \BOARD_CLK~inputclkctrl .clock_type = "global clock";
defparam \BOARD_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneive_lcell_comb \SRAM|Add0~0 (
// Equation(s):
// \SRAM|Add0~0_combout  = \SRAM|roundRobin [2] $ (((\SRAM|roundRobin [1] & !\SRAM|roundRobin [0])))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add0~0 .lut_mask = 16'hA6A6;
defparam \SRAM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneive_lcell_comb \SRAM|Add0~1 (
// Equation(s):
// \SRAM|Add0~1_combout  = \SRAM|roundRobin [0] $ (!\SRAM|roundRobin [1])

	.dataa(\SRAM|roundRobin [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add0~1 .lut_mask = 16'hAA55;
defparam \SRAM|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N13
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0088;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N7
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hF078;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N9
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hF00F;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N17
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N15
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )) # 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h007F;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N21
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneive_lcell_comb \SRAM|Mux38~8 (
// Equation(s):
// \SRAM|Mux38~8_combout  = (!\SRAM|roundRobin [1] & \SRAM|roundRobin [0])

	.dataa(\SRAM|roundRobin [1]),
	.datab(gnd),
	.datac(\SRAM|roundRobin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~8 .lut_mask = 16'h5050;
defparam \SRAM|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N15
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFACC;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N9
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneive_lcell_comb \SRAM|Mux38~16 (
// Equation(s):
// \SRAM|Mux38~16_combout  = (\SRAM|roundRobin [1] & \SRAM|roundRobin [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~16 .lut_mask = 16'hF000;
defparam \SRAM|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneive_lcell_comb \SRAM|Decoder2~0 (
// Equation(s):
// \SRAM|Decoder2~0_combout  = (\SRAM|nextRoundRobin[2]~18_combout  & (\SRAM|nextRoundRobin[0]~12_combout  & (\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~0 .lut_mask = 16'h8000;
defparam \SRAM|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cycloneive_lcell_comb \SRAM|FIFOread~0 (
// Equation(s):
// \SRAM|FIFOread~0_combout  = (\SRAM|Decoder2~0_combout ) # ((\SRAM|FIFOread [6] & ((!\SRAM|Mux38~16_combout ) # (!\SRAM|roundRobin [2]))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux38~16_combout ),
	.datac(\SRAM|FIFOread [6]),
	.datad(\SRAM|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~0 .lut_mask = 16'hFF70;
defparam \SRAM|FIFOread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N13
dffeas \SRAM|FIFOread[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[6] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [6] & ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|FIFOread [6]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hFC00;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h00A0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h7878;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hD2F0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N13
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N3
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hF00F;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0303;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )) # 
// (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h007F;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneive_lcell_comb \SRAM|Mux38~6 (
// Equation(s):
// \SRAM|Mux38~6_combout  = ((\SRAM|roundRobin [1] & ((!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))) # (!\SRAM|roundRobin [1] & 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))) # (!\SRAM|roundRobin [0])

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~6 .lut_mask = 16'h3F77;
defparam \SRAM|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneive_lcell_comb \SRAM|Add2~0 (
// Equation(s):
// \SRAM|Add2~0_combout  = (\SRAM|roundRobin [1] & !\SRAM|roundRobin [0])

	.dataa(\SRAM|roundRobin [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add2~0 .lut_mask = 16'h00AA;
defparam \SRAM|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneive_lcell_comb \SRAM|Decoder2~3 (
// Equation(s):
// \SRAM|Decoder2~3_combout  = (\SRAM|nextRoundRobin[2]~18_combout  & (!\SRAM|nextRoundRobin[0]~12_combout  & (\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~3 .lut_mask = 16'h2000;
defparam \SRAM|Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneive_lcell_comb \SRAM|FIFOread~3 (
// Equation(s):
// \SRAM|FIFOread~3_combout  = (\SRAM|Decoder2~3_combout ) # ((\SRAM|FIFOread [7] & ((!\SRAM|Add2~0_combout ) # (!\SRAM|roundRobin [2]))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Add2~0_combout ),
	.datac(\SRAM|FIFOread [7]),
	.datad(\SRAM|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~3 .lut_mask = 16'hFF70;
defparam \SRAM|FIFOread~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \SRAM|FIFOread[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[7] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N27
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0C00;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hB4F0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N7
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hCC33;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h3C3C;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )) # 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h1555;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [7] & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|FIFOread [7]),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0C0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N29
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N19
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFDA8;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder_combout  = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N17
dffeas \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cycloneive_lcell_comb \SRAM|Mux38~5 (
// Equation(s):
// \SRAM|Mux38~5_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))) # (!\SRAM|roundRobin [0] & 
// (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~5 .lut_mask = 16'h0F11;
defparam \SRAM|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneive_lcell_comb \SRAM|Mux38~17 (
// Equation(s):
// \SRAM|Mux38~17_combout  = (!\SRAM|roundRobin [1] & !\SRAM|roundRobin [0])

	.dataa(\SRAM|roundRobin [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~17 .lut_mask = 16'h0055;
defparam \SRAM|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneive_lcell_comb \SRAM|Decoder2~1 (
// Equation(s):
// \SRAM|Decoder2~1_combout  = (\SRAM|nextRoundRobin[2]~18_combout  & (!\SRAM|nextRoundRobin[0]~12_combout  & (!\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~1 .lut_mask = 16'h0200;
defparam \SRAM|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneive_lcell_comb \SRAM|FIFOread~1 (
// Equation(s):
// \SRAM|FIFOread~1_combout  = (\SRAM|Decoder2~1_combout ) # ((\SRAM|FIFOread [5] & ((!\SRAM|Mux38~17_combout ) # (!\SRAM|roundRobin [2]))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux38~17_combout ),
	.datac(\SRAM|FIFOread [5]),
	.datad(\SRAM|Decoder2~1_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~1 .lut_mask = 16'hFF70;
defparam \SRAM|FIFOread~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N27
dffeas \SRAM|FIFOread[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[5] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// !\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hD2F0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N25
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N1
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hAA55;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N17
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h00C0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h7878;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N31
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N3
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N19
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]) # 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFCFC;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEFE0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [5] & ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|FIFOread [5]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0303;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N15
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N27
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0])))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ) # (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )) # 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h070F;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N13
dffeas \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneive_lcell_comb \SRAM|Mux38~4 (
// Equation(s):
// \SRAM|Mux38~4_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))) # (!\SRAM|roundRobin [0] & 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~4 .lut_mask = 16'h01F1;
defparam \SRAM|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cycloneive_lcell_comb \SRAM|Mux38~7 (
// Equation(s):
// \SRAM|Mux38~7_combout  = (\SRAM|Mux38~6_combout  & ((\SRAM|roundRobin [1] & (\SRAM|Mux38~5_combout )) # (!\SRAM|roundRobin [1] & ((\SRAM|Mux38~4_combout )))))

	.dataa(\SRAM|Mux38~6_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux38~5_combout ),
	.datad(\SRAM|Mux38~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~7 .lut_mask = 16'hA280;
defparam \SRAM|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneive_lcell_comb \SRAM|FIFOread~5 (
// Equation(s):
// \SRAM|FIFOread~5_combout  = (!\SRAM|nextRoundRobin[2]~18_combout  & (\SRAM|nextRoundRobin[0]~12_combout  & (\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~5 .lut_mask = 16'h4000;
defparam \SRAM|FIFOread~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneive_lcell_comb \SRAM|FIFOread~6 (
// Equation(s):
// \SRAM|FIFOread~6_combout  = (\SRAM|FIFOread~5_combout ) # ((\SRAM|FIFOread [2] & ((\SRAM|roundRobin [2]) # (!\SRAM|Mux38~16_combout ))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux38~16_combout ),
	.datac(\SRAM|FIFOread [2]),
	.datad(\SRAM|FIFOread~5_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~6 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N31
dffeas \SRAM|FIFOread[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[2] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0088;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h7878;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hD2F0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hF00F;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0303;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )) # 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h070F;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [2] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|FIFOread [2]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N29
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N3
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFDA8;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N1
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h00C0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hF00F;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N11
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )) # 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h007F;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneive_lcell_comb \SRAM|Decoder2~6 (
// Equation(s):
// \SRAM|Decoder2~6_combout  = (!\SRAM|nextRoundRobin[2]~18_combout  & (!\SRAM|nextRoundRobin[0]~12_combout  & (\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~6 .lut_mask = 16'h1000;
defparam \SRAM|Decoder2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneive_lcell_comb \SRAM|FIFOread~8 (
// Equation(s):
// \SRAM|FIFOread~8_combout  = (\SRAM|Decoder2~6_combout ) # ((\SRAM|FIFOread [3] & ((\SRAM|roundRobin [2]) # (!\SRAM|Add2~0_combout ))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Add2~0_combout ),
	.datac(\SRAM|FIFOread [3]),
	.datad(\SRAM|Decoder2~6_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~8 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N15
dffeas \SRAM|FIFOread[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[3] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [3] & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|FIFOread [3]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0C0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N17
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h3CF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N31
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hD2F0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N13
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFACC;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N7
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N26
cycloneive_lcell_comb \SRAM|Mux38~1 (
// Equation(s):
// \SRAM|Mux38~1_combout  = (\SRAM|roundRobin [0] & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q 
// ))) # (!\SRAM|roundRobin [0] & (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~1 .lut_mask = 16'h0257;
defparam \SRAM|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneive_lcell_comb \SRAM|Decoder2~5 (
// Equation(s):
// \SRAM|Decoder2~5_combout  = (!\SRAM|nextRoundRobin[2]~18_combout  & (\SRAM|nextRoundRobin[0]~12_combout  & (!\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~5 .lut_mask = 16'h0400;
defparam \SRAM|Decoder2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneive_lcell_comb \SRAM|FIFOread~7 (
// Equation(s):
// \SRAM|FIFOread~7_combout  = (\SRAM|Decoder2~5_combout ) # ((\SRAM|FIFOread [0] & ((\SRAM|roundRobin [2]) # (!\SRAM|Mux38~8_combout ))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux38~8_combout ),
	.datac(\SRAM|FIFOread [0]),
	.datad(\SRAM|Decoder2~5_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~7 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \SRAM|FIFOread[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[0] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [0] & ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N9
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hCC33;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N13
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0080;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hA5F0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N29
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0020;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .lut_mask = 16'h3CF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N7
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N27
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N11
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]))) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]) # (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h7DBE;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]))) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]) # (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h7DBE;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout )) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hCFC0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneive_lcell_comb \SRAM|Decoder2~4 (
// Equation(s):
// \SRAM|Decoder2~4_combout  = (!\SRAM|nextRoundRobin[2]~18_combout  & (!\SRAM|nextRoundRobin[0]~12_combout  & (!\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~4 .lut_mask = 16'h0100;
defparam \SRAM|Decoder2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneive_lcell_comb \SRAM|FIFOread~4 (
// Equation(s):
// \SRAM|FIFOread~4_combout  = (\SRAM|Decoder2~4_combout ) # ((\SRAM|FIFOread [1] & ((\SRAM|roundRobin [2]) # (!\SRAM|Mux38~17_combout ))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux38~17_combout ),
	.datac(\SRAM|FIFOread [1]),
	.datad(\SRAM|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~4 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N9
dffeas \SRAM|FIFOread[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[1] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \dummyCounter[0]~0 (
// Equation(s):
// \dummyCounter[0]~0_combout  = !dummyCounter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(dummyCounter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummyCounter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummyCounter[0]~0 .lut_mask = 16'h0F0F;
defparam \dummyCounter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \dummyCounter[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\dummyCounter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dummyCounter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummyCounter[0] .is_wysiwyg = "true";
defparam \dummyCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N22
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\debugState.store~q ) # ((dummyCounter[0] & \debugState.bigwait~q ))

	.dataa(gnd),
	.datab(dummyCounter[0]),
	.datac(\debugState.bigwait~q ),
	.datad(\debugState.store~q ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hFFC0;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N19
dffeas \debugState.bigwait (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugState.bigwait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugState.bigwait .is_wysiwyg = "true";
defparam \debugState.bigwait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \nextState.fetch~0 (
// Equation(s):
// \nextState.fetch~0_combout  = (!dummyCounter[0] & \debugState.bigwait~q )

	.dataa(gnd),
	.datab(dummyCounter[0]),
	.datac(gnd),
	.datad(\debugState.bigwait~q ),
	.cin(gnd),
	.combout(\nextState.fetch~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.fetch~0 .lut_mask = 16'h3300;
defparam \nextState.fetch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneive_lcell_comb \debugState.fetch~feeder (
// Equation(s):
// \debugState.fetch~feeder_combout  = \nextState.fetch~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\nextState.fetch~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\debugState.fetch~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \debugState.fetch~feeder .lut_mask = 16'hF0F0;
defparam \debugState.fetch~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \debugState.fetch (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\debugState.fetch~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugState.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugState.fetch .is_wysiwyg = "true";
defparam \debugState.fetch .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N17
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N23
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N19
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1])))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h665A;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N27
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N3
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0080;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N23
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N25
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2])))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h47B8;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N23
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N3
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q )) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0])))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h55CC;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h1001;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N13
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hA5F0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N27
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N9
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N15
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N29
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3])))) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h1428;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4])))) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h0660;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ))) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hF0AA;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N19
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\debugState.fetch~q  & ((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )))

	.dataa(gnd),
	.datab(\debugState.fetch~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h0CCC;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N7
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1] $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0])

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'hAA55;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N13
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N15
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0008;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N31
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N21
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N29
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N17
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] $ (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3])) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]))) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h6FF6;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3])) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]))) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]) # (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h7BDE;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hFC0C;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N19
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [1] & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|FIFOread [1]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N5
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N11
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N7
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hAA55;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N21
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0])))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h55F0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1])))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h27D8;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h663C;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ) # (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0])))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'hFFDE;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N1
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N4
cycloneive_lcell_comb \SRAM|Mux38~0 (
// Equation(s):
// \SRAM|Mux38~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )) # (!\SRAM|roundRobin [0] & 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~0 .lut_mask = 16'h5503;
defparam \SRAM|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N20
cycloneive_lcell_comb \SRAM|Mux38~2 (
// Equation(s):
// \SRAM|Mux38~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # ((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))) # (!\SRAM|roundRobin [0] & 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )) # (!\SRAM|roundRobin [1])))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~2 .lut_mask = 16'h9DBF;
defparam \SRAM|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N14
cycloneive_lcell_comb \SRAM|Mux38~3 (
// Equation(s):
// \SRAM|Mux38~3_combout  = (\SRAM|Mux38~2_combout  & ((\SRAM|roundRobin [1] & (\SRAM|Mux38~1_combout )) # (!\SRAM|roundRobin [1] & ((\SRAM|Mux38~0_combout )))))

	.dataa(\SRAM|Mux38~1_combout ),
	.datab(\SRAM|Mux38~0_combout ),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux38~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~3 .lut_mask = 16'hAC00;
defparam \SRAM|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout  = (!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneive_lcell_comb \SRAM|Mux37~10 (
// Equation(s):
// \SRAM|Mux37~10_combout  = (\SRAM|Add0~1_combout  & (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & 
// ((!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))) # (!\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\SRAM|Add0~1_combout ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~10 .lut_mask = 16'h5072;
defparam \SRAM|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout  = (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h0033;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cycloneive_lcell_comb \SRAM|Mux37~9 (
// Equation(s):
// \SRAM|Mux37~9_combout  = (\SRAM|Add0~1_combout  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q 
// ))) # (!\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|Add0~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~9 .lut_mask = 16'h1F10;
defparam \SRAM|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneive_lcell_comb \SRAM|Mux37~11 (
// Equation(s):
// \SRAM|Mux37~11_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux37~9_combout ))) # (!\SRAM|roundRobin [0] & (\SRAM|Mux37~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|Mux37~10_combout ),
	.datad(\SRAM|Mux37~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~11 .lut_mask = 16'hFC30;
defparam \SRAM|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneive_lcell_comb \SRAM|Mux43~0 (
// Equation(s):
// \SRAM|Mux43~0_combout  = (\SRAM|Mux37~8_combout  & ((\SRAM|Mux37~11_combout ) # (\SRAM|Mux38~8_combout  $ (!\SRAM|roundRobin [2])))) # (!\SRAM|Mux37~8_combout  & (\SRAM|Mux37~11_combout  & (\SRAM|Mux38~8_combout  $ (\SRAM|roundRobin [2]))))

	.dataa(\SRAM|Mux37~8_combout ),
	.datab(\SRAM|Mux38~8_combout ),
	.datac(\SRAM|Mux37~11_combout ),
	.datad(\SRAM|roundRobin [2]),
	.cin(gnd),
	.combout(\SRAM|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux43~0 .lut_mask = 16'hB8E2;
defparam \SRAM|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneive_lcell_comb \SRAM|Mux40~0 (
// Equation(s):
// \SRAM|Mux40~0_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux38~3_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux38~7_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux38~3_combout ),
	.datad(\SRAM|Mux38~7_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux40~0 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneive_lcell_comb \SRAM|Mux37~4 (
// Equation(s):
// \SRAM|Mux37~4_combout  = (\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout )))) # (!\SRAM|Add0~1_combout  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|Add0~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~4 .lut_mask = 16'hF101;
defparam \SRAM|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneive_lcell_comb \SRAM|Mux37~3 (
// Equation(s):
// \SRAM|Mux37~3_combout  = (\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout )))) # (!\SRAM|Add0~1_combout  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|Add0~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~3 .lut_mask = 16'hF101;
defparam \SRAM|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneive_lcell_comb \SRAM|Mux37~5 (
// Equation(s):
// \SRAM|Mux37~5_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux37~3_combout ))) # (!\SRAM|roundRobin [0] & (\SRAM|Mux37~4_combout ))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|Mux37~4_combout ),
	.datad(\SRAM|Mux37~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~5 .lut_mask = 16'hFC30;
defparam \SRAM|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneive_lcell_comb \SRAM|always1~0 (
// Equation(s):
// \SRAM|always1~0_combout  = ((\SRAM|Add0~0_combout  & ((!\SRAM|Mux37~5_combout ))) # (!\SRAM|Add0~0_combout  & (!\SRAM|Mux37~2_combout ))) # (!\SRAM|Mux40~0_combout )

	.dataa(\SRAM|Mux40~0_combout ),
	.datab(\SRAM|Add0~0_combout ),
	.datac(\SRAM|Mux37~2_combout ),
	.datad(\SRAM|Mux37~5_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~0 .lut_mask = 16'h57DF;
defparam \SRAM|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneive_lcell_comb \SRAM|Mux38~10 (
// Equation(s):
// \SRAM|Mux38~10_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q 
// )))) # (!\SRAM|roundRobin [0] & (!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~10 .lut_mask = 16'h111B;
defparam \SRAM|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneive_lcell_comb \SRAM|Mux38~9 (
// Equation(s):
// \SRAM|Mux38~9_combout  = (\SRAM|roundRobin [0] & (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & ((!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q 
// )))) # (!\SRAM|roundRobin [0] & (((!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~9 .lut_mask = 16'h0527;
defparam \SRAM|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N24
cycloneive_lcell_comb \SRAM|Mux38~11 (
// Equation(s):
// \SRAM|Mux38~11_combout  = (\SRAM|roundRobin [0]) # ((\SRAM|roundRobin [1] & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )) # (!\SRAM|roundRobin [1] & 
// ((!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~11 .lut_mask = 16'hAEBF;
defparam \SRAM|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N6
cycloneive_lcell_comb \SRAM|Mux38~12 (
// Equation(s):
// \SRAM|Mux38~12_combout  = (\SRAM|Mux38~11_combout  & ((\SRAM|roundRobin [1] & ((\SRAM|Mux38~9_combout ))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux38~10_combout ))))

	.dataa(\SRAM|Mux38~10_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux38~9_combout ),
	.datad(\SRAM|Mux38~11_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~12 .lut_mask = 16'hE200;
defparam \SRAM|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N12
cycloneive_lcell_comb \SRAM|Mux38~13 (
// Equation(s):
// \SRAM|Mux38~13_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )) # (!\SRAM|roundRobin [1]))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~13 .lut_mask = 16'h67EF;
defparam \SRAM|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N18
cycloneive_lcell_comb \SRAM|Mux38~14 (
// Equation(s):
// \SRAM|Mux38~14_combout  = (\SRAM|Mux38~13_combout  & ((\SRAM|roundRobin [1] & ((\SRAM|Mux38~0_combout ))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux38~1_combout ))))

	.dataa(\SRAM|Mux38~1_combout ),
	.datab(\SRAM|Mux38~0_combout ),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux38~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~14 .lut_mask = 16'hCA00;
defparam \SRAM|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N8
cycloneive_lcell_comb \SRAM|Mux42~0 (
// Equation(s):
// \SRAM|Mux42~0_combout  = (\SRAM|Mux38~12_combout  & ((\SRAM|Mux38~14_combout ) # (\SRAM|roundRobin [1] $ (!\SRAM|roundRobin [2])))) # (!\SRAM|Mux38~12_combout  & (\SRAM|Mux38~14_combout  & (\SRAM|roundRobin [1] $ (\SRAM|roundRobin [2]))))

	.dataa(\SRAM|Mux38~12_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux38~14_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux42~0 .lut_mask = 16'hBE82;
defparam \SRAM|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneive_lcell_comb \SRAM|Mux38~15 (
// Equation(s):
// \SRAM|Mux38~15_combout  = (\SRAM|Mux38~12_combout  & ((\SRAM|Mux38~14_combout ) # (\SRAM|roundRobin [1] $ (\SRAM|roundRobin [2])))) # (!\SRAM|Mux38~12_combout  & (\SRAM|Mux38~14_combout  & (\SRAM|roundRobin [1] $ (!\SRAM|roundRobin [2]))))

	.dataa(\SRAM|Mux38~12_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux38~14_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux38~15 .lut_mask = 16'hEB28;
defparam \SRAM|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneive_lcell_comb \SRAM|always1~1 (
// Equation(s):
// \SRAM|always1~1_combout  = ((!\SRAM|Mux37~12_combout ) # (!\SRAM|Mux38~15_combout )) # (!\SRAM|Mux42~0_combout )

	.dataa(\SRAM|Mux42~0_combout ),
	.datab(gnd),
	.datac(\SRAM|Mux38~15_combout ),
	.datad(\SRAM|Mux37~12_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~1 .lut_mask = 16'h5FFF;
defparam \SRAM|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \SRAM|always1~2 (
// Equation(s):
// \SRAM|always1~2_combout  = (((\SRAM|always1~0_combout ) # (\SRAM|always1~1_combout )) # (!\SRAM|Mux43~0_combout )) # (!\SRAM|Mux39~0_combout )

	.dataa(\SRAM|Mux39~0_combout ),
	.datab(\SRAM|Mux43~0_combout ),
	.datac(\SRAM|always1~0_combout ),
	.datad(\SRAM|always1~1_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~2 .lut_mask = 16'hFFF7;
defparam \SRAM|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneive_lcell_comb \SRAM|always1~3 (
// Equation(s):
// \SRAM|always1~3_combout  = (\SRAM|always1~2_combout ) # ((\SRAM|roundRobin [2] & (!\SRAM|Mux38~7_combout )) # (!\SRAM|roundRobin [2] & ((!\SRAM|Mux38~3_combout ))))

	.dataa(\SRAM|Mux38~7_combout ),
	.datab(\SRAM|Mux38~3_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~3 .lut_mask = 16'hFF53;
defparam \SRAM|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneive_lcell_comb \SRAM|Decoder2~2 (
// Equation(s):
// \SRAM|Decoder2~2_combout  = (\SRAM|nextRoundRobin[2]~18_combout  & (\SRAM|nextRoundRobin[0]~12_combout  & (!\SRAM|nextRoundRobin[1]~9_combout  & \SRAM|always1~3_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~18_combout ),
	.datab(\SRAM|nextRoundRobin[0]~12_combout ),
	.datac(\SRAM|nextRoundRobin[1]~9_combout ),
	.datad(\SRAM|always1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Decoder2~2 .lut_mask = 16'h0800;
defparam \SRAM|Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneive_lcell_comb \SRAM|FIFOread~2 (
// Equation(s):
// \SRAM|FIFOread~2_combout  = (\SRAM|Decoder2~2_combout ) # ((\SRAM|FIFOread [4] & ((!\SRAM|Mux38~8_combout ) # (!\SRAM|roundRobin [2]))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux38~8_combout ),
	.datac(\SRAM|FIFOread [4]),
	.datad(\SRAM|Decoder2~2_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~2 .lut_mask = 16'hFF70;
defparam \SRAM|FIFOread~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N5
dffeas \SRAM|FIFOread[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|FIFOread~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[4] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [4] & ((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\SRAM|FIFOread [4]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hFC00;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEE4;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N25
dffeas \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneive_lcell_comb \SRAM|Mux37~1 (
// Equation(s):
// \SRAM|Mux37~1_combout  = (\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout )))) # (!\SRAM|Add0~1_combout  & 
// (!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & ((!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\SRAM|Add0~1_combout ),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~1 .lut_mask = 16'hA0B1;
defparam \SRAM|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneive_lcell_comb \SRAM|Mux37~0 (
// Equation(s):
// \SRAM|Mux37~0_combout  = (\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout )))) # (!\SRAM|Add0~1_combout  & 
// (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|Add0~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~0 .lut_mask = 16'hF101;
defparam \SRAM|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneive_lcell_comb \SRAM|Mux37~2 (
// Equation(s):
// \SRAM|Mux37~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux37~0_combout ))) # (!\SRAM|roundRobin [0] & (\SRAM|Mux37~1_combout ))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|Mux37~1_combout ),
	.datad(\SRAM|Mux37~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~2 .lut_mask = 16'hFC30;
defparam \SRAM|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneive_lcell_comb \SRAM|Mux37~12 (
// Equation(s):
// \SRAM|Mux37~12_combout  = (\SRAM|Add0~0_combout  & (\SRAM|Mux37~2_combout )) # (!\SRAM|Add0~0_combout  & ((\SRAM|Mux37~5_combout )))

	.dataa(gnd),
	.datab(\SRAM|Add0~0_combout ),
	.datac(\SRAM|Mux37~2_combout ),
	.datad(\SRAM|Mux37~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~12 .lut_mask = 16'hF3C0;
defparam \SRAM|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \SRAM|nextRoundRobin[0]~10 (
// Equation(s):
// \SRAM|nextRoundRobin[0]~10_combout  = (!\SRAM|always1~5_combout  & (!\SRAM|always1~0_combout  & ((\SRAM|Mux43~0_combout ) # (!\SRAM|Mux42~0_combout ))))

	.dataa(\SRAM|Mux42~0_combout ),
	.datab(\SRAM|always1~5_combout ),
	.datac(\SRAM|always1~0_combout ),
	.datad(\SRAM|Mux43~0_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[0]~10 .lut_mask = 16'h0301;
defparam \SRAM|nextRoundRobin[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneive_lcell_comb \SRAM|always1~4 (
// Equation(s):
// \SRAM|always1~4_combout  = ((\SRAM|always1~0_combout ) # ((!\SRAM|Mux37~12_combout ) # (!\SRAM|Mux38~15_combout ))) # (!\SRAM|Mux39~0_combout )

	.dataa(\SRAM|Mux39~0_combout ),
	.datab(\SRAM|always1~0_combout ),
	.datac(\SRAM|Mux38~15_combout ),
	.datad(\SRAM|Mux37~12_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~4 .lut_mask = 16'hDFFF;
defparam \SRAM|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneive_lcell_comb \SRAM|nextRoundRobin[0]~11 (
// Equation(s):
// \SRAM|nextRoundRobin[0]~11_combout  = (\SRAM|always1~4_combout  & (((\SRAM|Mux39~0_combout  & !\SRAM|Mux40~0_combout )) # (!\SRAM|Mux38~15_combout )))

	.dataa(\SRAM|Mux39~0_combout ),
	.datab(\SRAM|Mux38~15_combout ),
	.datac(\SRAM|always1~4_combout ),
	.datad(\SRAM|Mux40~0_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[0]~11 .lut_mask = 16'h30B0;
defparam \SRAM|nextRoundRobin[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneive_lcell_comb \SRAM|nextRoundRobin[0]~12 (
// Equation(s):
// \SRAM|nextRoundRobin[0]~12_combout  = \SRAM|roundRobin [0] $ (((!\SRAM|nextRoundRobin[0]~10_combout  & ((!\SRAM|nextRoundRobin[0]~11_combout ) # (!\SRAM|Mux37~12_combout )))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux37~12_combout ),
	.datac(\SRAM|nextRoundRobin[0]~10_combout ),
	.datad(\SRAM|nextRoundRobin[0]~11_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[0]~12 .lut_mask = 16'hA9A5;
defparam \SRAM|nextRoundRobin[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N7
dffeas \SRAM|roundRobin[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|nextRoundRobin[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|roundRobin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|roundRobin[0] .is_wysiwyg = "true";
defparam \SRAM|roundRobin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \SRAM|lastRoundRobin[0]~0 (
// Equation(s):
// \SRAM|lastRoundRobin[0]~0_combout  = !\SRAM|roundRobin [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|roundRobin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|lastRoundRobin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|lastRoundRobin[0]~0 .lut_mask = 16'h0F0F;
defparam \SRAM|lastRoundRobin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \SRAM|lastRoundRobin[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|lastRoundRobin[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastRoundRobin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastRoundRobin[0] .is_wysiwyg = "true";
defparam \SRAM|lastRoundRobin[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \SRAM|controllerIdle (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|controllerIdle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|controllerIdle .is_wysiwyg = "true";
defparam \SRAM|controllerIdle .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \SRAM|lastRoundRobin[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|roundRobin [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastRoundRobin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastRoundRobin[2] .is_wysiwyg = "true";
defparam \SRAM|lastRoundRobin[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \SRAM|lastRoundRobin[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|roundRobin [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastRoundRobin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastRoundRobin[1] .is_wysiwyg = "true";
defparam \SRAM|lastRoundRobin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \SRAM|DataReady~0 (
// Equation(s):
// \SRAM|DataReady~0_combout  = (!\SRAM|lastRoundRobin [0] & (\SRAM|controllerIdle~q  & (!\SRAM|lastRoundRobin [2] & !\SRAM|lastRoundRobin [1])))

	.dataa(\SRAM|lastRoundRobin [0]),
	.datab(\SRAM|controllerIdle~q ),
	.datac(\SRAM|lastRoundRobin [2]),
	.datad(\SRAM|lastRoundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|DataReady~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataReady~0 .lut_mask = 16'h0004;
defparam \SRAM|DataReady~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .lut_mask = 16'hE1F0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0800;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N9
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1])

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'hAA55;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q )

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h3C3C;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h55F0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N9
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ))) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h569A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N3
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h665A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ) # (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'hFFF6;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3])) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ))) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h6FF6;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]))) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h7BDE;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout )) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hAFA0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [1] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [1]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N11
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N17
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N15
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N1
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N21
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N5
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h2000;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N7
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2])))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h665A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ))) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h33AA;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1])))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h665A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h0041;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q )))) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h1428;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4])))) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h1428;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout )) # (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hCCF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\debugState.fetch~q  & ((!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )))

	.dataa(\debugState.fetch~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h0AAA;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a [3] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\debugState.fetch~q ) # ((!\SRAM|DataReady [0] & \debugState.memFetchWait~q ))

	.dataa(gnd),
	.datab(\SRAM|DataReady [0]),
	.datac(\debugState.fetch~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF3F0;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \debugState.memFetchWait (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugState.memFetchWait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugState.memFetchWait .is_wysiwyg = "true";
defparam \debugState.memFetchWait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \LEDG~4 (
// Equation(s):
// \LEDG~4_combout  = (\debugState.fetch~q ) # (\debugState.memFetchWait~q )

	.dataa(\debugState.fetch~q ),
	.datab(\debugState.memFetchWait~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDG~4_combout ),
	.cout());
// synopsys translate_off
defparam \LEDG~4 .lut_mask = 16'hEEEE;
defparam \LEDG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N24
cycloneive_lcell_comb WideOr19(
// Equation(s):
// \WideOr19~combout  = (\debugState.bigwait~q ) # ((\debugState.check~q ) # (!\debugState.init~q ))

	.dataa(gnd),
	.datab(\debugState.bigwait~q ),
	.datac(\debugState.check~q ),
	.datad(\debugState.init~q ),
	.cin(gnd),
	.combout(\WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam WideOr19.lut_mask = 16'hFCFF;
defparam WideOr19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \WideOr19~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr19~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr19~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr19~clkctrl .clock_type = "global clock";
defparam \WideOr19~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneive_lcell_comb \AddressToSRAM[1][8] (
// Equation(s):
// \AddressToSRAM[1][8]~combout  = (GLOBAL(\WideOr19~clkctrl_outclk ) & ((\AddressToSRAM[1][8]~combout ))) # (!GLOBAL(\WideOr19~clkctrl_outclk ) & (!\LEDG~4_combout ))

	.dataa(\LEDG~4_combout ),
	.datab(\AddressToSRAM[1][8]~combout ),
	.datac(gnd),
	.datad(\WideOr19~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AddressToSRAM[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \AddressToSRAM[1][8] .lut_mask = 16'hCC55;
defparam \AddressToSRAM[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\debugState.fetch~q ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\AddressToSRAM[1][8]~combout ,\AddressToSRAM[1][8]~combout ,
\AddressToSRAM[1][8]~combout ,\AddressToSRAM[1][8]~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,vcc,vcc,vcc}),
	.portaaddr({\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_a [3],\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2],\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1],
\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N29
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFACC;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & 
// (((!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )) # (!\SRAM|FIFOread [3])))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|FIFOread [3]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0307;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0040;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]) # ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]) # 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00FB;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [3] & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [3]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h55AA;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h3C3C;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hA5A5;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N19
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEE4;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N9
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0008;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00FB;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [2] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|FIFOread [2]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h33CC;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0040;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0080;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N15
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N19
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N27
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N5
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N17
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N7
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N23
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N13
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N5
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N15
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N19
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4])) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]) # (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h7DBE;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] $ (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]) # (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h6FF6;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hFC0C;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  = (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|FIFOread [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|FIFOread [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .lut_mask = 16'h3020;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N27
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h78F0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N5
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N15
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N9
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N21
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N3
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N25
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N31
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ))) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h369C;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h33AA;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N21
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N29
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h665A;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ) # (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0])))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'hFFBE;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N23
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [0] & ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0008;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N13
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q )))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h1428;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3] & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4])))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3] & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h0660;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout )) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hAAF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ))) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h569A;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2])))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h636C;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ))) # (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h0FCC;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h1001;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q  & ((\debugState.fetch~q ) # (\debugState.store~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & ((\debugState.fetch~q ) # ((\debugState.store~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datab(\debugState.fetch~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\debugState.store~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h5F4C;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \SRAM|comb~0 (
// Equation(s):
// \SRAM|comb~0_combout  = (\debugState.store~q ) # (\debugState.fetch~q )

	.dataa(\debugState.store~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\debugState.fetch~q ),
	.cin(gnd),
	.combout(\SRAM|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|comb~0 .lut_mask = 16'hFFAA;
defparam \SRAM|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a [3] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4])

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .lut_mask = 16'h33CC;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h0F0F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\debugState.memFetchWait~q  & !\debugState.check~q )

	.dataa(gnd),
	.datab(\debugState.memFetchWait~q ),
	.datac(gnd),
	.datad(\debugState.check~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0033;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\debugState.bigwait~q ) # (((\debugState.fetch~q  & !\KEY[0]~input_o )) # (!\Selector0~0_combout ))

	.dataa(\debugState.fetch~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\debugState.bigwait~q ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hF2FF;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = (!\KEY[0]~input_o  & \debugState.fetch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\debugState.fetch~q ),
	.cin(gnd),
	.combout(\Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~1 .lut_mask = 16'h0F00;
defparam \Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\debugState.fetch~q ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\Selector19~1_combout ,\Selector19~1_combout ,\Selector19~1_combout ,\Selector19~1_combout ,\Selector19~1_combout ,\Selector19~1_combout ,
\Selector19~1_combout ,\Selector19~1_combout ,\Selector19~0_combout ,\Selector19~0_combout ,\Selector19~0_combout ,\Selector19~0_combout ,\SRAM|comb~0_combout ,\SRAM|comb~0_combout ,\SRAM|comb~0_combout ,\SRAM|comb~0_combout }),
	.portaaddr({\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_a [3],\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [2],\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [1],
\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \SRAM|Mux20~2 (
// Equation(s):
// \SRAM|Mux20~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))))) # (!\SRAM|roundRobin [0] & (\SRAM|roundRobin [1]))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.cin(gnd),
	.combout(\SRAM|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux20~2 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneive_lcell_comb \SRAM|Mux20~3 (
// Equation(s):
// \SRAM|Mux20~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux20~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux20~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))) # 
// (!\SRAM|Mux20~2_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\SRAM|Mux20~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux20~3 .lut_mask = 16'hFA44;
defparam \SRAM|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0400;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N7
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & !\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hCC33;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFBC8;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  = (\SRAM|FIFOread [6] & (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|FIFOread [6]),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .lut_mask = 16'h0C08;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  & 
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h78F0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N13
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N29
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N11
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0400;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]) # ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h0F0B;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N25
dffeas \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [6] & ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [6]),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h3C3C;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h3CF0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N15
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N5
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hC3F0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEE4;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0008;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2])) # 
// (!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h5551;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [7] & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [7]),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h3C3C;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N31
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N29
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h2000;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N7
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h3CF0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N9
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hA5A5;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N21
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N15
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0020;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF03C;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N11
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N19
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N29
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEE4;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N13
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N27
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0020;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]) # ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00EF;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N5
dffeas \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [4] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [4]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hAA55;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0020;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hF05A;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEE4;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h1000;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]) # ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00FB;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [5] & ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(gnd),
	.datac(\SRAM|FIFOread [5]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0A0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneive_lcell_comb \SRAM|Mux20~0 (
// Equation(s):
// \SRAM|Mux20~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.cin(gnd),
	.combout(\SRAM|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux20~0 .lut_mask = 16'h7564;
defparam \SRAM|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \SRAM|Mux20~1 (
// Equation(s):
// \SRAM|Mux20~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux20~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))) # (!\SRAM|Mux20~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux20~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\SRAM|Mux20~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux20~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneive_lcell_comb \SRAM|SRAM_WE_N~0 (
// Equation(s):
// \SRAM|SRAM_WE_N~0_combout  = (\SRAM|controllerIdle~q  & ((\SRAM|roundRobin [2] & ((\SRAM|Mux20~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux20~3_combout ))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|controllerIdle~q ),
	.datac(\SRAM|Mux20~3_combout ),
	.datad(\SRAM|Mux20~1_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_WE_N~0 .lut_mask = 16'hC840;
defparam \SRAM|SRAM_WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \SRAM|lastOpRead~0 (
// Equation(s):
// \SRAM|lastOpRead~0_combout  = (\SRAM|SRAM_WE_N~0_combout ) # ((!\SRAM|controllerIdle~q  & \SRAM|lastOpRead~q ))

	.dataa(gnd),
	.datab(\SRAM|controllerIdle~q ),
	.datac(\SRAM|lastOpRead~q ),
	.datad(\SRAM|SRAM_WE_N~0_combout ),
	.cin(gnd),
	.combout(\SRAM|lastOpRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|lastOpRead~0 .lut_mask = 16'hFF30;
defparam \SRAM|lastOpRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \SRAM|lastOpRead (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|lastOpRead~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastOpRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastOpRead .is_wysiwyg = "true";
defparam \SRAM|lastOpRead .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneive_lcell_comb \SRAM|DataReady~1 (
// Equation(s):
// \SRAM|DataReady~1_combout  = (\SRAM|DataReady~0_combout  & ((\SRAM|lastOpRead~q ) # ((!\debugState.fetch~q  & \SRAM|DataReady [0])))) # (!\SRAM|DataReady~0_combout  & (!\debugState.fetch~q  & (\SRAM|DataReady [0])))

	.dataa(\SRAM|DataReady~0_combout ),
	.datab(\debugState.fetch~q ),
	.datac(\SRAM|DataReady [0]),
	.datad(\SRAM|lastOpRead~q ),
	.cin(gnd),
	.combout(\SRAM|DataReady~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataReady~1 .lut_mask = 16'hBA30;
defparam \SRAM|DataReady~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N15
dffeas \SRAM|DataReady[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataReady~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataReady [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataReady[0] .is_wysiwyg = "true";
defparam \SRAM|DataReady[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \nextState.check~0 (
// Equation(s):
// \nextState.check~0_combout  = (\SRAM|DataReady [0] & \debugState.memFetchWait~q )

	.dataa(gnd),
	.datab(\SRAM|DataReady [0]),
	.datac(\debugState.memFetchWait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nextState.check~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.check~0 .lut_mask = 16'hC0C0;
defparam \nextState.check~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N30
cycloneive_lcell_comb \debugState.check~feeder (
// Equation(s):
// \debugState.check~feeder_combout  = \nextState.check~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nextState.check~0_combout ),
	.cin(gnd),
	.combout(\debugState.check~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \debugState.check~feeder .lut_mask = 16'hFF00;
defparam \debugState.check~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N31
dffeas \debugState.check (
	.clk(\BOARD_CLK~input_o ),
	.d(\debugState.check~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugState.check~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugState.check .is_wysiwyg = "true";
defparam \debugState.check .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N28
cycloneive_lcell_comb \debugState.init~0 (
// Equation(s):
// \debugState.init~0_combout  = !\debugState.check~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\debugState.check~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\debugState.init~0_combout ),
	.cout());
// synopsys translate_off
defparam \debugState.init~0 .lut_mask = 16'h0F0F;
defparam \debugState.init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N29
dffeas \debugState.init (
	.clk(\BOARD_CLK~input_o ),
	.d(\debugState.init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugState.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugState.init .is_wysiwyg = "true";
defparam \debugState.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneive_lcell_comb \debugState.store~0 (
// Equation(s):
// \debugState.store~0_combout  = !\debugState.init~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debugState.init~q ),
	.cin(gnd),
	.combout(\debugState.store~0_combout ),
	.cout());
// synopsys translate_off
defparam \debugState.store~0 .lut_mask = 16'h00FF;
defparam \debugState.store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \debugState.store (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\debugState.store~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugState.store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugState.store .is_wysiwyg = "true";
defparam \debugState.store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3] & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4])))) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3] & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h1428;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])))) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h1428;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ))) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hF0AA;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2])))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h27D8;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N19
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N17
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1])))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h27D8;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q )) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0])))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h7722;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h0401;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N31
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\debugState.store~q  & (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ))) # (!\debugState.store~q  & (\debugState.fetch~q  & 
// ((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ))))

	.dataa(\debugState.store~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\debugState.fetch~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h3F2A;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0800;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .lut_mask = 16'hC3F0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N13
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N23
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N25
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1] $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N19
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N27
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N21
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N31
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N9
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h27D8;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0])))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h55F0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N5
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1])))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h47B8;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ) # 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0] $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'hFFDE;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneive_lcell_comb \SRAM|Mux37~7 (
// Equation(s):
// \SRAM|Mux37~7_combout  = (\SRAM|Add0~1_combout  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q 
// ))) # (!\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|Add0~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~7 .lut_mask = 16'h1F10;
defparam \SRAM|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneive_lcell_comb \SRAM|Mux37~6 (
// Equation(s):
// \SRAM|Mux37~6_combout  = (\SRAM|Add0~1_combout  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q 
// ))) # (!\SRAM|Add0~1_combout  & (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|Add0~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~6 .lut_mask = 16'h1F10;
defparam \SRAM|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneive_lcell_comb \SRAM|Mux37~8 (
// Equation(s):
// \SRAM|Mux37~8_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux37~6_combout ))) # (!\SRAM|roundRobin [0] & (\SRAM|Mux37~7_combout ))

	.dataa(\SRAM|Mux37~7_combout ),
	.datab(\SRAM|roundRobin [0]),
	.datac(gnd),
	.datad(\SRAM|Mux37~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux37~8 .lut_mask = 16'hEE22;
defparam \SRAM|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \SRAM|Mux39~0 (
// Equation(s):
// \SRAM|Mux39~0_combout  = (\SRAM|Mux37~8_combout  & ((\SRAM|Mux37~11_combout ) # (\SRAM|Mux38~8_combout  $ (\SRAM|roundRobin [2])))) # (!\SRAM|Mux37~8_combout  & (\SRAM|Mux37~11_combout  & (\SRAM|Mux38~8_combout  $ (!\SRAM|roundRobin [2]))))

	.dataa(\SRAM|Mux37~8_combout ),
	.datab(\SRAM|Mux38~8_combout ),
	.datac(\SRAM|Mux37~11_combout ),
	.datad(\SRAM|roundRobin [2]),
	.cin(gnd),
	.combout(\SRAM|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux39~0 .lut_mask = 16'hE2B8;
defparam \SRAM|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneive_lcell_comb \SRAM|always1~5 (
// Equation(s):
// \SRAM|always1~5_combout  = ((!\SRAM|Mux37~12_combout ) # (!\SRAM|Mux38~15_combout )) # (!\SRAM|Mux39~0_combout )

	.dataa(\SRAM|Mux39~0_combout ),
	.datab(\SRAM|Mux38~15_combout ),
	.datac(gnd),
	.datad(\SRAM|Mux37~12_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~5 .lut_mask = 16'h77FF;
defparam \SRAM|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneive_lcell_comb \SRAM|nextRoundRobin[1]~20 (
// Equation(s):
// \SRAM|nextRoundRobin[1]~20_combout  = \SRAM|roundRobin [1] $ (((\SRAM|roundRobin [0] & ((\SRAM|Mux37~12_combout ))) # (!\SRAM|roundRobin [0] & ((!\SRAM|Mux37~12_combout ) # (!\SRAM|Mux38~15_combout )))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|Mux38~15_combout ),
	.datad(\SRAM|Mux37~12_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[1]~20 .lut_mask = 16'h6599;
defparam \SRAM|nextRoundRobin[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneive_lcell_comb \SRAM|nextRoundRobin[1]~21 (
// Equation(s):
// \SRAM|nextRoundRobin[1]~21_combout  = (\SRAM|always1~0_combout  & (\SRAM|roundRobin [1] $ (((!\SRAM|roundRobin [0] & \SRAM|Mux40~0_combout )))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|Mux40~0_combout ),
	.datad(\SRAM|always1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[1]~21 .lut_mask = 16'h9A00;
defparam \SRAM|nextRoundRobin[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneive_lcell_comb \SRAM|nextRoundRobin[1]~8 (
// Equation(s):
// \SRAM|nextRoundRobin[1]~8_combout  = (\SRAM|always1~5_combout  & (\SRAM|nextRoundRobin[1]~20_combout )) # (!\SRAM|always1~5_combout  & ((\SRAM|nextRoundRobin[1]~21_combout )))

	.dataa(gnd),
	.datab(\SRAM|always1~5_combout ),
	.datac(\SRAM|nextRoundRobin[1]~20_combout ),
	.datad(\SRAM|nextRoundRobin[1]~21_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[1]~8 .lut_mask = 16'hF3C0;
defparam \SRAM|nextRoundRobin[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneive_lcell_comb \SRAM|nextRoundRobin[1]~19 (
// Equation(s):
// \SRAM|nextRoundRobin[1]~19_combout  = (!\SRAM|always1~4_combout  & (\SRAM|roundRobin [1] $ (((\SRAM|roundRobin [0]) # (!\SRAM|Mux42~0_combout )))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|always1~4_combout ),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux42~0_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[1]~19 .lut_mask = 16'h1203;
defparam \SRAM|nextRoundRobin[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneive_lcell_comb \SRAM|nextRoundRobin[1]~9 (
// Equation(s):
// \SRAM|nextRoundRobin[1]~9_combout  = (\SRAM|nextRoundRobin[1]~8_combout ) # ((\SRAM|always1~2_combout  & ((\SRAM|nextRoundRobin[1]~19_combout ))) # (!\SRAM|always1~2_combout  & (\SRAM|roundRobin [1])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|nextRoundRobin[1]~8_combout ),
	.datac(\SRAM|nextRoundRobin[1]~19_combout ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[1]~9 .lut_mask = 16'hFCEE;
defparam \SRAM|nextRoundRobin[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \SRAM|roundRobin[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|nextRoundRobin[1]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|roundRobin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|roundRobin[1] .is_wysiwyg = "true";
defparam \SRAM|roundRobin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~16 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~16_combout  = (\SRAM|roundRobin [0] & (\SRAM|roundRobin [1] & \SRAM|Mux37~12_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # (\SRAM|Mux37~12_combout )))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux37~12_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~16 .lut_mask = 16'hF330;
defparam \SRAM|nextRoundRobin[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~17 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~17_combout  = \SRAM|roundRobin [2] $ (((\SRAM|nextRoundRobin[2]~16_combout  & ((\SRAM|roundRobin [1]) # (\SRAM|Mux38~15_combout )))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux38~15_combout ),
	.datad(\SRAM|nextRoundRobin[2]~16_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~17 .lut_mask = 16'h56AA;
defparam \SRAM|nextRoundRobin[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~13 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~13_combout  = (\SRAM|roundRobin [2] & (!\SRAM|Add0~0_combout  & (\SRAM|Mux38~3_combout ))) # (!\SRAM|roundRobin [2] & (((!\SRAM|Mux38~7_combout )) # (!\SRAM|Add0~0_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Add0~0_combout ),
	.datac(\SRAM|Mux38~3_combout ),
	.datad(\SRAM|Mux38~7_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~13 .lut_mask = 16'h3175;
defparam \SRAM|nextRoundRobin[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~14 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~14_combout  = (\SRAM|nextRoundRobin[2]~13_combout  & (\SRAM|always1~0_combout  & !\SRAM|always1~5_combout ))

	.dataa(\SRAM|nextRoundRobin[2]~13_combout ),
	.datab(gnd),
	.datac(\SRAM|always1~0_combout ),
	.datad(\SRAM|always1~5_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~14 .lut_mask = 16'h00A0;
defparam \SRAM|nextRoundRobin[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N16
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~22 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~22_combout  = \SRAM|roundRobin [2] $ (((!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # (!\SRAM|Mux42~0_combout )))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux42~0_combout ),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~22 .lut_mask = 16'h99A9;
defparam \SRAM|nextRoundRobin[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~15 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~15_combout  = (\SRAM|always1~2_combout  & (\SRAM|nextRoundRobin[2]~22_combout  & ((!\SRAM|always1~4_combout )))) # (!\SRAM|always1~2_combout  & (((\SRAM|roundRobin [2]))))

	.dataa(\SRAM|nextRoundRobin[2]~22_combout ),
	.datab(\SRAM|roundRobin [2]),
	.datac(\SRAM|always1~4_combout ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~15 .lut_mask = 16'h0ACC;
defparam \SRAM|nextRoundRobin[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneive_lcell_comb \SRAM|nextRoundRobin[2]~18 (
// Equation(s):
// \SRAM|nextRoundRobin[2]~18_combout  = (\SRAM|nextRoundRobin[2]~14_combout ) # ((\SRAM|nextRoundRobin[2]~15_combout ) # ((\SRAM|nextRoundRobin[2]~17_combout  & \SRAM|always1~5_combout )))

	.dataa(\SRAM|nextRoundRobin[2]~17_combout ),
	.datab(\SRAM|always1~5_combout ),
	.datac(\SRAM|nextRoundRobin[2]~14_combout ),
	.datad(\SRAM|nextRoundRobin[2]~15_combout ),
	.cin(gnd),
	.combout(\SRAM|nextRoundRobin[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextRoundRobin[2]~18 .lut_mask = 16'hFFF8;
defparam \SRAM|nextRoundRobin[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N17
dffeas \SRAM|roundRobin[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|nextRoundRobin[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|roundRobin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|roundRobin[2] .is_wysiwyg = "true";
defparam \SRAM|roundRobin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h55AA;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h0F0F;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h55AA;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h3C3C;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneive_lcell_comb \SRAM|Mux36~0 (
// Equation(s):
// \SRAM|Mux36~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\SRAM|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \SRAM|Mux36~1 (
// Equation(s):
// \SRAM|Mux36~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux36~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!\SRAM|Mux36~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux36~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|Mux36~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \DataToSRAM[1][0] (
// Equation(s):
// \DataToSRAM[1][0]~combout  = (GLOBAL(\WideOr19~clkctrl_outclk ) & (\DataToSRAM[1][0]~combout )) # (!GLOBAL(\WideOr19~clkctrl_outclk ) & ((\debugState.fetch~q )))

	.dataa(\DataToSRAM[1][0]~combout ),
	.datab(gnd),
	.datac(\debugState.fetch~q ),
	.datad(\WideOr19~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataToSRAM[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \DataToSRAM[1][0] .lut_mask = 16'hAAF0;
defparam \DataToSRAM[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a [3] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3])

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .lut_mask = 16'h5A5A;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h5A5A;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \DataToSRAM[1][2] (
// Equation(s):
// \DataToSRAM[1][2]~combout  = (GLOBAL(\WideOr19~clkctrl_outclk ) & ((\DataToSRAM[1][2]~combout ))) # (!GLOBAL(\WideOr19~clkctrl_outclk ) & (\LEDG~4_combout ))

	.dataa(\LEDG~4_combout ),
	.datab(gnd),
	.datac(\DataToSRAM[1][2]~combout ),
	.datad(\WideOr19~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataToSRAM[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \DataToSRAM[1][2] .lut_mask = 16'hF0AA;
defparam \DataToSRAM[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,\DataToSRAM[1][2]~combout ,vcc,vcc,vcc,\DataToSRAM[1][2]~combout ,vcc,\DataToSRAM[1][0]~combout ,vcc,\DataToSRAM[1][2]~combout ,vcc,vcc,vcc,\DataToSRAM[1][2]~combout ,vcc,\DataToSRAM[1][0]~combout }),
	.portaaddr({\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_a [3],\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2],\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1],
\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h33CC;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\debugState.check~q ) # ((\debugState.fetch~q ) # ((\SW[0]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[0]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.fetch~q ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hFFEA;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a [3] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\debugState.check~q ) # ((\debugState.memFetchWait~q ) # ((\SW[1]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[1]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hFFEA;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\debugState.check~q ) # ((\debugState.memFetchWait~q ) # ((\SW[2]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[2]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hFFEA;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\debugState.check~q ) # ((\debugState.memFetchWait~q ) # ((\SW[3]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[3]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hFFEA;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
cycloneive_lcell_comb \DataToSRAM[0][4]~0 (
// Equation(s):
// \DataToSRAM[0][4]~0_combout  = (\debugState.store~q  & \SW[4]~input_o )

	.dataa(gnd),
	.datab(\debugState.store~q ),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DataToSRAM[0][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataToSRAM[0][4]~0 .lut_mask = 16'hC0C0;
defparam \DataToSRAM[0][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\debugState.bigwait~q ) # (((\SW[5]~input_o  & \debugState.store~q )) # (!\Selector0~0_combout ))

	.dataa(\SW[5]~input_o ),
	.datab(\debugState.store~q ),
	.datac(\debugState.bigwait~q ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hF8FF;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\debugState.memFetchWait~q ) # ((\debugState.store~q  & \SW[6]~input_o ))

	.dataa(\debugState.store~q ),
	.datab(gnd),
	.datac(\debugState.memFetchWait~q ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hFAF0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ((\debugState.bigwait~q ) # ((\debugState.store~q  & \SW[7]~input_o ))) # (!\Selector0~0_combout )

	.dataa(\debugState.store~q ),
	.datab(\SW[7]~input_o ),
	.datac(\Selector0~0_combout ),
	.datad(\debugState.bigwait~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hFF8F;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\debugState.check~q ) # ((\debugState.fetch~q ) # ((\SW[8]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[8]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.fetch~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hFFEA;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\debugState.check~q ) # ((\debugState.memFetchWait~q ) # ((\SW[9]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[9]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFFEA;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\debugState.check~q ) # ((\debugState.memFetchWait~q ) # ((\SW[10]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\SW[10]~input_o ),
	.datac(\debugState.store~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hFFEA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\debugState.check~q ) # ((\debugState.memFetchWait~q ) # ((\SW[11]~input_o  & \debugState.store~q )))

	.dataa(\debugState.check~q ),
	.datab(\debugState.memFetchWait~q ),
	.datac(\SW[11]~input_o ),
	.datad(\debugState.store~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hFEEE;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneive_lcell_comb \DataToSRAM[0][12]~1 (
// Equation(s):
// \DataToSRAM[0][12]~1_combout  = (\debugState.store~q  & \SW[12]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\debugState.store~q ),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\DataToSRAM[0][12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataToSRAM[0][12]~1 .lut_mask = 16'hF000;
defparam \DataToSRAM[0][12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ((\debugState.bigwait~q ) # ((\debugState.store~q  & \SW[13]~input_o ))) # (!\Selector0~0_combout )

	.dataa(\debugState.store~q ),
	.datab(\SW[13]~input_o ),
	.datac(\Selector0~0_combout ),
	.datad(\debugState.bigwait~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hFF8F;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\debugState.memFetchWait~q ) # ((\SW[14]~input_o  & \debugState.store~q ))

	.dataa(\SW[14]~input_o ),
	.datab(gnd),
	.datac(\debugState.store~q ),
	.datad(\debugState.memFetchWait~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hFFA0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ((\debugState.bigwait~q ) # ((\debugState.store~q  & \SW[15]~input_o ))) # (!\Selector0~0_combout )

	.dataa(\debugState.store~q ),
	.datab(\SW[15]~input_o ),
	.datac(\Selector0~0_combout ),
	.datad(\debugState.bigwait~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFF8F;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 (
	.portawe(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Selector0~1_combout ,\Selector1~0_combout ,\Selector2~0_combout ,\DataToSRAM[0][12]~1_combout ,\Selector3~0_combout ,\Selector4~0_combout ,\Selector5~0_combout ,\Selector6~0_combout ,
\Selector7~0_combout ,\Selector8~0_combout ,\Selector9~0_combout ,\DataToSRAM[0][4]~0_combout ,\Selector10~0_combout ,\Selector11~0_combout ,\Selector12~0_combout ,\Selector13~0_combout }),
	.portaaddr({\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_a [3],\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [2],\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [1],
\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \SRAM|Mux36~2 (
// Equation(s):
// \SRAM|Mux36~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\SRAM|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~2 .lut_mask = 16'hBC8C;
defparam \SRAM|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \SRAM|Mux36~3 (
// Equation(s):
// \SRAM|Mux36~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux36~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux36~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\SRAM|Mux36~2_combout  
// & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|Mux36~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~3 .lut_mask = 16'hEE50;
defparam \SRAM|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \SRAM|Mux36~4 (
// Equation(s):
// \SRAM|Mux36~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux36~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux36~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux36~1_combout ),
	.datad(\SRAM|Mux36~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~4 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \SRAM|DQ_buffer[0]~0 (
// Equation(s):
// \SRAM|DQ_buffer[0]~0_combout  = (\SRAM|controllerIdle~q  & ((\SRAM|roundRobin [2] & ((!\SRAM|Mux20~1_combout ))) # (!\SRAM|roundRobin [2] & (!\SRAM|Mux20~3_combout ))))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|controllerIdle~q ),
	.datac(\SRAM|Mux20~3_combout ),
	.datad(\SRAM|Mux20~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DQ_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DQ_buffer[0]~0 .lut_mask = 16'h048C;
defparam \SRAM|DQ_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \SRAM|DQ_buffer[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux36~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[0] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneive_lcell_comb \SRAM|SRAM_WE_N~1 (
// Equation(s):
// \SRAM|SRAM_WE_N~1_combout  = ((\SRAM|SRAM_WE_N~0_combout ) # ((!\SRAM|controllerIdle~q  & \SRAM|SRAM_WE_N~q ))) # (!\SRAM|always1~3_combout )

	.dataa(\SRAM|always1~3_combout ),
	.datab(\SRAM|controllerIdle~q ),
	.datac(\SRAM|SRAM_WE_N~q ),
	.datad(\SRAM|SRAM_WE_N~0_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_WE_N~1 .lut_mask = 16'hFF75;
defparam \SRAM|SRAM_WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \SRAM|SRAM_WE_N (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|SRAM_WE_N~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_WE_N .is_wysiwyg = "true";
defparam \SRAM|SRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneive_lcell_comb \SRAM|Mux35~2 (
// Equation(s):
// \SRAM|Mux35~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~2 .lut_mask = 16'hF858;
defparam \SRAM|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \SRAM|Mux35~3 (
// Equation(s):
// \SRAM|Mux35~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux35~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux35~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\SRAM|Mux35~2_combout  
// & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\SRAM|Mux35~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~3 .lut_mask = 16'hEE50;
defparam \SRAM|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneive_lcell_comb \SRAM|Mux35~0 (
// Equation(s):
// \SRAM|Mux35~0_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~0 .lut_mask = 16'h5E54;
defparam \SRAM|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneive_lcell_comb \SRAM|Mux35~1 (
// Equation(s):
// \SRAM|Mux35~1_combout  = (\SRAM|Mux35~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]) # ((!\SRAM|roundRobin [1])))) # (!\SRAM|Mux35~0_combout  & (((\SRAM|roundRobin [1] & 
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\SRAM|Mux35~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~1 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneive_lcell_comb \SRAM|Mux35~4 (
// Equation(s):
// \SRAM|Mux35~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux35~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux35~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux35~3_combout ),
	.datac(gnd),
	.datad(\SRAM|Mux35~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~4 .lut_mask = 16'hEE44;
defparam \SRAM|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \SRAM|DQ_buffer[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux35~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[1] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \SRAM|Mux34~0 (
// Equation(s):
// \SRAM|Mux34~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~0 .lut_mask = 16'h5E0E;
defparam \SRAM|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \SRAM|Mux34~1 (
// Equation(s):
// \SRAM|Mux34~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux34~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\SRAM|Mux34~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux34~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux34~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~1 .lut_mask = 16'hEC64;
defparam \SRAM|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneive_lcell_comb \SRAM|Mux34~2 (
// Equation(s):
// \SRAM|Mux34~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~2 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneive_lcell_comb \SRAM|Mux34~3 (
// Equation(s):
// \SRAM|Mux34~3_combout  = (\SRAM|roundRobin [0] & (\SRAM|Mux34~2_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux34~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\SRAM|Mux34~2_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux34~2_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~3 .lut_mask = 16'hDC98;
defparam \SRAM|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneive_lcell_comb \SRAM|Mux34~4 (
// Equation(s):
// \SRAM|Mux34~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux34~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux34~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux34~1_combout ),
	.datac(gnd),
	.datad(\SRAM|Mux34~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~4 .lut_mask = 16'hDD88;
defparam \SRAM|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \SRAM|DQ_buffer[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[2] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \SRAM|Mux33~2 (
// Equation(s):
// \SRAM|Mux33~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~2 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \SRAM|Mux33~3 (
// Equation(s):
// \SRAM|Mux33~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux33~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux33~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\SRAM|Mux33~2_combout  
// & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\SRAM|Mux33~2_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\SRAM|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~3 .lut_mask = 16'hE5E0;
defparam \SRAM|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \SRAM|Mux33~0 (
// Equation(s):
// \SRAM|Mux33~0_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\SRAM|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~0 .lut_mask = 16'h3E32;
defparam \SRAM|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \SRAM|Mux33~1 (
// Equation(s):
// \SRAM|Mux33~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux33~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\SRAM|Mux33~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux33~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\SRAM|Mux33~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \SRAM|Mux33~4 (
// Equation(s):
// \SRAM|Mux33~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux33~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux33~3_combout ))

	.dataa(\SRAM|Mux33~3_combout ),
	.datab(\SRAM|roundRobin [2]),
	.datac(gnd),
	.datad(\SRAM|Mux33~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~4 .lut_mask = 16'hEE22;
defparam \SRAM|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \SRAM|DQ_buffer[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[3] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneive_lcell_comb \SRAM|Mux32~2 (
// Equation(s):
// \SRAM|Mux32~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~2 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneive_lcell_comb \SRAM|Mux32~3 (
// Equation(s):
// \SRAM|Mux32~3_combout  = (\SRAM|roundRobin [0] & (\SRAM|Mux32~2_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux32~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\SRAM|Mux32~2_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux32~2_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~3 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneive_lcell_comb \SRAM|Mux32~0 (
// Equation(s):
// \SRAM|Mux32~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~0 .lut_mask = 16'h5E0E;
defparam \SRAM|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneive_lcell_comb \SRAM|Mux32~1 (
// Equation(s):
// \SRAM|Mux32~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux32~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (!\SRAM|Mux32~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux32~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|Mux32~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~1 .lut_mask = 16'hF858;
defparam \SRAM|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneive_lcell_comb \SRAM|Mux32~4 (
// Equation(s):
// \SRAM|Mux32~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux32~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux32~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux32~3_combout ),
	.datac(gnd),
	.datad(\SRAM|Mux32~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~4 .lut_mask = 16'hEE44;
defparam \SRAM|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \SRAM|DQ_buffer[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[4] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \SRAM|Mux31~2 (
// Equation(s):
// \SRAM|Mux31~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))) # (!\SRAM|roundRobin [0] & (\SRAM|roundRobin [1]))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~2 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \SRAM|Mux31~3 (
// Equation(s):
// \SRAM|Mux31~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux31~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux31~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\SRAM|Mux31~2_combout 
//  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(\SRAM|Mux31~2_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~3 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \SRAM|Mux31~0 (
// Equation(s):
// \SRAM|Mux31~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (!\SRAM|roundRobin [1]))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]) # 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~0 .lut_mask = 16'h3B38;
defparam \SRAM|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \SRAM|Mux31~1 (
// Equation(s):
// \SRAM|Mux31~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux31~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\SRAM|Mux31~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux31~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|Mux31~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \SRAM|Mux31~4 (
// Equation(s):
// \SRAM|Mux31~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux31~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux31~3_combout ))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [2]),
	.datac(\SRAM|Mux31~3_combout ),
	.datad(\SRAM|Mux31~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~4 .lut_mask = 16'hFC30;
defparam \SRAM|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N3
dffeas \SRAM|DQ_buffer[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[5] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \SRAM|Mux30~2 (
// Equation(s):
// \SRAM|Mux30~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))) # (!\SRAM|roundRobin [0] & (\SRAM|roundRobin [1]))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~2 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \SRAM|Mux30~3 (
// Equation(s):
// \SRAM|Mux30~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux30~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux30~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\SRAM|Mux30~2_combout  
// & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\SRAM|Mux30~2_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~3 .lut_mask = 16'hE5E0;
defparam \SRAM|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \SRAM|Mux30~0 (
// Equation(s):
// \SRAM|Mux30~0_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~0 .lut_mask = 16'h3E32;
defparam \SRAM|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \SRAM|Mux30~1 (
// Equation(s):
// \SRAM|Mux30~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux30~0_combout  & (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\SRAM|Mux30~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux30~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux30~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~1 .lut_mask = 16'hBCB0;
defparam \SRAM|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \SRAM|Mux30~4 (
// Equation(s):
// \SRAM|Mux30~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux30~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux30~3_combout ))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [2]),
	.datac(\SRAM|Mux30~3_combout ),
	.datad(\SRAM|Mux30~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~4 .lut_mask = 16'hFC30;
defparam \SRAM|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \SRAM|DQ_buffer[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[6] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \SRAM|Mux29~0 (
// Equation(s):
// \SRAM|Mux29~0_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~0 .lut_mask = 16'h3E32;
defparam \SRAM|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \SRAM|Mux29~1 (
// Equation(s):
// \SRAM|Mux29~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux29~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!\SRAM|Mux29~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux29~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux29~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~1 .lut_mask = 16'hF838;
defparam \SRAM|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \SRAM|Mux29~2 (
// Equation(s):
// \SRAM|Mux29~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~2 .lut_mask = 16'hF858;
defparam \SRAM|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \SRAM|Mux29~3 (
// Equation(s):
// \SRAM|Mux29~3_combout  = (\SRAM|Mux29~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # ((\SRAM|roundRobin [0])))) # (!\SRAM|Mux29~2_combout  & (((!\SRAM|roundRobin [0] & 
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|Mux29~2_combout ),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~3 .lut_mask = 16'hCBC8;
defparam \SRAM|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \SRAM|Mux29~4 (
// Equation(s):
// \SRAM|Mux29~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux29~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux29~3_combout )))

	.dataa(\SRAM|Mux29~1_combout ),
	.datab(\SRAM|roundRobin [2]),
	.datac(gnd),
	.datad(\SRAM|Mux29~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~4 .lut_mask = 16'hBB88;
defparam \SRAM|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \SRAM|DQ_buffer[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[7] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \SRAM|Mux28~2 (
// Equation(s):
// \SRAM|Mux28~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~2 .lut_mask = 16'hF588;
defparam \SRAM|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \SRAM|Mux28~3 (
// Equation(s):
// \SRAM|Mux28~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux28~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux28~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (!\SRAM|Mux28~2_combout 
//  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|Mux28~2_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~3 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \SRAM|Mux28~0 (
// Equation(s):
// \SRAM|Mux28~0_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~0 .lut_mask = 16'h3E32;
defparam \SRAM|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \SRAM|Mux28~1 (
// Equation(s):
// \SRAM|Mux28~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux28~0_combout  & (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\SRAM|Mux28~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux28~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\SRAM|Mux28~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \SRAM|Mux28~4 (
// Equation(s):
// \SRAM|Mux28~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux28~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux28~3_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mux28~3_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux28~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~4 .lut_mask = 16'hFC0C;
defparam \SRAM|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \SRAM|DQ_buffer[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[8] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \SRAM|Mux27~0 (
// Equation(s):
// \SRAM|Mux27~0_combout  = (\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & \SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~0 .lut_mask = 16'h5E54;
defparam \SRAM|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \SRAM|Mux27~1 (
// Equation(s):
// \SRAM|Mux27~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux27~0_combout  & (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\SRAM|Mux27~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux27~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux27~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~1 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \SRAM|Mux27~2 (
// Equation(s):
// \SRAM|Mux27~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~2 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \SRAM|Mux27~3 (
// Equation(s):
// \SRAM|Mux27~3_combout  = (\SRAM|roundRobin [0] & (\SRAM|Mux27~2_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux27~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\SRAM|Mux27~2_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux27~2_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~3 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \SRAM|Mux27~4 (
// Equation(s):
// \SRAM|Mux27~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux27~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux27~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux27~1_combout ),
	.datac(gnd),
	.datad(\SRAM|Mux27~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~4 .lut_mask = 16'hDD88;
defparam \SRAM|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \SRAM|DQ_buffer[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[9] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \SRAM|Mux26~2 (
// Equation(s):
// \SRAM|Mux26~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~2 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \SRAM|Mux26~3 (
// Equation(s):
// \SRAM|Mux26~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux26~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux26~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # 
// (!\SRAM|Mux26~2_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\SRAM|Mux26~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~3 .lut_mask = 16'hFA44;
defparam \SRAM|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \SRAM|Mux26~0 (
// Equation(s):
// \SRAM|Mux26~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~0 .lut_mask = 16'h5E0E;
defparam \SRAM|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \SRAM|Mux26~1 (
// Equation(s):
// \SRAM|Mux26~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux26~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|Mux26~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux26~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|Mux26~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~1 .lut_mask = 16'hF858;
defparam \SRAM|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \SRAM|Mux26~4 (
// Equation(s):
// \SRAM|Mux26~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux26~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux26~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux26~3_combout ),
	.datad(\SRAM|Mux26~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N19
dffeas \SRAM|DQ_buffer[10] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[10] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \SRAM|Mux25~0 (
// Equation(s):
// \SRAM|Mux25~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] & (!\SRAM|roundRobin [1]))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]) # 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~0 .lut_mask = 16'h5D58;
defparam \SRAM|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \SRAM|Mux25~1 (
// Equation(s):
// \SRAM|Mux25~1_combout  = (\SRAM|Mux25~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]) # ((!\SRAM|roundRobin [1])))) # (!\SRAM|Mux25~0_combout  & (((\SRAM|roundRobin [1] & 
// \SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\SRAM|Mux25~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~1 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \SRAM|Mux25~2 (
// Equation(s):
// \SRAM|Mux25~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~2 .lut_mask = 16'hF858;
defparam \SRAM|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \SRAM|Mux25~3 (
// Equation(s):
// \SRAM|Mux25~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux25~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux25~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])) # (!\SRAM|Mux25~2_combout  
// & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\SRAM|Mux25~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~3 .lut_mask = 16'hEE50;
defparam \SRAM|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \SRAM|Mux25~4 (
// Equation(s):
// \SRAM|Mux25~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux25~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux25~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(\SRAM|Mux25~1_combout ),
	.datac(gnd),
	.datad(\SRAM|Mux25~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~4 .lut_mask = 16'hDD88;
defparam \SRAM|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \SRAM|DQ_buffer[11] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[11] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \SRAM|Mux24~0 (
// Equation(s):
// \SRAM|Mux24~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] & !\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~0 .lut_mask = 16'h55E4;
defparam \SRAM|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \SRAM|Mux24~1 (
// Equation(s):
// \SRAM|Mux24~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux24~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) # (!\SRAM|Mux24~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux24~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|Mux24~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \SRAM|Mux24~2 (
// Equation(s):
// \SRAM|Mux24~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~2 .lut_mask = 16'hF588;
defparam \SRAM|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \SRAM|Mux24~3 (
// Equation(s):
// \SRAM|Mux24~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux24~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux24~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\SRAM|Mux24~2_combout  
// & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|Mux24~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~3 .lut_mask = 16'hEE50;
defparam \SRAM|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \SRAM|Mux24~4 (
// Equation(s):
// \SRAM|Mux24~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux24~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux24~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux24~1_combout ),
	.datad(\SRAM|Mux24~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~4 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \SRAM|DQ_buffer[12] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[12] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \SRAM|Mux23~2 (
// Equation(s):
// \SRAM|Mux23~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~2 .lut_mask = 16'hF858;
defparam \SRAM|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \SRAM|Mux23~3 (
// Equation(s):
// \SRAM|Mux23~3_combout  = (\SRAM|roundRobin [0] & (\SRAM|Mux23~2_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux23~2_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\SRAM|Mux23~2_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux23~2_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~3 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \SRAM|Mux23~0 (
// Equation(s):
// \SRAM|Mux23~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~0 .lut_mask = 16'h7564;
defparam \SRAM|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \SRAM|Mux23~1 (
// Equation(s):
// \SRAM|Mux23~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux23~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|Mux23~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux23~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|Mux23~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \SRAM|Mux23~4 (
// Equation(s):
// \SRAM|Mux23~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux23~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux23~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux23~3_combout ),
	.datad(\SRAM|Mux23~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \SRAM|DQ_buffer[13] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[13] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \SRAM|Mux22~2 (
// Equation(s):
// \SRAM|Mux22~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~2 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \SRAM|Mux22~3 (
// Equation(s):
// \SRAM|Mux22~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux22~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux22~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))) # 
// (!\SRAM|Mux22~2_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|Mux22~2_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~3 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \SRAM|Mux22~0 (
// Equation(s):
// \SRAM|Mux22~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \SRAM|Mux22~1 (
// Equation(s):
// \SRAM|Mux22~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux22~0_combout  & (\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\SRAM|Mux22~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux22~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux22~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~1 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \SRAM|Mux22~4 (
// Equation(s):
// \SRAM|Mux22~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux22~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux22~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux22~3_combout ),
	.datad(\SRAM|Mux22~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N7
dffeas \SRAM|DQ_buffer[14] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[14] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \SRAM|Mux21~0 (
// Equation(s):
// \SRAM|Mux21~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (!\SRAM|roundRobin [1]))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]) # 
// (\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[4].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[5].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~0 .lut_mask = 16'h5D58;
defparam \SRAM|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \SRAM|Mux21~1 (
// Equation(s):
// \SRAM|Mux21~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux21~0_combout  & ((\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))) # (!\SRAM|Mux21~0_combout  & 
// (\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux21~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux21~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[6].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|DATA_FIFO_generate[7].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~1 .lut_mask = 16'hEC64;
defparam \SRAM|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \SRAM|Mux21~2 (
// Equation(s):
// \SRAM|Mux21~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~2 .lut_mask = 16'hF858;
defparam \SRAM|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \SRAM|Mux21~3 (
// Equation(s):
// \SRAM|Mux21~3_combout  = (\SRAM|roundRobin [0] & (\SRAM|Mux21~2_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux21~2_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))) # (!\SRAM|Mux21~2_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux21~2_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~3 .lut_mask = 16'hDC98;
defparam \SRAM|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \SRAM|Mux21~4 (
// Equation(s):
// \SRAM|Mux21~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux21~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux21~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux21~1_combout ),
	.datad(\SRAM|Mux21~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~4 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \SRAM|DQ_buffer[15] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[15] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneive_lcell_comb \SRAM|Mux19~0 (
// Equation(s):
// \SRAM|Mux19~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\SRAM|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \SRAM|Mux19~1 (
// Equation(s):
// \SRAM|Mux19~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux19~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\SRAM|Mux19~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux19~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|Mux19~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \SRAM|Mux19~2 (
// Equation(s):
// \SRAM|Mux19~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~2 .lut_mask = 16'hF588;
defparam \SRAM|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \SRAM|Mux19~3 (
// Equation(s):
// \SRAM|Mux19~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux19~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux19~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!\SRAM|Mux19~2_combout 
//  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|Mux19~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~3 .lut_mask = 16'hFA44;
defparam \SRAM|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \SRAM|Mux19~4 (
// Equation(s):
// \SRAM|Mux19~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux19~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux19~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|Mux19~1_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux19~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~4 .lut_mask = 16'hCFC0;
defparam \SRAM|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \SRAM|SRAM_ADDR[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneive_lcell_comb \SRAM|Mux18~0 (
// Equation(s):
// \SRAM|Mux18~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \SRAM|Mux18~1 (
// Equation(s):
// \SRAM|Mux18~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux18~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\SRAM|Mux18~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux18~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\SRAM|Mux18~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \SRAM|Mux18~2 (
// Equation(s):
// \SRAM|Mux18~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~2 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \SRAM|Mux18~3 (
// Equation(s):
// \SRAM|Mux18~3_combout  = (\SRAM|Mux18~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]) # ((\SRAM|roundRobin [0])))) # (!\SRAM|Mux18~2_combout  & (((!\SRAM|roundRobin [0] & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\SRAM|Mux18~2_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~3 .lut_mask = 16'hADA8;
defparam \SRAM|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \SRAM|Mux18~4 (
// Equation(s):
// \SRAM|Mux18~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux18~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux18~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|Mux18~1_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux18~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~4 .lut_mask = 16'hCFC0;
defparam \SRAM|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \SRAM|SRAM_ADDR[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \SRAM|Mux17~0 (
// Equation(s):
// \SRAM|Mux17~0_combout  = (\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~0 .lut_mask = 16'h7632;
defparam \SRAM|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \SRAM|Mux17~1 (
// Equation(s):
// \SRAM|Mux17~1_combout  = (\SRAM|Mux17~0_combout  & (((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]) # (!\SRAM|roundRobin [1])))) # (!\SRAM|Mux17~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\SRAM|Mux17~0_combout ),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~1 .lut_mask = 16'hCAF0;
defparam \SRAM|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneive_lcell_comb \SRAM|Mux17~2 (
// Equation(s):
// \SRAM|Mux17~2_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\SRAM|roundRobin [0]))) # (!\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~2 .lut_mask = 16'hEA62;
defparam \SRAM|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \SRAM|Mux17~3 (
// Equation(s):
// \SRAM|Mux17~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux17~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux17~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\SRAM|Mux17~2_combout 
//  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|Mux17~2_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~3 .lut_mask = 16'hF2C2;
defparam \SRAM|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \SRAM|Mux17~4 (
// Equation(s):
// \SRAM|Mux17~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux17~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux17~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|Mux17~1_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux17~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~4 .lut_mask = 16'hCFC0;
defparam \SRAM|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \SRAM|SRAM_ADDR[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \SRAM|Mux16~0 (
// Equation(s):
// \SRAM|Mux16~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\SRAM|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~0 .lut_mask = 16'h5E0E;
defparam \SRAM|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \SRAM|Mux16~1 (
// Equation(s):
// \SRAM|Mux16~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux16~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\SRAM|Mux16~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux16~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\SRAM|Mux16~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\SRAM|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~1 .lut_mask = 16'hF858;
defparam \SRAM|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \SRAM|Mux16~2 (
// Equation(s):
// \SRAM|Mux16~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~2 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \SRAM|Mux16~3 (
// Equation(s):
// \SRAM|Mux16~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux16~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux16~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\SRAM|Mux16~2_combout  
// & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\SRAM|Mux16~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~3 .lut_mask = 16'hEE30;
defparam \SRAM|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \SRAM|Mux16~4 (
// Equation(s):
// \SRAM|Mux16~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux16~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux16~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux16~1_combout ),
	.datad(\SRAM|Mux16~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~4 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \SRAM|SRAM_ADDR[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \SRAM|Mux15~2 (
// Equation(s):
// \SRAM|Mux15~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~2 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \SRAM|Mux15~3 (
// Equation(s):
// \SRAM|Mux15~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux15~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux15~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\SRAM|Mux15~2_combout  
// & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\SRAM|Mux15~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~3 .lut_mask = 16'hEE30;
defparam \SRAM|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \SRAM|Mux15~0 (
// Equation(s):
// \SRAM|Mux15~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~0 .lut_mask = 16'h4F4A;
defparam \SRAM|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \SRAM|Mux15~1 (
// Equation(s):
// \SRAM|Mux15~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux15~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (!\SRAM|Mux15~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux15~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|Mux15~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~1 .lut_mask = 16'hF858;
defparam \SRAM|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \SRAM|Mux15~4 (
// Equation(s):
// \SRAM|Mux15~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux15~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux15~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux15~3_combout ),
	.datad(\SRAM|Mux15~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N13
dffeas \SRAM|SRAM_ADDR[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneive_lcell_comb \SRAM|Mux14~2 (
// Equation(s):
// \SRAM|Mux14~2_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\SRAM|roundRobin [0]))) # (!\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~2 .lut_mask = 16'hEA62;
defparam \SRAM|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneive_lcell_comb \SRAM|Mux14~3 (
// Equation(s):
// \SRAM|Mux14~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux14~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux14~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\SRAM|Mux14~2_combout  
// & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|Mux14~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~3 .lut_mask = 16'hEE30;
defparam \SRAM|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneive_lcell_comb \SRAM|Mux14~0 (
// Equation(s):
// \SRAM|Mux14~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] & !\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~0 .lut_mask = 16'h33E2;
defparam \SRAM|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \SRAM|Mux14~1 (
// Equation(s):
// \SRAM|Mux14~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux14~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\SRAM|Mux14~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux14~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|Mux14~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneive_lcell_comb \SRAM|Mux14~4 (
// Equation(s):
// \SRAM|Mux14~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux14~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mux14~3_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux14~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~4 .lut_mask = 16'hFC0C;
defparam \SRAM|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \SRAM|SRAM_ADDR[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \SRAM|Mux13~2 (
// Equation(s):
// \SRAM|Mux13~2_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\SRAM|roundRobin [0]))) # (!\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~2 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \SRAM|Mux13~3 (
// Equation(s):
// \SRAM|Mux13~3_combout  = (\SRAM|Mux13~2_combout  & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])))) # (!\SRAM|Mux13~2_combout  & (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\SRAM|Mux13~2_combout ),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~3 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \SRAM|Mux13~0 (
// Equation(s):
// \SRAM|Mux13~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~0 .lut_mask = 16'h7564;
defparam \SRAM|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneive_lcell_comb \SRAM|Mux13~1 (
// Equation(s):
// \SRAM|Mux13~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux13~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (!\SRAM|Mux13~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux13~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux13~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~1 .lut_mask = 16'hEC64;
defparam \SRAM|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneive_lcell_comb \SRAM|Mux13~4 (
// Equation(s):
// \SRAM|Mux13~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux13~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux13~3_combout ))

	.dataa(\SRAM|Mux13~3_combout ),
	.datab(gnd),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux13~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~4 .lut_mask = 16'hFA0A;
defparam \SRAM|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N23
dffeas \SRAM|SRAM_ADDR[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \SRAM|Mux12~2 (
// Equation(s):
// \SRAM|Mux12~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~2 .lut_mask = 16'hBC8C;
defparam \SRAM|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \SRAM|Mux12~3 (
// Equation(s):
// \SRAM|Mux12~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux12~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux12~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!\SRAM|Mux12~2_combout 
//  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\SRAM|Mux12~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~3 .lut_mask = 16'hFC22;
defparam \SRAM|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneive_lcell_comb \SRAM|Mux12~0 (
// Equation(s):
// \SRAM|Mux12~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~0 .lut_mask = 16'h33E2;
defparam \SRAM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \SRAM|Mux12~1 (
// Equation(s):
// \SRAM|Mux12~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux12~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])) # (!\SRAM|Mux12~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux12~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux12~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~1 .lut_mask = 16'hAFC0;
defparam \SRAM|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \SRAM|Mux12~4 (
// Equation(s):
// \SRAM|Mux12~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux12~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [2]),
	.datac(\SRAM|Mux12~3_combout ),
	.datad(\SRAM|Mux12~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~4 .lut_mask = 16'hFC30;
defparam \SRAM|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \SRAM|SRAM_ADDR[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \SRAM|Mux11~0 (
// Equation(s):
// \SRAM|Mux11~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])))))

	.dataa(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~0 .lut_mask = 16'h2F2C;
defparam \SRAM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \SRAM|Mux11~1 (
// Equation(s):
// \SRAM|Mux11~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux11~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\SRAM|Mux11~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux11~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|Mux11~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~1 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \SRAM|Mux11~2 (
// Equation(s):
// \SRAM|Mux11~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~2 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \SRAM|Mux11~3 (
// Equation(s):
// \SRAM|Mux11~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux11~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux11~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\SRAM|Mux11~2_combout  
// & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|Mux11~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~3 .lut_mask = 16'hFA0C;
defparam \SRAM|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \SRAM|Mux11~4 (
// Equation(s):
// \SRAM|Mux11~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux11~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux11~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [2]),
	.datac(\SRAM|Mux11~1_combout ),
	.datad(\SRAM|Mux11~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~4 .lut_mask = 16'hF3C0;
defparam \SRAM|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N27
dffeas \SRAM|SRAM_ADDR[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \SRAM|Mux10~0 (
// Equation(s):
// \SRAM|Mux10~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ((!\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & 
// (((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # (\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~0 .lut_mask = 16'h55D8;
defparam \SRAM|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \SRAM|Mux10~1 (
// Equation(s):
// \SRAM|Mux10~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux10~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\SRAM|Mux10~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux10~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux10~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~1 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \SRAM|Mux10~2 (
// Equation(s):
// \SRAM|Mux10~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~2 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \SRAM|Mux10~3 (
// Equation(s):
// \SRAM|Mux10~3_combout  = (\SRAM|Mux10~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # ((\SRAM|roundRobin [0])))) # (!\SRAM|Mux10~2_combout  & 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] & !\SRAM|roundRobin [0]))))

	.dataa(\SRAM|Mux10~2_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~3 .lut_mask = 16'hAAD8;
defparam \SRAM|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \SRAM|Mux10~4 (
// Equation(s):
// \SRAM|Mux10~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux10~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux10~3_combout )))

	.dataa(\SRAM|Mux10~1_combout ),
	.datab(gnd),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux10~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~4 .lut_mask = 16'hAFA0;
defparam \SRAM|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \SRAM|SRAM_ADDR[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \SRAM|Mux9~0 (
// Equation(s):
// \SRAM|Mux9~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~0 .lut_mask = 16'h5E0E;
defparam \SRAM|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \SRAM|Mux9~1 (
// Equation(s):
// \SRAM|Mux9~1_combout  = (\SRAM|Mux9~0_combout  & (((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\SRAM|roundRobin [1]))) # (!\SRAM|Mux9~0_combout  & (\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|Mux9~0_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~1 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \SRAM|Mux9~2 (
// Equation(s):
// \SRAM|Mux9~2_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\SRAM|roundRobin [0]))) # (!\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~2 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \SRAM|Mux9~3 (
// Equation(s):
// \SRAM|Mux9~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux9~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux9~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\SRAM|Mux9~2_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|Mux9~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~3 .lut_mask = 16'hFA0C;
defparam \SRAM|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \SRAM|Mux9~4 (
// Equation(s):
// \SRAM|Mux9~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux9~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|roundRobin [2]),
	.datac(\SRAM|Mux9~1_combout ),
	.datad(\SRAM|Mux9~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~4 .lut_mask = 16'hF3C0;
defparam \SRAM|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \SRAM|SRAM_ADDR[10] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \SRAM|Mux8~0 (
// Equation(s):
// \SRAM|Mux8~0_combout  = (\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~0 .lut_mask = 16'h5E0E;
defparam \SRAM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \SRAM|Mux8~1 (
// Equation(s):
// \SRAM|Mux8~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux8~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])) # (!\SRAM|Mux8~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux8~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\SRAM|Mux8~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~1 .lut_mask = 16'hBBC0;
defparam \SRAM|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \SRAM|Mux8~2 (
// Equation(s):
// \SRAM|Mux8~2_combout  = (\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~2 .lut_mask = 16'hBC8C;
defparam \SRAM|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \SRAM|Mux8~3 (
// Equation(s):
// \SRAM|Mux8~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux8~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux8~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\SRAM|Mux8~2_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\SRAM|Mux8~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~3 .lut_mask = 16'hFC22;
defparam \SRAM|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \SRAM|Mux8~4 (
// Equation(s):
// \SRAM|Mux8~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux8~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux8~3_combout )))

	.dataa(\SRAM|Mux8~1_combout ),
	.datab(\SRAM|Mux8~3_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~4 .lut_mask = 16'hACAC;
defparam \SRAM|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \SRAM|SRAM_ADDR[11] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \SRAM|Mux7~0 (
// Equation(s):
// \SRAM|Mux7~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] & !\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # ((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~0 .lut_mask = 16'h55E4;
defparam \SRAM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \SRAM|Mux7~1 (
// Equation(s):
// \SRAM|Mux7~1_combout  = (\SRAM|Mux7~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # ((!\SRAM|roundRobin [1])))) # (!\SRAM|Mux7~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \SRAM|roundRobin [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(\SRAM|Mux7~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~1 .lut_mask = 16'hB8CC;
defparam \SRAM|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \SRAM|Mux7~2 (
// Equation(s):
// \SRAM|Mux7~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~2 .lut_mask = 16'hF588;
defparam \SRAM|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \SRAM|Mux7~3 (
// Equation(s):
// \SRAM|Mux7~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux7~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux7~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\SRAM|Mux7~2_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|Mux7~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~3 .lut_mask = 16'hEE50;
defparam \SRAM|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \SRAM|Mux7~4 (
// Equation(s):
// \SRAM|Mux7~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux7~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|Mux7~1_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux7~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~4 .lut_mask = 16'hCFC0;
defparam \SRAM|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \SRAM|SRAM_ADDR[12] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \SRAM|Mux6~2 (
// Equation(s):
// \SRAM|Mux6~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~2 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \SRAM|Mux6~3 (
// Equation(s):
// \SRAM|Mux6~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux6~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux6~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|Mux6~2_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|Mux6~2_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~3 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \SRAM|Mux6~0 (
// Equation(s):
// \SRAM|Mux6~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \SRAM|Mux6~1 (
// Equation(s):
// \SRAM|Mux6~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux6~0_combout  & (\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\SRAM|Mux6~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux6~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|Mux6~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \SRAM|Mux6~4 (
// Equation(s):
// \SRAM|Mux6~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux6~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux6~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux6~3_combout ),
	.datad(\SRAM|Mux6~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \SRAM|SRAM_ADDR[13] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \SRAM|Mux5~2 (
// Equation(s):
// \SRAM|Mux5~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~2 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \SRAM|Mux5~3 (
// Equation(s):
// \SRAM|Mux5~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux5~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux5~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\SRAM|Mux5~2_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\SRAM|Mux5~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~3 .lut_mask = 16'hEE50;
defparam \SRAM|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \SRAM|Mux5~0 (
// Equation(s):
// \SRAM|Mux5~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (!\SRAM|roundRobin [1]))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]) # 
// (\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~0 .lut_mask = 16'h5D58;
defparam \SRAM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \SRAM|Mux5~1 (
// Equation(s):
// \SRAM|Mux5~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux5~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))) # (!\SRAM|Mux5~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux5~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux5~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \SRAM|Mux5~4 (
// Equation(s):
// \SRAM|Mux5~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux5~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux5~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux5~3_combout ),
	.datad(\SRAM|Mux5~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \SRAM|SRAM_ADDR[14] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \SRAM|Mux4~0 (
// Equation(s):
// \SRAM|Mux4~0_combout  = (\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~0 .lut_mask = 16'h7362;
defparam \SRAM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \SRAM|Mux4~1 (
// Equation(s):
// \SRAM|Mux4~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux4~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))) # (!\SRAM|Mux4~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux4~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|Mux4~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneive_lcell_comb \SRAM|Mux4~2 (
// Equation(s):
// \SRAM|Mux4~2_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # (!\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] & (\SRAM|roundRobin [0])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~2 .lut_mask = 16'hEA4A;
defparam \SRAM|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \SRAM|Mux4~3 (
// Equation(s):
// \SRAM|Mux4~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux4~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux4~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])) # (!\SRAM|Mux4~2_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|Mux4~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~3 .lut_mask = 16'hFA0C;
defparam \SRAM|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \SRAM|Mux4~4 (
// Equation(s):
// \SRAM|Mux4~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux4~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|Mux4~1_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux4~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~4 .lut_mask = 16'hCFC0;
defparam \SRAM|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N5
dffeas \SRAM|SRAM_ADDR[15] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \SRAM|Mux3~2 (
// Equation(s):
// \SRAM|Mux3~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\SRAM|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~2 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \SRAM|Mux3~3 (
// Equation(s):
// \SRAM|Mux3~3_combout  = (\SRAM|roundRobin [0] & (\SRAM|Mux3~2_combout )) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux3~2_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16])) # (!\SRAM|Mux3~2_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux3~2_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\SRAM|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~3 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \SRAM|Mux3~0 (
// Equation(s):
// \SRAM|Mux3~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\SRAM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \SRAM|Mux3~1 (
// Equation(s):
// \SRAM|Mux3~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux3~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]))) # (!\SRAM|Mux3~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux3~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(\SRAM|Mux3~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \SRAM|Mux3~4 (
// Equation(s):
// \SRAM|Mux3~4_combout  = (\SRAM|roundRobin [2] & ((\SRAM|Mux3~1_combout ))) # (!\SRAM|roundRobin [2] & (\SRAM|Mux3~3_combout ))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux3~3_combout ),
	.datad(\SRAM|Mux3~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~4 .lut_mask = 16'hFA50;
defparam \SRAM|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \SRAM|SRAM_ADDR[16] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \SRAM|Mux2~0 (
// Equation(s):
// \SRAM|Mux2~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.cin(gnd),
	.combout(\SRAM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~0 .lut_mask = 16'h7654;
defparam \SRAM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \SRAM|Mux2~1 (
// Equation(s):
// \SRAM|Mux2~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux2~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))) # (!\SRAM|Mux2~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux2~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\SRAM|Mux2~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \SRAM|Mux2~2 (
// Equation(s):
// \SRAM|Mux2~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))))) # (!\SRAM|roundRobin [0] & (\SRAM|roundRobin [1]))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.cin(gnd),
	.combout(\SRAM|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~2 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \SRAM|Mux2~3 (
// Equation(s):
// \SRAM|Mux2~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux2~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux2~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))) # (!\SRAM|Mux2~2_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\SRAM|Mux2~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~3 .lut_mask = 16'hFA44;
defparam \SRAM|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \SRAM|Mux2~4 (
// Equation(s):
// \SRAM|Mux2~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux2~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux2~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux2~1_combout ),
	.datad(\SRAM|Mux2~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~4 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N9
dffeas \SRAM|SRAM_ADDR[17] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \SRAM|Mux1~0 (
// Equation(s):
// \SRAM|Mux1~0_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.cin(gnd),
	.combout(\SRAM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~0 .lut_mask = 16'h7564;
defparam \SRAM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \SRAM|Mux1~1 (
// Equation(s):
// \SRAM|Mux1~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux1~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))) # (!\SRAM|Mux1~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux1~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux1~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.cin(gnd),
	.combout(\SRAM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~1 .lut_mask = 16'hF838;
defparam \SRAM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \SRAM|Mux1~2 (
// Equation(s):
// \SRAM|Mux1~2_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))))) # (!\SRAM|roundRobin [0] & (\SRAM|roundRobin [1]))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.cin(gnd),
	.combout(\SRAM|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~2 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \SRAM|Mux1~3 (
// Equation(s):
// \SRAM|Mux1~3_combout  = (\SRAM|roundRobin [0] & (((\SRAM|Mux1~2_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|Mux1~2_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))) # (!\SRAM|Mux1~2_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(\SRAM|Mux1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~3 .lut_mask = 16'hFC22;
defparam \SRAM|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \SRAM|Mux1~4 (
// Equation(s):
// \SRAM|Mux1~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux1~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux1~3_combout )))

	.dataa(\SRAM|roundRobin [2]),
	.datab(gnd),
	.datac(\SRAM|Mux1~1_combout ),
	.datad(\SRAM|Mux1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~4 .lut_mask = 16'hF5A0;
defparam \SRAM|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \SRAM|SRAM_ADDR[18] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \SRAM|Mux0~0 (
// Equation(s):
// \SRAM|Mux0~0_combout  = (\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[4].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(\SRAM|ADDR_FIFO_generate[5].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\SRAM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~0 .lut_mask = 16'h7362;
defparam \SRAM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \SRAM|Mux0~1 (
// Equation(s):
// \SRAM|Mux0~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux0~0_combout  & ((\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]))) # (!\SRAM|Mux0~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux0~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[6].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datac(\SRAM|Mux0~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[7].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\SRAM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~1 .lut_mask = 16'hF858;
defparam \SRAM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneive_lcell_comb \SRAM|Mux0~2 (
// Equation(s):
// \SRAM|Mux0~2_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])) # (!\SRAM|roundRobin [0]))) # (!\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\SRAM|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~2 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneive_lcell_comb \SRAM|Mux0~3 (
// Equation(s):
// \SRAM|Mux0~3_combout  = (\SRAM|Mux0~2_combout  & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])))) # (!\SRAM|Mux0~2_combout  & (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])))

	.dataa(\SRAM|Mux0~2_combout ),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\SRAM|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~3 .lut_mask = 16'hBA98;
defparam \SRAM|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \SRAM|Mux0~4 (
// Equation(s):
// \SRAM|Mux0~4_combout  = (\SRAM|roundRobin [2] & (\SRAM|Mux0~1_combout )) # (!\SRAM|roundRobin [2] & ((\SRAM|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\SRAM|Mux0~1_combout ),
	.datac(\SRAM|roundRobin [2]),
	.datad(\SRAM|Mux0~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~4 .lut_mask = 16'hCFC0;
defparam \SRAM|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N31
dffeas \SRAM|SRAM_ADDR[19] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneive_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = (\debugState.fetch~q ) # ((\debugState.check~q ) # (!\debugState.init~q ))

	.dataa(\debugState.fetch~q ),
	.datab(\debugState.init~q ),
	.datac(gnd),
	.datad(\debugState.check~q ),
	.cin(gnd),
	.combout(\WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam WideOr0.lut_mask = 16'hFFBB;
defparam WideOr0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneive_lcell_comb \LEDG~5 (
// Equation(s):
// \LEDG~5_combout  = (!\debugState.bigwait~q  & !\debugState.check~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\debugState.bigwait~q ),
	.datad(\debugState.check~q ),
	.cin(gnd),
	.combout(\LEDG~5_combout ),
	.cout());
// synopsys translate_off
defparam \LEDG~5 .lut_mask = 16'h000F;
defparam \LEDG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][0]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][0]~feeder_combout  = \SRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \SRAM|DataReady~2 (
// Equation(s):
// \SRAM|DataReady~2_combout  = (\SRAM|DataReady~0_combout  & \SRAM|lastOpRead~q )

	.dataa(\SRAM|DataReady~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|lastOpRead~q ),
	.cin(gnd),
	.combout(\SRAM|DataReady~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataReady~2 .lut_mask = 16'hAA00;
defparam \SRAM|DataReady~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \SRAM|DataFromSRAM[0][0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][0] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \LEDR[0]~reg0feeder (
// Equation(s):
// \LEDR[0]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][0]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[0]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \LEDR[0]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[0]~reg0 .is_wysiwyg = "true";
defparam \LEDR[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][1]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][1]~feeder_combout  = \SRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \SRAM|DataFromSRAM[0][1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][1] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \LEDR[1]~reg0feeder (
// Equation(s):
// \LEDR[1]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][1]~q 

	.dataa(\SRAM|DataFromSRAM[0][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[1]~reg0feeder .lut_mask = 16'hAAAA;
defparam \LEDR[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \LEDR[1]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[1]~reg0 .is_wysiwyg = "true";
defparam \LEDR[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][2]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][2]~feeder_combout  = \SRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \SRAM|DataFromSRAM[0][2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][2] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \LEDR[2]~reg0feeder (
// Equation(s):
// \LEDR[2]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DataFromSRAM[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \LEDR[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \LEDR[2]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[2]~reg0 .is_wysiwyg = "true";
defparam \LEDR[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][3]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][3]~feeder_combout  = \SRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N19
dffeas \SRAM|DataFromSRAM[0][3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][3] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \LEDR[3]~reg0feeder (
// Equation(s):
// \LEDR[3]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][3]~q 

	.dataa(\SRAM|DataFromSRAM[0][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[3]~reg0feeder .lut_mask = 16'hAAAA;
defparam \LEDR[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N15
dffeas \LEDR[3]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[3]~reg0 .is_wysiwyg = "true";
defparam \LEDR[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][4]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][4]~feeder_combout  = \SRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N21
dffeas \SRAM|DataFromSRAM[0][4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][4] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \LEDR[4]~reg0feeder (
// Equation(s):
// \LEDR[4]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][4]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[4]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \LEDR[4]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[4]~reg0 .is_wysiwyg = "true";
defparam \LEDR[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][5]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][5]~feeder_combout  = \SRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \SRAM|DataFromSRAM[0][5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][5] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \LEDR[5]~reg0feeder (
// Equation(s):
// \LEDR[5]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][5]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[5]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \LEDR[5]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[5]~reg0 .is_wysiwyg = "true";
defparam \LEDR[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][6]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][6]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \SRAM|DataFromSRAM[0][6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][6] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \LEDR[6]~reg0feeder (
// Equation(s):
// \LEDR[6]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][6]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[6]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \LEDR[6]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[6]~reg0 .is_wysiwyg = "true";
defparam \LEDR[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \SRAM|DataFromSRAM[0][7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][7] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \LEDR[7]~reg0feeder (
// Equation(s):
// \LEDR[7]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][7]~q 

	.dataa(\SRAM|DataFromSRAM[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[7]~reg0feeder .lut_mask = 16'hAAAA;
defparam \LEDR[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \LEDR[7]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[7]~reg0 .is_wysiwyg = "true";
defparam \LEDR[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y32_N19
dffeas \SRAM|DataFromSRAM[0][8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][8] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneive_lcell_comb \LEDR[8]~reg0feeder (
// Equation(s):
// \LEDR[8]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][8]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[8]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \LEDR[8]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[8]~reg0 .is_wysiwyg = "true";
defparam \LEDR[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][9]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][9]~feeder_combout  = \SRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \SRAM|DataFromSRAM[0][9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][9] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneive_lcell_comb \LEDR[9]~reg0feeder (
// Equation(s):
// \LEDR[9]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][9]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[9]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N27
dffeas \LEDR[9]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[9]~reg0 .is_wysiwyg = "true";
defparam \LEDR[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N22
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][10]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][10]~feeder_combout  = \SRAM_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][10]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N23
dffeas \SRAM|DataFromSRAM[0][10] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][10] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cycloneive_lcell_comb \LEDR[10]~reg0feeder (
// Equation(s):
// \LEDR[10]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][10]~q 

	.dataa(\SRAM|DataFromSRAM[0][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[10]~reg0feeder .lut_mask = 16'hAAAA;
defparam \LEDR[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \LEDR[10]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[10]~reg0 .is_wysiwyg = "true";
defparam \LEDR[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][11]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][11]~feeder_combout  = \SRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \SRAM|DataFromSRAM[0][11] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][11] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneive_lcell_comb \LEDR[11]~reg0feeder (
// Equation(s):
// \LEDR[11]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][11]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][11]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[11]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \LEDR[11]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[11]~reg0 .is_wysiwyg = "true";
defparam \LEDR[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y32_N31
dffeas \SRAM|DataFromSRAM[0][12] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][12] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cycloneive_lcell_comb \LEDR[12]~reg0feeder (
// Equation(s):
// \LEDR[12]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][12]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][12]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[12]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N3
dffeas \LEDR[12]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[12]~reg0 .is_wysiwyg = "true";
defparam \LEDR[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \SRAM|DataFromSRAM[0][13] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][13] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cycloneive_lcell_comb \LEDR[13]~reg0feeder (
// Equation(s):
// \LEDR[13]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][13]~q 

	.dataa(\SRAM|DataFromSRAM[0][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[13]~reg0feeder .lut_mask = 16'hAAAA;
defparam \LEDR[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N13
dffeas \LEDR[13]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[13]~reg0 .is_wysiwyg = "true";
defparam \LEDR[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][14]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][14]~feeder_combout  = \SRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \SRAM|DataFromSRAM[0][14] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][14] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cycloneive_lcell_comb \LEDR[14]~reg0feeder (
// Equation(s):
// \LEDR[14]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][14]~q 

	.dataa(\SRAM|DataFromSRAM[0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[14]~reg0feeder .lut_mask = 16'hAAAA;
defparam \LEDR[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \LEDR[14]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[14]~reg0 .is_wysiwyg = "true";
defparam \LEDR[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cycloneive_lcell_comb \SRAM|DataFromSRAM[0][15]~feeder (
// Equation(s):
// \SRAM|DataFromSRAM[0][15]~feeder_combout  = \SRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\SRAM|DataFromSRAM[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][15]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataFromSRAM[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \SRAM|DataFromSRAM[0][15] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM|DataFromSRAM[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DataReady~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataFromSRAM[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataFromSRAM[0][15] .is_wysiwyg = "true";
defparam \SRAM|DataFromSRAM[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cycloneive_lcell_comb \LEDR[15]~reg0feeder (
// Equation(s):
// \LEDR[15]~reg0feeder_combout  = \SRAM|DataFromSRAM[0][15]~q 

	.dataa(gnd),
	.datab(\SRAM|DataFromSRAM[0][15]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[15]~reg0feeder .lut_mask = 16'hCCCC;
defparam \LEDR[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \LEDR[15]~reg0 (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\LEDR[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debugState.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[15]~reg0 .is_wysiwyg = "true";
defparam \LEDR[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
