
synthesis -f "SonyVivazLCDDriver_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 09 10:36:06 2016


Command Line:  synthesis -f SonyVivazLCDDriver_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/Github/Lattice/Sony Vivaz LCD driver/impl1 (searchpath added)
-p D:/Github/Lattice/Sony Vivaz LCD driver (searchpath added)
VHDL library = work
VHDL design file = D:/Github/Lattice/Sony Vivaz LCD driver/constants.vhd
VHDL design file = D:/Github/Lattice/Sony Vivaz LCD driver/main.vhd
VHDL design file = D:/Github/Lattice/Sony Vivaz LCD driver/functions.vhd
NGD file = SonyVivazLCDDriver_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/Github/Lattice/Sony Vivaz LCD driver/impl1"  />
Analyzing VHDL file d:/github/lattice/sony vivaz lcd driver/constants.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/constants.vhd(5): " arg1="constants" arg2="d:/github/lattice/sony vivaz lcd driver/constants.vhd" arg3="5"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/constants.vhd(21): " arg1="constants" arg2="d:/github/lattice/sony vivaz lcd driver/constants.vhd" arg3="21"  />
Analyzing VHDL file d:/github/lattice/sony vivaz lcd driver/main.vhd. VHDL-1481
    <postMsg mid="35921240" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/main.vhd(6): " arg1="components" arg2="lattice" arg3="d:/github/lattice/sony vivaz lcd driver/main.vhd" arg4="6"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/main.vhd(8): " arg1="main" arg2="d:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/main.vhd(29): " arg1="behavioral" arg2="d:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="29"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/main.vhd(62): " arg1="size" arg2="d:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="62"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(712): " arg1="size" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="712"  />
Analyzing VHDL file d:/github/lattice/sony vivaz lcd driver/functions.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/functions.vhd(6): " arg1="functions" arg2="d:/github/lattice/sony vivaz lcd driver/functions.vhd" arg3="6"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/functions.vhd(10): " arg1="functions" arg2="d:/github/lattice/sony vivaz lcd driver/functions.vhd" arg3="10"  />
unit main is not yet analyzed. VHDL-1485
d:/github/lattice/sony vivaz lcd driver/main.vhd(8): executing main(behavioral)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/sony vivaz lcd driver/main.vhd(27): " arg1="main" arg2="behavioral" arg3="d:/github/lattice/sony vivaz lcd driver/main.vhd" arg4="27"  />
Top module name (VHDL): main
Last elaborated design is main(behavioral)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_wr"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_rs"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[15]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[14]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[13]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[12]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[11]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[10]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[9]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[8]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[7]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[6]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[5]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[4]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[3]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[2]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[1]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_db[0]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_reset"  />
######## Missing driver on net n151. Patching with GND.
######## Missing driver on net n150. Patching with GND.
######## Missing driver on net n152. Patching with GND.
######## Missing driver on net n153. Patching with GND.
######## Missing driver on net n154. Patching with GND.
######## Missing driver on net n155. Patching with GND.
######## Missing driver on net n156. Patching with GND.
######## Missing driver on net n157. Patching with GND.
######## Missing driver on net n158. Patching with GND.
######## Missing driver on net n159. Patching with GND.
######## Missing driver on net n160. Patching with GND.
######## Missing driver on net n161. Patching with GND.
######## Missing driver on net n162. Patching with GND.
######## Missing driver on net n163. Patching with GND.
######## Missing driver on net n164. Patching with GND.
######## Missing driver on net n165. Patching with GND.
######## Missing driver on net n166. Patching with GND.
######## Missing driver on net n167. Patching with GND.
######## Missing driver on net n168. Patching with GND.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="clk" arg2="clk"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="clk"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="reset" arg2="reset"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="reset"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
     96 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file SonyVivazLCDDriver_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 31 of 7209 (0 % )
CCU2D => 17
FD1P3AX => 8
FD1S3IX => 23
GSR => 1
IB => 1
LUT4 => 14
OB => 9
OBZ => 19
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk133, loads : 31
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk133_enable_8, loads : 31
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk133_enable_8, loads : 31
  Net : count_22, loads : 2
  Net : count_21, loads : 2
  Net : count_20, loads : 2
  Net : count_19, loads : 2
  Net : count_18, loads : 2
  Net : count_17, loads : 2
  Net : count_16, loads : 2
  Net : count_15, loads : 2
  Net : count_14, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |    1.000 MHz|  114.194 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 73.840  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.594  secs
--------------------------------------------------------------
