Information: Updating graph... (UID-83)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Wed Mar 20 14:18:04 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          1.99
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        220
  Leaf Cell Count:               5905
  Buf/Inv Cell Count:             287
  Buf Cell Count:                  68
  Inv Cell Count:                 219
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4512
  Sequential Cell Count:         1393
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11121.087326
  Noncombinational Area:  9258.466195
  Buf/Inv Area:            393.414917
  Total Buffer Area:            77.77
  Total Inverter Area:         315.65
  Macro/Black Box Area:  50667.683594
  Net Area:               6070.040387
  -----------------------------------
  Cell Area:             71047.237115
  Design Area:           77117.277502


  Design Rules
  -----------------------------------
  Total Number of Nets:          6066
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.52
  Logic Optimization:                  9.40
  Mapping Optimization:               26.15
  -----------------------------------------
  Overall Compile Time:               79.82
  Overall Compile Wall Clock Time:   186.19

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
