/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  reg [9:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[60] ? in_data[51] : in_data[14];
  assign celloutsig_0_2z = in_data[86] ? in_data[53] : celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[186] ? in_data[168] : in_data[112];
  assign celloutsig_1_11z = ~(celloutsig_1_5z & celloutsig_1_5z);
  assign celloutsig_0_1z = ~(in_data[14] & celloutsig_0_0z);
  assign celloutsig_1_1z = ~(in_data[114] & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_5z = ~(in_data[114] & in_data[167]);
  assign celloutsig_1_15z = ~(celloutsig_1_4z | celloutsig_1_8z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_0_23z = ! celloutsig_0_6z[8:0];
  assign celloutsig_1_2z = ! in_data[109:105];
  assign celloutsig_1_19z = { celloutsig_1_8z[3:2], celloutsig_1_2z, celloutsig_1_11z } !== { celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_8z[3:2] };
  assign celloutsig_0_24z = { celloutsig_0_17z[1], celloutsig_0_0z, celloutsig_0_1z } !== celloutsig_0_6z[3:1];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_3z = in_data[57:55];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = in_data[85:76];
  assign { celloutsig_0_17z[6:4], celloutsig_0_17z[2], celloutsig_0_17z[3], celloutsig_0_17z[1] } = ~ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_1_8z[2], celloutsig_1_8z[3] } = ~ { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_17z[0] = celloutsig_0_17z[1];
  assign celloutsig_1_8z[1:0] = celloutsig_1_8z[3:2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
