// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xnormalize.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XNormalize_CfgInitialize(XNormalize *InstancePtr, XNormalize_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Crtl_bus_BaseAddress = ConfigPtr->Crtl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XNormalize_Start(XNormalize *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL) & 0x80;
    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XNormalize_IsDone(XNormalize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XNormalize_IsIdle(XNormalize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XNormalize_IsReady(XNormalize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XNormalize_EnableAutoRestart(XNormalize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL, 0x80);
}

void XNormalize_DisableAutoRestart(XNormalize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_AP_CTRL, 0);
}

void XNormalize_Set_xMin(XNormalize *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_XMIN_DATA, Data);
}

u32 XNormalize_Get_xMin(XNormalize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_XMIN_DATA);
    return Data;
}

void XNormalize_Set_xMax(XNormalize *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_XMAX_DATA, Data);
}

u32 XNormalize_Get_xMax(XNormalize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_XMAX_DATA);
    return Data;
}

void XNormalize_InterruptGlobalEnable(XNormalize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_GIE, 1);
}

void XNormalize_InterruptGlobalDisable(XNormalize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_GIE, 0);
}

void XNormalize_InterruptEnable(XNormalize *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_IER);
    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_IER, Register | Mask);
}

void XNormalize_InterruptDisable(XNormalize *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_IER);
    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_IER, Register & (~Mask));
}

void XNormalize_InterruptClear(XNormalize *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNormalize_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_ISR, Mask);
}

u32 XNormalize_InterruptGetEnabled(XNormalize *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_IER);
}

u32 XNormalize_InterruptGetStatus(XNormalize *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XNormalize_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNORMALIZE_CRTL_BUS_ADDR_ISR);
}

