
Network Parameters:
MESH:	size: 4x4	Speed: 1 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 8KB, Line Size: 32B, Set Size: 2, Coherence: PR_WB, Adaptive: FALSE


Secondary Cache Size 32KB, Line Size: 32B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE
Associate Addr Node: start -2147483328 end -2147447448 node 0
Associate Addr Node: start -2147447136 end -2147411256 node 0
Associate Addr Node: start -2147411232 end -2147410964 node 0
Associate Addr Node: start -2147410964 end -2147410696 node 1
Associate Addr Node: start -2147410696 end -2147410428 node 2
Associate Addr Node: start -2147410428 end -2147410160 node 3
Associate Addr Node: start -2147410160 end -2147409892 node 4
Associate Addr Node: start -2147409892 end -2147409624 node 5
Associate Addr Node: start -2147409624 end -2147409356 node 6
Associate Addr Node: start -2147409356 end -2147409088 node 7
PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 32742		icount: 18
End cycle: 19043704		icount: 15551802

Statistics Record Active list size:
   Number of samples = 19010962,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.9011e+07,   Sampling rate = 1
   Mean = 15.941,   Standard Deviation = 0.708559
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000     6.000 ( 0.00%) |
     4.000    22597.000 ( 0.12%) |
     6.000    39151.000 ( 0.21%) |
     8.000    33858.000 ( 0.18%) |
    10.000    26929.000 ( 0.14%) |
    12.000    14394.000 ( 0.08%) |
    14.000    25871.000 ( 0.14%) |
    16.000    18848156.000 (99.14%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19010962,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.9011e+07,   Sampling rate = 1
   Mean = 0.43084,   Standard Deviation = 0.536784
End of Report


Statistics Record Mem queue size:
   Number of samples = 19010962,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.9011e+07,   Sampling rate = 1
   Mean = 6.51365,   Standard Deviation = 2.16349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    6904588.000 (36.32%) |******************
     8.000    12106374.000 (63.68%) |*******************************
End of Report

BPB Good predictions: 547005, BPB Bad predictions: 11448, BPB Prediction rate: 0.979501
RAS Good predictions: 196563, RAS Bad predictions: 1, RAS Prediction rate: 0.999995
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 11449,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.9011e+07,   Sampling rate = 0.000602232
   Mean = 11.3723,   Standard Deviation = 2.71966
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.9011e+07,   Sampling rate = 5.26012e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 17.0%
FPU utilization: 4.1%
Addr. gen. utilization: 19.6%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.9011e+07,   Sampling rate = 5.26012e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 3149295(0.986,0.928) Mean 18.069/6.484/2.000 Stddev 24.321/15.741/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 27369(0.009,0.008) Mean 36.291/17.893/12.007 Stddev 32.382/18.174/0.119
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1297(0.000,0.000) Mean 350.808/345.141/345.141 Stddev 131.975/132.109/132.109
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 192(0.000,0.000) Mean 136.724/114.823/113.172 Stddev 49.334/25.123/24.933
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 15085(0.005,0.004) Mean 200.421/173.861/173.311 Stddev 172.277/117.218/117.389
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 174291(0.867,0.051) Mean 20.320/3.993/2.000 Stddev 13.397/0.123/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 15604(0.078,0.005) Mean 35.311/14.022/12.022 Stddev 6.212/0.208/0.208
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 1515(0.008,0.000) Mean 120.316/112.324/111.323 Stddev 4.852/5.011/4.999
Demand write DIR_RH_NOCOHE -- Num 256(0.001,0.000) Mean 195.543/104.672/102.676 Stddev 86.843/28.239/28.234
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 9433(0.047,0.003) Mean 260.299/155.146/153.466 Stddev 87.809/36.171/36.070
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 1(0.001,0.000) Mean 48.000/46.000/46.000 Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 754(0.996,0.000) Mean 207.166/201.666/198.671 Stddev 55.290/52.093/53.919
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 2(0.003,0.000) Mean 130.000/128.000/124.000 Stddev 1.414/1.414/2.828
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.010
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.008
Avail loss from Write time: 0.141
Avail loss from Read time: 0.393
Avail loss from Branch time: 0.009
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.008 excepts: 0.000




TIME FOR EXECUTION:	1.90437e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994130          2923230(   98%)          0              0.325
Num_hit: 2923230  Num_miss: 70900 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750044  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5129     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7438     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157005, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00824457
   Mean = 0.417946,   Standard Deviation = 0.493221
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063928.000 (58.21%) |*****************************
     1.000    7944480.000 (41.79%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157005, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00824457
   Mean = 0.417946,   Standard Deviation = 0.493221
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008408.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36560
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36560
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70977            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36780 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16903    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17166 @ 188.865 [stddev 58.034]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73307, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00384946
   Mean = 0.380713,   Standard Deviation = 0.485562
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771744.000 (61.93%) |******************************
     1.000    7236795.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73307, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00384946
   Mean = 0.380713,   Standard Deviation = 0.485562
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008539.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36560
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52017
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17914
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27709
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27709
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.06289
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27709
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43729
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045158          2976526(   98%)          0             0.3295
Num_hit: 2976526  Num_miss: 68632 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803294  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3285     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6630     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148088, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0077763
   Mean = 0.40177,   Standard Deviation = 0.490256
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372635.000 (59.82%) |*****************************
     1.000    7637835.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148088, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0077763
   Mean = 0.40177,   Standard Deviation = 0.490256
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010470.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68833            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33759 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16069    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16091    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16278 @ 183.868 [stddev 112.888]
DEMAND network miss WRITE	: 16310 @ 209.867 [stddev 77.898]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67028, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00351976
   Mean = 0.365786,   Standard Deviation = 0.48165
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056706.000 (63.42%) |*******************************
     1.000    6953764.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67028, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00351976
   Mean = 0.365786,   Standard Deviation = 0.48165
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010470.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952600          2881359(   98%)          0             0.3204
Num_hit: 2881359  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707565  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173794   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157968, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0082951
   Mean = 0.425043,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080107.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157968, Max Value = 1, Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0082951
   Mean = 0.425043,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010087.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36232
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36232
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16208 @ 191.279 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72590, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00381182
   Mean = 0.3876,   Standard Deviation = 0.487202
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368307.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72590, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00381182
   Mean = 0.3876,   Standard Deviation = 0.487202
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010087.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36232
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51878
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16802
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064157          2999709(   98%)          0             0.3309
Num_hit: 2999709  Num_miss: 64448 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826796  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2964     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6268     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143987, Max Value = 1, Min Value = 0
   Sampling interval = 1.90424e+07,   Sampling rate = 0.00756142
   Mean = 0.397366,   Standard Deviation = 0.489353
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11455155.000 (60.26%) |******************************
     1.000    7553328.000 (39.74%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143987, Max Value = 1, Min Value = 0
   Sampling interval = 1.90424e+07,   Sampling rate = 0.00756142
   Mean = 0.397366,   Standard Deviation = 0.489353
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008483.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33040
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33040
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64456            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32972 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15748    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15732    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15957 @ 176.989 [stddev 89.153]
DEMAND network miss WRITE	: 15944 @ 207.955 [stddev 68.445]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.364 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65767, Max Value = 1, Min Value = 0
   Sampling interval = 1.90424e+07,   Sampling rate = 0.00345376
   Mean = 0.363507,   Standard Deviation = 0.481009
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12098753.000 (63.65%) |*******************************
     1.000    6909720.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.364 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65767, Max Value = 1, Min Value = 0
   Sampling interval = 1.90424e+07,   Sampling rate = 0.00345376
   Mean = 0.363507,   Standard Deviation = 0.481009
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008473.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33040
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48308
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884884          2809904(   97%)          0             0.3144
Num_hit: 2809904  Num_miss: 74980 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636408  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8407     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165094, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00866929
   Mean = 0.442752,   Standard Deviation = 0.496712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592896.000 (55.72%) |***************************
     1.000    8416400.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165094, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00866929
   Mean = 0.442752,   Standard Deviation = 0.496712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009296.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39796
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39796
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75003            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39911 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17873    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18008 @ 196.179 [stddev 65.146]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79310, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00416469
   Mean = 0.403441,   Standard Deviation = 0.490588
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340159.000 (59.66%) |*****************************
     1.000    7669137.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79310, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00416469
   Mean = 0.403441,   Standard Deviation = 0.490588
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009296.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39796
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55442
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18746
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098092          3036874(   98%)          0             0.3343
Num_hit: 3036874  Num_miss: 61218 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863196  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3530     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5011     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136660, Max Value = 1, Min Value = 0
   Sampling interval = 1.90421e+07,   Sampling rate = 0.00717677
   Mean = 0.388416,   Standard Deviation = 0.48739
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11624598.000 (61.16%) |******************************
     1.000    7382766.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136660, Max Value = 1, Min Value = 0
   Sampling interval = 1.90421e+07,   Sampling rate = 0.00717677
   Mean = 0.388416,   Standard Deviation = 0.48739
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19007364.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32760
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32760
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61315            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33145 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16314    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14854    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16523 @ 179.596 [stddev 101.985]
DEMAND network miss WRITE	: 14991 @ 208.392 [stddev 69.472]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65057, Max Value = 1, Min Value = 0
   Sampling interval = 1.90421e+07,   Sampling rate = 0.00341653
   Mean = 0.356528,   Standard Deviation = 0.478974
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12230705.000 (64.35%) |********************************
     1.000    6776649.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65057, Max Value = 1, Min Value = 0
   Sampling interval = 1.90421e+07,   Sampling rate = 0.00341653
   Mean = 0.356528,   Standard Deviation = 0.478974
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19007354.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32760
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48217
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497574          3437010(   98%)          0             0.3752
Num_hit: 3437010  Num_miss: 60564 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261137  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4476     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1792     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141002, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00740463
   Mean = 0.268736,   Standard Deviation = 0.443302
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13899418.000 (73.13%) |************************************
     1.000    5107959.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141002, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00740463
   Mean = 0.268736,   Standard Deviation = 0.443302
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19007377.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20229
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20229
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60565            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20256 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10868    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8248     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11077 @ 232.750 [stddev 162.720]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40435, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00212346
   Mean = 0.236892,   Standard Deviation = 0.425176
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14504669.000 (76.31%) |**************************************
     1.000    4502698.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40435, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00212346
   Mean = 0.236892,   Standard Deviation = 0.425176
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19007367.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20229
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40180
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9916%
bus1: Bus Utilization (time spent delivering pkts) = 5.8226%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6038%
bus4: Bus Utilization (time spent delivering pkts) = 4.4587%
bus5: Bus Utilization (time spent delivering pkts) = 4.9282%
bus6: Bus Utilization (time spent delivering pkts) = 4.4749%
bus7: Bus Utilization (time spent delivering pkts) = 2.6071%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82363            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67020(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9031             4830(   53%)      105.5             0.01938
              Read             Write              Local            Remote
               4206(0.4657)        0(     0)     4204(0.4655)     4827(0.5345)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6888             3508(   51%)      96.29             0.01521
              Read             Write              Local            Remote
               3386(0.4916)        0(     0)        2(0.0002904)     6886(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6521             3264(   50%)      105.2             0.01454
              Read             Write              Local            Remote
               3263(0.5004)        1(0.0001534)     3261(0.5001)     3260(0.4999)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7763             3885(   50%)      97.42             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7761(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6415             3212(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3211(0.5005)        0(     0)     3209(0.5002)     3206(0.4998)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120086,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00630582
   Mean = 1.13664,   Standard Deviation = 0.798929
      Bin         Value
      ---         -----
     1.000    115231.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429917,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 2.14038,   Standard Deviation = 0.982112
      Bin         Value
      ---         -----
     1.000    140506.000 (32.68%) |****************
     2.000    129442.000 (30.11%) |***************
     3.000    119079.000 (27.70%) |*************
     4.000    40890.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429917,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429917.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429917,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 14.9226,   Standard Deviation = 4.00131
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429917,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 14.6298,   Standard Deviation = 3.98507
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429917,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 0.0683132,   Standard Deviation = 0.505376
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140506,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00737808
   Mean = 10.3374,   Standard Deviation = 0.441011
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140506,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00737808
   Mean = 10.0402,   Standard Deviation = 0.379869
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140506,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00737808
   Mean = 0.0401976,   Standard Deviation = 0.379869
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129442,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90434e+07,   Sampling rate = 0.00679722
   Mean = 14.3291,   Standard Deviation = 0.470176
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129442,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90434e+07,   Sampling rate = 0.00679722
   Mean = 14.0479,   Standard Deviation = 0.386285
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129442,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90434e+07,   Sampling rate = 0.00679722
   Mean = 0.0479288,   Standard Deviation = 0.386285
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 18.403,   Standard Deviation = 0.792945
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 18.1252,   Standard Deviation = 0.719505
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 0.125211,   Standard Deviation = 0.719505
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40890,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90425e+07,   Sampling rate = 0.0021473
   Mean = 22.4218,   Standard Deviation = 0.51236
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40890,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90425e+07,   Sampling rate = 0.0021473
   Mean = 22.0638,   Standard Deviation = 0.442789
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40890,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.0021473
   Mean = 0.0637564,   Standard Deviation = 0.442789
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429917,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 14.9226,   Standard Deviation = 4.00131
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429917,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 14.6298,   Standard Deviation = 3.98507
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429917,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0225753
   Mean = 0.0683132,   Standard Deviation = 0.505376
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453977,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0238387
   Mean = 2.13244,   Standard Deviation = 1.08254
      Bin         Value
      ---         -----
     1.000    175106.000 (38.57%) |*******************
     2.000    108461.000 (23.89%) |***********
     3.000    105591.000 (23.26%) |***********
     4.000    64819.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453977,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0238387
   Mean = 4.12777,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212487.000 (46.81%) |***********************
     6.000    241490.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212487,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0111579
   Mean = 18.1486,   Standard Deviation = 4.10024
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212487,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0111579
   Mean = 17.843,   Standard Deviation = 4.09143
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212487,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0111579
   Mean = 0.269376,   Standard Deviation = 1.09075
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241490,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0126808
   Mean = 24.0633,   Standard Deviation = 5.38257
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241490,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0126808
   Mean = 23.5987,   Standard Deviation = 5.36888
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241490,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0126808
   Mean = 2.10758,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175106,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00919495
   Mean = 16.8568,   Standard Deviation = 3.29929
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175106,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00919495
   Mean = 16.4484,   Standard Deviation = 3.22204
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175106,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00919495
   Mean = 1.03174,   Standard Deviation = 2.02784
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 20.5194,   Standard Deviation = 3.92906
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 1.5107,   Standard Deviation = 2.26983
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.6201,   Standard Deviation = 3.95737
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.2605,   Standard Deviation = 3.86585
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 1.4995,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64819,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90426e+07,   Sampling rate = 0.00340389
   Mean = 29.1651,   Standard Deviation = 3.02302
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64819,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90426e+07,   Sampling rate = 0.00340389
   Mean = 28.7221,   Standard Deviation = 2.97703
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64819,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90426e+07,   Sampling rate = 0.00340389
   Mean = 0.977337,   Standard Deviation = 1.96966
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453977,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0238387
   Mean = 21.2949,   Standard Deviation = 5.65602
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453977,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0238387
   Mean = 20.9047,   Standard Deviation = 5.60505
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453977,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0238387
   Mean = 1.2472,   Standard Deviation = 2.16049
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572717
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178075
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0534824
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218525
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258386
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150455
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110525
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237043
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0103614
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231737
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485378
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847865
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173477
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125653
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146863
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103957
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234447
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612964
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263237
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470843
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508087
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287687
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296107
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.028272
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292571
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.031454
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285675
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.014874
Utilization of oport 0 in network Reply = 0.0341765
Utilization of oport 1 in network Reply = 0.00916161
Utilization of oport 2 in network Reply = 0.00742628
Utilization of oport 3 in network Reply = 0.00790117
Utilization of oport 4 in network Reply = 0.00740565
Utilization of oport 5 in network Reply = 0.0082098
Utilization of oport 6 in network Reply = 0.00769587
Utilization of oport 7 in network Reply = 0.00450448
Reply Network Utilization: 0.0191822
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372221
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.020443
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314154
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183554
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137874
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951364
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00371986
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195786
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0029771
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159512
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00110351
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531199
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952635
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.0076514
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.0087097
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531525
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254184
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481219
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00110351
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431737
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130903
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104367
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953869
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104082
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.010411
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105767
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.005307
Utilization of oport 0 in network Request = 0.0132066
Utilization of oport 1 in network Request = 0.00361757
Utilization of oport 2 in network Request = 0.00312922
Utilization of oport 3 in network Request = 0.00285409
Utilization of oport 4 in network Request = 0.00313521
Utilization of oport 5 in network Request = 0.00313489
Utilization of oport 6 in network Request = 0.00319176
Utilization of oport 7 in network Request = 0.0015936
Req Network Utilization: 0.0111063
Total Network Utilization: 0.0152011

PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 33548		icount: 18
End cycle: 19043809		icount: 11280981

Statistics Record Active list size:
   Number of samples = 19010261,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.90103e+07,   Sampling rate = 1
   Mean = 15.9532,   Standard Deviation = 0.623493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    104.000 ( 0.00%) |
     4.000    14790.000 ( 0.08%) |
     6.000    29862.000 ( 0.16%) |
     8.000    27677.000 ( 0.15%) |
    10.000    29484.000 ( 0.16%) |
    12.000    10957.000 ( 0.06%) |
    14.000    12112.000 ( 0.06%) |
    16.000    18885275.000 (99.34%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19010261,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.90103e+07,   Sampling rate = 1
   Mean = 0.294753,   Standard Deviation = 0.566999
End of Report


Statistics Record Mem queue size:
   Number of samples = 19010261,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.90103e+07,   Sampling rate = 1
   Mean = 7.34216,   Standard Deviation = 1.45257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3874583.000 (20.38%) |**********
     8.000    15135678.000 (79.62%) |***************************************
End of Report

BPB Good predictions: 325423, BPB Bad predictions: 8398, BPB Prediction rate: 0.974843
RAS Good predictions: 196646, RAS Bad predictions: 4, RAS Prediction rate: 0.999980
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8402,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90103e+07,   Sampling rate = 0.000441972
   Mean = 10.7865,   Standard Deviation = 2.97602
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90103e+07,   Sampling rate = 5.26032e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 8.9%
FPU utilization: 4.1%
Addr. gen. utilization: 16.6%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.90103e+07,   Sampling rate = 5.26032e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2707567(0.984,0.917) Mean 25.134/9.019/2.000 Stddev 54.613/28.630/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 26030(0.009,0.009) Mean 37.549/16.445/12.007 Stddev 55.965/7.386/0.086
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 3(0.000,0.000) Mean 170.667/47.000/47.000 Stddev 205.598/1.732/1.732
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1823(0.001,0.001) Mean 504.656/469.685/469.446 Stddev 210.123/205.926/206.241
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 17428(0.006,0.006) Mean 208.012/184.909/184.167 Stddev 91.216/59.542/59.397
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173795(0.874,0.059) Mean 19.768/4.001/2.000 Stddev 4.542/0.181/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8836(0.044,0.003) Mean 32.021/14.000/12.000 Stddev 5.991/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 1512(0.008,0.001) Mean 143.413/135.413/134.413 Stddev 1.196/1.196/1.196
Demand write DIR_RH_NOCOHE -- Num 239(0.001,0.000) Mean 196.845/109.711/107.715 Stddev 84.549/18.149/18.141
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 14458(0.073,0.005) Mean 402.682/220.591/218.783 Stddev 103.727/72.933/72.563
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 579(0.695,0.000) Mean 429.489/422.345/420.294 Stddev 102.183/100.307/101.245
Demand rmw CACHE_TO_CACHE -- Num 254(0.305,0.000) Mean 411.201/409.350/405.106 Stddev 115.580/115.464/114.904
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.006
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.018
Avail loss from Write time: 0.228
Avail loss from Read time: 0.418
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.008 excepts: 0.000




TIME FOR EXECUTION:	1.90438e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994134          2923232(   98%)          0              0.325
Num_hit: 2923232  Num_miss: 70902 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750046  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7439     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157007, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0082446
   Mean = 0.417949,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063958.000 (58.21%) |*****************************
     1.000    7944621.000 (41.79%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157007, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0082446
   Mean = 0.417949,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008579.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36560
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36560
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70978            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36781 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16904    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17166 @ 188.865 [stddev 58.034]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73308, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0038495
   Mean = 0.380712,   Standard Deviation = 0.485562
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771784.000 (61.93%) |******************************
     1.000    7236795.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73308, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0038495
   Mean = 0.380712,   Standard Deviation = 0.485562
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008579.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36560
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52017
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17914
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27709
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27709
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.06289
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27709
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43729
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045161          2976527(   98%)          0             0.3295
Num_hit: 2976527  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803295  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148090, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00777635
   Mean = 0.401773,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7637951.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148090, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00777635
   Mean = 0.401773,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010608.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16310 @ 209.867 [stddev 77.898]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67030, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00351984
   Mean = 0.365789,   Standard Deviation = 0.481651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953870.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67030, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00351984
   Mean = 0.365789,   Standard Deviation = 0.481651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010608.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36233
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36233
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36233
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51879
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064160          2999712(   98%)          0             0.3309
Num_hit: 2999712  Num_miss: 64448 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826799  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2964     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6268     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143988, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00756097
   Mean = 0.397339,   Standard Deviation = 0.489347
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456442.000 (60.27%) |******************************
     1.000    7553328.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143988, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00756097
   Mean = 0.397339,   Standard Deviation = 0.489347
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009770.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64456            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32972 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15748    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15732    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15957 @ 176.989 [stddev 89.153]
DEMAND network miss WRITE	: 15944 @ 207.955 [stddev 68.445]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65768, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00345358
   Mean = 0.363483,   Standard Deviation = 0.481002
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100050.000 (63.65%) |*******************************
     1.000    6909720.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65768, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00345358
   Mean = 0.363483,   Standard Deviation = 0.481002
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009770.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884886          2809905(   97%)          0             0.3144
Num_hit: 2809905  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636409  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165096, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00866934
   Mean = 0.442755,   Standard Deviation = 0.496712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416513.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165096, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00866934
   Mean = 0.442755,   Standard Deviation = 0.496712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009429.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39797
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39797
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18009 @ 196.174 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79312, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00416477
   Mean = 0.403444,   Standard Deviation = 0.490588
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669240.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79312, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00416477
   Mean = 0.403444,   Standard Deviation = 0.490588
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009429.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39797
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55443
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098095          3036877(   98%)          0             0.3343
Num_hit: 3036877  Num_miss: 61218 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863199  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3530     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5011     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136661, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00717622
   Mean = 0.388383,   Standard Deviation = 0.487383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626205.000 (61.16%) |******************************
     1.000    7382766.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136661, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00717622
   Mean = 0.388383,   Standard Deviation = 0.487383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008971.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61315            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33145 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16314    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14854    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16523 @ 179.596 [stddev 101.985]
DEMAND network miss WRITE	: 14991 @ 208.392 [stddev 69.472]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65058, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00341629
   Mean = 0.356497,   Standard Deviation = 0.478965
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232322.000 (64.35%) |********************************
     1.000    6776649.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65058, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00341629
   Mean = 0.356497,   Standard Deviation = 0.478965
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008971.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497593          3437029(   98%)          0             0.3752
Num_hit: 3437029  Num_miss: 60564 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261156  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4476     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1792     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141002, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00740463
   Mean = 0.268736,   Standard Deviation = 0.443302
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13899418.000 (73.13%) |************************************
     1.000    5107959.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141002, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00740463
   Mean = 0.268736,   Standard Deviation = 0.443302
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19007377.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20229
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20229
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60565            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20256 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10868    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8248     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11077 @ 232.750 [stddev 162.720]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40435, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00212346
   Mean = 0.236892,   Standard Deviation = 0.425176
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14504669.000 (76.31%) |**************************************
     1.000    4502698.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40435, Max Value = 1, Min Value = 0
   Sampling interval = 1.90425e+07,   Sampling rate = 0.00212346
   Mean = 0.236892,   Standard Deviation = 0.425176
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19007367.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20229
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40180
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9916%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6038%
bus4: Bus Utilization (time spent delivering pkts) = 4.4587%
bus5: Bus Utilization (time spent delivering pkts) = 4.9284%
bus6: Bus Utilization (time spent delivering pkts) = 4.4749%
bus7: Bus Utilization (time spent delivering pkts) = 2.6072%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9032             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4658)        0(     0)     4204(0.4655)     4828(0.5345)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6888             3508(   51%)      96.29             0.01521
              Read             Write              Local            Remote
               3386(0.4916)        0(     0)        2(0.0002904)     6886(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6522             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5005)        1(0.0001533)     3261(0.5)     3261(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7763             3885(   50%)      97.42             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7761(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6416             3212(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3211(0.5005)        0(     0)     3209(0.5002)     3207(0.4998)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120088,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00630588
   Mean = 1.13664,   Standard Deviation = 0.798923
      Bin         Value
      ---         -----
     1.000    115233.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429923,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 2.14039,   Standard Deviation = 0.982122
      Bin         Value
      ---         -----
     1.000    140509.000 (32.68%) |****************
     2.000    129442.000 (30.11%) |***************
     3.000    119079.000 (27.70%) |*************
     4.000    40893.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429923,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429923.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429923,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 14.9226,   Standard Deviation = 4.00135
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429923,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.9851
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429923,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 0.0683122,   Standard Deviation = 0.505373
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140509,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0073782
   Mean = 10.3374,   Standard Deviation = 0.441007
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140509,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0073782
   Mean = 10.0402,   Standard Deviation = 0.379865
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140509,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0073782
   Mean = 0.0401967,   Standard Deviation = 0.379865
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129442,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90434e+07,   Sampling rate = 0.00679722
   Mean = 14.3291,   Standard Deviation = 0.470176
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129442,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90434e+07,   Sampling rate = 0.00679722
   Mean = 14.0479,   Standard Deviation = 0.386285
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129442,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90434e+07,   Sampling rate = 0.00679722
   Mean = 0.0479288,   Standard Deviation = 0.386285
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 18.403,   Standard Deviation = 0.792945
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 18.1252,   Standard Deviation = 0.719505
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 0.125211,   Standard Deviation = 0.719505
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40893,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00214732
   Mean = 22.4218,   Standard Deviation = 0.512342
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40893,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00214732
   Mean = 22.0638,   Standard Deviation = 0.442773
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40893,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00214732
   Mean = 0.0637517,   Standard Deviation = 0.442773
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429923,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 14.9226,   Standard Deviation = 4.00135
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429923,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.9851
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429923,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0225755
   Mean = 0.0683122,   Standard Deviation = 0.505373
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453980,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0238388
   Mean = 2.13244,   Standard Deviation = 1.08254
      Bin         Value
      ---         -----
     1.000    175108.000 (38.57%) |*******************
     2.000    108461.000 (23.89%) |***********
     3.000    105591.000 (23.26%) |***********
     4.000    64820.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453980,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0238388
   Mean = 4.12777,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212489.000 (46.81%) |***********************
     6.000    241491.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212489,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0111579
   Mean = 18.1487,   Standard Deviation = 4.10027
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212489,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0111579
   Mean = 17.843,   Standard Deviation = 4.09145
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212489,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0111579
   Mean = 0.269374,   Standard Deviation = 1.09074
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241491,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0126809
   Mean = 24.0633,   Standard Deviation = 5.38257
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241491,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36889
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241491,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0126809
   Mean = 2.10757,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175108,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00919504
   Mean = 16.8568,   Standard Deviation = 3.29929
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175108,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00919504
   Mean = 16.4484,   Standard Deviation = 3.22204
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175108,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00919504
   Mean = 1.03172,   Standard Deviation = 2.02783
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 20.5194,   Standard Deviation = 3.92906
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 1.5107,   Standard Deviation = 2.26983
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.6201,   Standard Deviation = 3.95737
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.2605,   Standard Deviation = 3.86585
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 1.4995,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64820,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00340374
   Mean = 29.165,   Standard Deviation = 3.02303
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64820,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00340374
   Mean = 28.7221,   Standard Deviation = 2.97705
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64820,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00340374
   Mean = 0.977322,   Standard Deviation = 1.96965
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453980,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0238388
   Mean = 21.2949,   Standard Deviation = 5.65602
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453980,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0238388
   Mean = 20.9047,   Standard Deviation = 5.60505
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453980,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0238388
   Mean = 1.24719,   Standard Deviation = 2.16048
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572714
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178077
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0534821
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218531
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258385
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150457
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110524
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237042
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0103616
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231736
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485375
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847861
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173479
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125652
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146862
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103956
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234446
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.0061296
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263235
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470841
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508084
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287692
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296105
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282719
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292574
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0314538
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285678
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148739
Utilization of oport 0 in network Reply = 0.0341763
Utilization of oport 1 in network Reply = 0.00916156
Utilization of oport 2 in network Reply = 0.00742653
Utilization of oport 3 in network Reply = 0.0079012
Utilization of oport 4 in network Reply = 0.00740561
Utilization of oport 5 in network Reply = 0.00820983
Utilization of oport 6 in network Reply = 0.00769583
Utilization of oport 7 in network Reply = 0.00450445
Reply Network Utilization: 0.0191822
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372218
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204432
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314155
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183556
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137873
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951385
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00372037
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195788
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297734
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159514
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00110351
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531222
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952656
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00765136
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00870965
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531522
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254185
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481217
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00110351
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431738
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130902
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104369
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953864
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104084
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104113
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105769
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00530697
Utilization of oport 0 in network Request = 0.0132065
Utilization of oport 1 in network Request = 0.00361763
Utilization of oport 2 in network Request = 0.00312921
Utilization of oport 3 in network Request = 0.00285416
Utilization of oport 4 in network Request = 0.00313535
Utilization of oport 5 in network Request = 0.00313495
Utilization of oport 6 in network Request = 0.00319175
Utilization of oport 7 in network Request = 0.00159367
Req Network Utilization: 0.0111064
Total Network Utilization: 0.0152011

PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 33149		icount: 18
End cycle: 19043888		icount: 11903193

Statistics Record Active list size:
   Number of samples = 19010739,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.90107e+07,   Sampling rate = 1
   Mean = 15.9603,   Standard Deviation = 0.55822
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    600.000 ( 0.00%) |
     4.000    7226.000 ( 0.04%) |
     6.000    22558.000 ( 0.12%) |
     8.000    25120.000 ( 0.13%) |
    10.000    37837.000 ( 0.20%) |
    12.000    7802.000 ( 0.04%) |
    14.000    7454.000 ( 0.04%) |
    16.000    18902142.000 (99.43%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19010739,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.90107e+07,   Sampling rate = 1
   Mean = 0.281151,   Standard Deviation = 0.58456
End of Report


Statistics Record Mem queue size:
   Number of samples = 19010739,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.90107e+07,   Sampling rate = 1
   Mean = 7.33586,   Standard Deviation = 1.47287
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3849084.000 (20.25%) |**********
     8.000    15161655.000 (79.75%) |***************************************
End of Report

BPB Good predictions: 371572, BPB Bad predictions: 5509, BPB Prediction rate: 0.985390
RAS Good predictions: 196702, RAS Bad predictions: 74, RAS Prediction rate: 0.999624
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 5583,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90107e+07,   Sampling rate = 0.000293676
   Mean = 9.80082,   Standard Deviation = 3.51784
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90107e+07,   Sampling rate = 5.26018e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 10.1%
FPU utilization: 4.1%
Addr. gen. utilization: 17.1%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.90107e+07,   Sampling rate = 5.26018e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2803296(0.985,0.921) Mean 24.570/8.771/2.000 Stddev 53.552/28.363/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 26977(0.009,0.009) Mean 36.998/16.366/12.007 Stddev 48.489/7.359/0.103
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.000,0.000) Mean 229.000/46.000/46.000 Stddev 257.387/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1743(0.001,0.001) Mean 598.640/424.320/424.125 Stddev 318.987/171.537/171.859
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14534(0.005,0.005) Mean 189.494/176.126/175.240 Stddev 79.979/64.046/63.995
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173232(0.877,0.057) Mean 20.030/4.006/2.000 Stddev 7.748/0.142/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 7896(0.040,0.003) Mean 31.725/14.000/12.000 Stddev 5.140/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 238(0.001,0.000) Mean 194.508/108.912/106.912 Stddev 84.405/19.947/19.947
Demand write DIR_RH_LCOHE -- Num 3024(0.015,0.001) Mean 224.048/170.996/169.639 Stddev 197.415/78.246/78.088
Demand write DIR_RH_RCOHE -- Num 13013(0.066,0.004) Mean 431.643/244.804/242.788 Stddev 53.022/68.396/68.308
Demand write CACHE_TO_CACHE -- Num 36(0.000,0.000) Mean 529.861/524.861/521.583 Stddev 4.574/3.063/2.419
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 385(0.416,0.000) Mean 349.766/347.294/344.631 Stddev 162.567/161.698/163.343
Demand rmw CACHE_TO_CACHE -- Num 541(0.584,0.000) Mean 416.950/410.024/407.730 Stddev 118.729/117.128/117.844
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.009
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.018
Avail loss from Write time: 0.244
Avail loss from Read time: 0.381
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.005 excepts: 0.000




TIME FOR EXECUTION:	1.90439e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994136          2923233(   98%)          0              0.325
Num_hit: 2923233  Num_miss: 70903 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750047  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7440     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157009, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00824464
   Mean = 0.417953,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063974.000 (58.20%) |*****************************
     1.000    7944751.000 (41.80%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157009, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00824464
   Mean = 0.417953,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008725.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36560
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36560
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70978            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36781 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16904    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17167 @ 188.861 [stddev 58.035]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73309, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00384953
   Mean = 0.380716,   Standard Deviation = 0.485563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771784.000 (61.93%) |******************************
     1.000    7236915.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73309, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00384953
   Mean = 0.380716,   Standard Deviation = 0.485563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008699.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36560
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52017
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17914
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27711
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.0629
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43731
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045162          2976528(   98%)          0             0.3295
Num_hit: 2976528  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803296  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7638057.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010714.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16311 @ 209.859 [stddev 77.901]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953966.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010704.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36233
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36233
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36233
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51879
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064163          2999713(   98%)          0             0.3309
Num_hit: 2999713  Num_miss: 64450 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826800  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2965     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6269     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143990, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00756101
   Mean = 0.397343,   Standard Deviation = 0.489348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456464.000 (60.27%) |******************************
     1.000    7553467.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143990, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00756101
   Mean = 0.397343,   Standard Deviation = 0.489348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009931.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64457            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32973 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15749    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15732    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15958 @ 176.986 [stddev 89.151]
DEMAND network miss WRITE	: 15944 @ 207.955 [stddev 68.445]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65769, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00345361
   Mean = 0.363487,   Standard Deviation = 0.481003
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100050.000 (63.65%) |*******************************
     1.000    6909849.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65769, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00345361
   Mean = 0.363487,   Standard Deviation = 0.481003
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009899.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884886          2809905(   97%)          0             0.3144
Num_hit: 2809905  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636409  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165096, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00866934
   Mean = 0.442755,   Standard Deviation = 0.496712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416513.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165096, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00866934
   Mean = 0.442755,   Standard Deviation = 0.496712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009429.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39797
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39797
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18009 @ 196.174 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79312, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00416477
   Mean = 0.403444,   Standard Deviation = 0.490588
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669240.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79312, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00416477
   Mean = 0.403444,   Standard Deviation = 0.490588
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009429.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39797
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55443
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098098          3036878(   98%)          0             0.3343
Num_hit: 3036878  Num_miss: 61220 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863200  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3531     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5012     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136663, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00717627
   Mean = 0.388387,   Standard Deviation = 0.487383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626227.000 (61.16%) |******************************
     1.000    7382881.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136663, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00717627
   Mean = 0.388387,   Standard Deviation = 0.487383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009108.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61317            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33147 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16315    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14855    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16524 @ 179.591 [stddev 101.984]
DEMAND network miss WRITE	: 14991 @ 208.392 [stddev 69.472]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65060, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00341637
   Mean = 0.3565,   Standard Deviation = 0.478965
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232354.000 (64.35%) |********************************
     1.000    6776754.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65060, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00341637
   Mean = 0.3565,   Standard Deviation = 0.478965
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009108.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497596          3437032(   98%)          0             0.3752
Num_hit: 3437032  Num_miss: 60564 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261159  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4476     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1792     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141003, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00740418
   Mean = 0.268717,   Standard Deviation = 0.443293
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13900716.000 (73.13%) |************************************
     1.000    5107959.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141003, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00740418
   Mean = 0.268717,   Standard Deviation = 0.443293
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008675.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20230
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60565            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20256 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10868    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8248     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11077 @ 232.750 [stddev 162.720]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40436, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00212336
   Mean = 0.236876,   Standard Deviation = 0.425166
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14505977.000 (76.31%) |**************************************
     1.000    4502698.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40436, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00212336
   Mean = 0.236876,   Standard Deviation = 0.425166
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008675.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40181
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9915%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6039%
bus4: Bus Utilization (time spent delivering pkts) = 4.4588%
bus5: Bus Utilization (time spent delivering pkts) = 4.9284%
bus6: Bus Utilization (time spent delivering pkts) = 4.4749%
bus7: Bus Utilization (time spent delivering pkts) = 2.6073%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9032             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4658)        0(     0)     4204(0.4655)     4828(0.5345)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6889             3508(   51%)      96.27             0.01522
              Read             Write              Local            Remote
               3386(0.4915)        0(     0)        2(0.0002903)     6887(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6522             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5005)        1(0.0001533)     3261(0.5)     3261(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7763             3885(   50%)      97.42             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7761(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6417             3213(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3212(0.5005)        0(     0)     3210(0.5002)     3207(0.4998)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120089,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00630593
   Mean = 1.13664,   Standard Deviation = 0.79892
      Bin         Value
      ---         -----
     1.000    115234.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429925,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 2.14038,   Standard Deviation = 0.982121
      Bin         Value
      ---         -----
     1.000    140510.000 (32.68%) |****************
     2.000    129443.000 (30.11%) |***************
     3.000    119079.000 (27.70%) |*************
     4.000    40893.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429925,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429925.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429925,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 14.9226,   Standard Deviation = 4.00134
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429925,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.9851
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429925,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 0.0683119,   Standard Deviation = 0.505372
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140510,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00737822
   Mean = 10.3374,   Standard Deviation = 0.441005
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140510,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00737822
   Mean = 10.0402,   Standard Deviation = 0.379864
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140510,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00737822
   Mean = 0.0401964,   Standard Deviation = 0.379864
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.3291,   Standard Deviation = 0.470175
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.0479,   Standard Deviation = 0.386283
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 0.0479284,   Standard Deviation = 0.386283
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 18.403,   Standard Deviation = 0.792945
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 18.1252,   Standard Deviation = 0.719505
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119079,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.00625297
   Mean = 0.125211,   Standard Deviation = 0.719505
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40893,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00214732
   Mean = 22.4218,   Standard Deviation = 0.512342
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40893,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00214732
   Mean = 22.0638,   Standard Deviation = 0.442773
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40893,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00214732
   Mean = 0.0637517,   Standard Deviation = 0.442773
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429925,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 14.9226,   Standard Deviation = 4.00134
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429925,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.9851
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429925,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225755
   Mean = 0.0683119,   Standard Deviation = 0.505372
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453984,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0238389
   Mean = 2.13244,   Standard Deviation = 1.08255
      Bin         Value
      ---         -----
     1.000    175110.000 (38.57%) |*******************
     2.000    108461.000 (23.89%) |***********
     3.000    105591.000 (23.26%) |***********
     4.000    64822.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453984,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0238389
   Mean = 4.12777,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212491.000 (46.81%) |***********************
     6.000    241493.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212491,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.011158
   Mean = 18.1487,   Standard Deviation = 4.10029
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212491,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.011158
   Mean = 17.843,   Standard Deviation = 4.09147
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212491,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.011158
   Mean = 0.269371,   Standard Deviation = 1.09074
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241493,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0126809
   Mean = 24.0633,   Standard Deviation = 5.38258
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241493,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36889
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241493,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0126809
   Mean = 2.10756,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175110,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00919509
   Mean = 16.8568,   Standard Deviation = 3.29928
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175110,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00919509
   Mean = 16.4484,   Standard Deviation = 3.22203
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175110,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00919509
   Mean = 1.03171,   Standard Deviation = 2.02782
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 20.5194,   Standard Deviation = 3.92906
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108461,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00569538
   Mean = 1.5107,   Standard Deviation = 2.26983
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.6201,   Standard Deviation = 3.95737
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.2605,   Standard Deviation = 3.86585
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 1.4995,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64822,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00340383
   Mean = 29.165,   Standard Deviation = 3.02302
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64822,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00340383
   Mean = 28.722,   Standard Deviation = 2.97704
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64822,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00340383
   Mean = 0.977292,   Standard Deviation = 1.96963
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453984,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0238389
   Mean = 21.2949,   Standard Deviation = 5.65603
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453984,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0238389
   Mean = 20.9047,   Standard Deviation = 5.60506
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453984,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0238389
   Mean = 1.24718,   Standard Deviation = 2.16048
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572714
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178076
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0534821
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218533
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258386
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150457
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110528
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237041
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.010362
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231739
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485421
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847857
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173478
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125652
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146861
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103958
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234445
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612984
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263234
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470886
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508082
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287699
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296104
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282724
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292573
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0314543
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285677
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148743
Utilization of oport 0 in network Reply = 0.0341762
Utilization of oport 1 in network Reply = 0.00916152
Utilization of oport 2 in network Reply = 0.00742658
Utilization of oport 3 in network Reply = 0.00790117
Utilization of oport 4 in network Reply = 0.00740586
Utilization of oport 5 in network Reply = 0.0082098
Utilization of oport 6 in network Reply = 0.00769609
Utilization of oport 7 in network Reply = 0.00450444
Reply Network Utilization: 0.0191823
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372217
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204434
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314156
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183555
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137875
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951381
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00372035
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195787
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297759
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159513
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0011035
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0053122
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952678
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00765132
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00870962
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531546
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254184
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481215
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.0011035
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431736
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130902
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104368
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0095386
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104086
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104112
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105771
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00530721
Utilization of oport 0 in network Request = 0.0132064
Utilization of oport 1 in network Request = 0.0036177
Utilization of oport 2 in network Request = 0.00312919
Utilization of oport 3 in network Request = 0.00285414
Utilization of oport 4 in network Request = 0.00313534
Utilization of oport 5 in network Request = 0.00313502
Utilization of oport 6 in network Request = 0.00319173
Utilization of oport 7 in network Request = 0.00159366
Req Network Utilization: 0.0111064
Total Network Utilization: 0.0152012

PROCESSOR 5 Phase 1 STATISTICS: 
Start cycle: 34346		icount: 18
End cycle: 19043949		icount: 10805423

Statistics Record Active list size:
   Number of samples = 19009603,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.90096e+07,   Sampling rate = 1
   Mean = 15.9312,   Standard Deviation = 0.756681
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    317.000 ( 0.00%) |
     4.000    25730.000 ( 0.14%) |
     6.000    38145.000 ( 0.20%) |
     8.000    34876.000 ( 0.18%) |
    10.000    51243.000 ( 0.27%) |
    12.000    16982.000 ( 0.09%) |
    14.000    16841.000 ( 0.09%) |
    16.000    18825469.000 (99.03%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19009603,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.90096e+07,   Sampling rate = 1
   Mean = 0.317901,   Standard Deviation = 0.629367
End of Report


Statistics Record Mem queue size:
   Number of samples = 19009603,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.90096e+07,   Sampling rate = 1
   Mean = 7.47851,   Standard Deviation = 1.31364
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3239910.000 (17.04%) |********
     8.000    15769693.000 (82.96%) |*****************************************
End of Report

BPB Good predictions: 292332, BPB Bad predictions: 12020, BPB Prediction rate: 0.960506
RAS Good predictions: 196701, RAS Bad predictions: 64, RAS Prediction rate: 0.999675
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 12084,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90096e+07,   Sampling rate = 0.000635679
   Mean = 11.4111,   Standard Deviation = 2.80987
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90096e+07,   Sampling rate = 5.2605e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 7.9%
FPU utilization: 4.1%
Addr. gen. utilization: 16.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.90096e+07,   Sampling rate = 5.2605e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2636410(0.983,0.914) Mean 25.317/9.231/2.000 Stddev 54.314/29.358/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 26233(0.010,0.009) Mean 37.394/16.310/12.001 Stddev 57.423/7.460/0.030
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 3(0.000,0.000) Mean 173.333/46.333/46.333 Stddev 211.909/0.577/0.577
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1718(0.001,0.001) Mean 417.660/384.388/384.177 Stddev 151.831/146.243/146.534
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 18950(0.007,0.007) Mean 182.117/167.557/166.880 Stddev 77.528/70.316/70.272
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173496(0.866,0.060) Mean 19.781/3.996/2.000 Stddev 3.801/0.227/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8836(0.044,0.003) Mean 32.319/14.000/12.000 Stddev 5.997/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 1512(0.008,0.001) Mean 120.001/112.001/111.001 Stddev 2.130/2.130/2.130
Demand write DIR_RH_NOCOHE -- Num 238(0.001,0.000) Mean 194.748/106.265/104.265 Stddev 86.014/19.350/19.350
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 16260(0.081,0.006) Mean 378.086/227.150/225.373 Stddev 114.494/58.649/58.336
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 329(0.337,0.000) Mean 569.930/565.188/562.675 Stddev 173.331/173.795/174.917
Demand rmw CACHE_TO_CACHE -- Num 647(0.663,0.000) Mean 440.539/435.611/433.386 Stddev 74.302/75.082/73.858
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.004
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.024
Avail loss from Write time: 0.252
Avail loss from Read time: 0.403
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.013 excepts: 0.000




TIME FOR EXECUTION:	1.9044e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994136          2923233(   98%)          0              0.325
Num_hit: 2923233  Num_miss: 70903 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750047  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7440     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157009, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00824464
   Mean = 0.417953,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063974.000 (58.20%) |*****************************
     1.000    7944751.000 (41.80%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157009, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00824464
   Mean = 0.417953,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008725.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36561
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70979            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36782 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16905    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17167 @ 188.861 [stddev 58.035]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73310, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00384958
   Mean = 0.380715,   Standard Deviation = 0.485563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771810.000 (61.93%) |******************************
     1.000    7236915.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73310, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00384958
   Mean = 0.380715,   Standard Deviation = 0.485563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008725.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52018
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17915
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27711
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.0629
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43731
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045162          2976528(   98%)          0             0.3295
Num_hit: 2976528  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803296  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7638057.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010714.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16311 @ 209.859 [stddev 77.901]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953966.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010704.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36233
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36233
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36233
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51879
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064163          2999713(   98%)          0             0.3309
Num_hit: 2999713  Num_miss: 64450 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826800  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2965     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6269     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143990, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00756101
   Mean = 0.397343,   Standard Deviation = 0.489348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456464.000 (60.27%) |******************************
     1.000    7553467.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143990, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00756101
   Mean = 0.397343,   Standard Deviation = 0.489348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009931.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64458            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32974 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15749    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15733    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15958 @ 176.986 [stddev 89.151]
DEMAND network miss WRITE	: 15944 @ 207.955 [stddev 68.445]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65770, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00345365
   Mean = 0.363486,   Standard Deviation = 0.481003
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100082.000 (63.65%) |*******************************
     1.000    6909849.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65770, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00345365
   Mean = 0.363486,   Standard Deviation = 0.481003
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009931.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884887          2809906(   97%)          0             0.3144
Num_hit: 2809906  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636410  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416662.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009578.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39798
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39798
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18010 @ 196.170 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669379.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009568.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39798
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55444
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098098          3036878(   98%)          0             0.3343
Num_hit: 3036878  Num_miss: 61220 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863200  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3531     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5012     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136663, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00717627
   Mean = 0.388387,   Standard Deviation = 0.487383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626227.000 (61.16%) |******************************
     1.000    7382881.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136663, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00717627
   Mean = 0.388387,   Standard Deviation = 0.487383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009108.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61317            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33147 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16315    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14855    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16524 @ 179.591 [stddev 101.984]
DEMAND network miss WRITE	: 14991 @ 208.392 [stddev 69.472]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65060, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00341637
   Mean = 0.3565,   Standard Deviation = 0.478965
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232354.000 (64.35%) |********************************
     1.000    6776754.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65060, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00341637
   Mean = 0.3565,   Standard Deviation = 0.478965
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009108.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497596          3437032(   98%)          0             0.3752
Num_hit: 3437032  Num_miss: 60564 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261159  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4476     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1792     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141003, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00740418
   Mean = 0.268717,   Standard Deviation = 0.443293
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13900716.000 (73.13%) |************************************
     1.000    5107959.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141003, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00740418
   Mean = 0.268717,   Standard Deviation = 0.443293
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008675.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20230
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60565            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20256 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10868    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8248     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11077 @ 232.750 [stddev 162.720]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40436, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00212336
   Mean = 0.236876,   Standard Deviation = 0.425166
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14505977.000 (76.31%) |**************************************
     1.000    4502698.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40436, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00212336
   Mean = 0.236876,   Standard Deviation = 0.425166
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008675.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40181
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9916%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6039%
bus4: Bus Utilization (time spent delivering pkts) = 4.4588%
bus5: Bus Utilization (time spent delivering pkts) = 4.9284%
bus6: Bus Utilization (time spent delivering pkts) = 4.4750%
bus7: Bus Utilization (time spent delivering pkts) = 2.6073%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9033             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4657)        0(     0)     4204(0.4654)     4829(0.5346)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6889             3508(   51%)      96.29             0.01522
              Read             Write              Local            Remote
               3386(0.4915)        0(     0)        2(0.0002903)     6887(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6523             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5004)        1(0.0001533)     3261(0.4999)     3262(0.5001)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7764             3885(   50%)       97.4             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7762(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6417             3213(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3212(0.5005)        0(     0)     3210(0.5002)     3207(0.4998)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120092,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00630605
   Mean = 1.13664,   Standard Deviation = 0.79891
      Bin         Value
      ---         -----
     1.000    115237.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429928,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 2.1404,   Standard Deviation = 0.982126
      Bin         Value
      ---         -----
     1.000    140510.000 (32.68%) |****************
     2.000    129443.000 (30.11%) |***************
     3.000    119080.000 (27.70%) |*************
     4.000    40895.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429928,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429928.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429928,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 14.9227,   Standard Deviation = 4.00137
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429928,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 14.6299,   Standard Deviation = 3.98512
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429928,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 0.0683114,   Standard Deviation = 0.50537
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140510,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00737822
   Mean = 10.3374,   Standard Deviation = 0.441005
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140510,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00737822
   Mean = 10.0402,   Standard Deviation = 0.379864
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140510,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00737822
   Mean = 0.0401964,   Standard Deviation = 0.379864
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.3291,   Standard Deviation = 0.470175
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.0479,   Standard Deviation = 0.386283
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 0.0479284,   Standard Deviation = 0.386283
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.403,   Standard Deviation = 0.792942
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.1252,   Standard Deviation = 0.719502
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 0.12521,   Standard Deviation = 0.719502
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 22.4218,   Standard Deviation = 0.512334
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 22.0637,   Standard Deviation = 0.442763
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 0.0637486,   Standard Deviation = 0.442763
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429928,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 14.9227,   Standard Deviation = 4.00137
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429928,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 14.6299,   Standard Deviation = 3.98512
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429928,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0225756
   Mean = 0.0683114,   Standard Deviation = 0.50537
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453987,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238389
   Mean = 2.13244,   Standard Deviation = 1.08255
      Bin         Value
      ---         -----
     1.000    175111.000 (38.57%) |*******************
     2.000    108462.000 (23.89%) |***********
     3.000    105591.000 (23.26%) |***********
     4.000    64823.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453987,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238389
   Mean = 4.12776,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212493.000 (46.81%) |***********************
     6.000    241494.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212493,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.011158
   Mean = 18.1486,   Standard Deviation = 4.10029
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212493,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.011158
   Mean = 17.843,   Standard Deviation = 4.09147
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212493,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.011158
   Mean = 0.269369,   Standard Deviation = 1.09073
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241494,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 24.0633,   Standard Deviation = 5.38258
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241494,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36889
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241494,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 2.10755,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175111,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00919511
   Mean = 16.8568,   Standard Deviation = 3.29928
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175111,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00919511
   Mean = 16.4484,   Standard Deviation = 3.22203
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175111,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00919511
   Mean = 1.03171,   Standard Deviation = 2.02782
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.5194,   Standard Deviation = 3.92905
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 1.51069,   Standard Deviation = 2.26982
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.6201,   Standard Deviation = 3.95737
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.2605,   Standard Deviation = 3.86585
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 1.4995,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64823,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340386
   Mean = 29.165,   Standard Deviation = 3.02299
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64823,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340386
   Mean = 28.722,   Standard Deviation = 2.97701
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64823,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340386
   Mean = 0.977277,   Standard Deviation = 1.96962
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453987,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238389
   Mean = 21.2949,   Standard Deviation = 5.65604
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453987,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238389
   Mean = 20.9047,   Standard Deviation = 5.60507
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453987,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238389
   Mean = 1.24717,   Standard Deviation = 2.16047
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572712
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178075
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.053482
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218532
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258385
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150456
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110531
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237047
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.010362
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231743
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485419
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847902
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173478
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125651
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146861
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103958
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234454
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612982
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263233
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470884
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508093
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287698
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296103
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282723
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292576
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0314542
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285676
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148742
Utilization of oport 0 in network Reply = 0.0341761
Utilization of oport 1 in network Reply = 0.00916149
Utilization of oport 2 in network Reply = 0.00742656
Utilization of oport 3 in network Reply = 0.00790114
Utilization of oport 4 in network Reply = 0.00740592
Utilization of oport 5 in network Reply = 0.00820985
Utilization of oport 6 in network Reply = 0.00769606
Utilization of oport 7 in network Reply = 0.00450471
Reply Network Utilization: 0.0191823
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372218
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204435
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314155
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183557
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137875
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951404
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00372034
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195789
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297759
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159515
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0011035
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531218
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952701
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.0076513
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00870959
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531544
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254186
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481213
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.0011035
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431737
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130901
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104368
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953857
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104088
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104112
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105771
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.0053072
Utilization of oport 0 in network Request = 0.0132065
Utilization of oport 1 in network Request = 0.00361768
Utilization of oport 2 in network Request = 0.00312918
Utilization of oport 3 in network Request = 0.00285421
Utilization of oport 4 in network Request = 0.00313533
Utilization of oport 5 in network Request = 0.00313501
Utilization of oport 6 in network Request = 0.0031918
Utilization of oport 7 in network Request = 0.00159366
Req Network Utilization: 0.0111065
Total Network Utilization: 0.0152013

PROCESSOR 6 Phase 1 STATISTICS: 
Start cycle: 34745		icount: 18
End cycle: 19043993		icount: 12283574

Statistics Record Active list size:
   Number of samples = 19009248,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.90092e+07,   Sampling rate = 1
   Mean = 15.9545,   Standard Deviation = 0.588129
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    488.000 ( 0.00%) |
     4.000    7402.000 ( 0.04%) |
     6.000    22527.000 ( 0.12%) |
     8.000    24783.000 ( 0.13%) |
    10.000    56177.000 ( 0.30%) |
    12.000    7441.000 ( 0.04%) |
    14.000    8796.000 ( 0.05%) |
    16.000    18881634.000 (99.33%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19009248,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.90092e+07,   Sampling rate = 1
   Mean = 0.31561,   Standard Deviation = 0.637445
End of Report


Statistics Record Mem queue size:
   Number of samples = 19009248,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.90092e+07,   Sampling rate = 1
   Mean = 7.28604,   Standard Deviation = 1.54183
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    4033275.000 (21.22%) |**********
     8.000    14975973.000 (78.78%) |***************************************
End of Report

BPB Good predictions: 402988, BPB Bad predictions: 5551, BPB Prediction rate: 0.986413
RAS Good predictions: 196741, RAS Bad predictions: 63, RAS Prediction rate: 0.999680
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 5614,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90092e+07,   Sampling rate = 0.00029533
   Mean = 9.86997,   Standard Deviation = 3.51549
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90092e+07,   Sampling rate = 5.2606e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 10.8%
FPU utilization: 4.1%
Addr. gen. utilization: 17.4%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.90092e+07,   Sampling rate = 5.2606e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2863201(0.988,0.924) Mean 24.145/8.693/2.000 Stddev 53.034/28.541/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 19425(0.007,0.006) Mean 30.715/14.561/12.005 Stddev 28.633/4.704/0.070
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.000,0.000) Mean 251.500/46.000/46.000 Stddev 289.207/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1785(0.001,0.001) Mean 408.012/395.938/395.728 Stddev 173.091/173.975/174.246
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14737(0.005,0.005) Mean 186.494/174.482/173.612 Stddev 54.685/51.518/51.504
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173678(0.880,0.056) Mean 20.284/4.003/2.000 Stddev 13.156/0.157/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8648(0.044,0.003) Mean 30.870/14.000/12.000 Stddev 4.031/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 239(0.001,0.000) Mean 201.494/109.218/107.222 Stddev 84.538/15.892/15.882
Demand write DIR_RH_LCOHE -- Num 8155(0.041,0.003) Mean 347.035/199.955/198.048 Stddev 127.248/58.166/58.026
Demand write DIR_RH_RCOHE -- Num 6560(0.033,0.002) Mean 452.326/267.348/265.310 Stddev 49.942/61.235/61.110
Demand write CACHE_TO_CACHE -- Num 38(0.000,0.000) Mean 347.289/341.289/337.289 Stddev 1.293/1.293/1.293
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 430(0.424,0.000) Mean 536.037/532.288/530.942 Stddev 205.575/204.120/204.760
Demand rmw CACHE_TO_CACHE -- Num 585(0.576,0.000) Mean 486.913/481.484/478.600 Stddev 151.100/152.918/152.274
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.010
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.027
Avail loss from Write time: 0.228
Avail loss from Read time: 0.377
Avail loss from Branch time: 0.005
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.005 excepts: 0.000




TIME FOR EXECUTION:	1.9044e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994136          2923233(   98%)          0              0.325
Num_hit: 2923233  Num_miss: 70903 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750047  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7440     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157009, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00824464
   Mean = 0.417953,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063974.000 (58.20%) |*****************************
     1.000    7944751.000 (41.80%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157009, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00824464
   Mean = 0.417953,   Standard Deviation = 0.493222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008725.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36561
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70979            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36782 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16905    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17167 @ 188.861 [stddev 58.035]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73310, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00384958
   Mean = 0.380715,   Standard Deviation = 0.485563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771810.000 (61.93%) |******************************
     1.000    7236915.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73310, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00384958
   Mean = 0.380715,   Standard Deviation = 0.485563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008725.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52018
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17915
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27711
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.06289
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43731
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045162          2976528(   98%)          0             0.3295
Num_hit: 2976528  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803296  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7638057.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010714.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16311 @ 209.859 [stddev 77.901]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953966.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010704.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36234
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51880
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064163          2999713(   98%)          0             0.3309
Num_hit: 2999713  Num_miss: 64450 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826800  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2965     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6269     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143990, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00756101
   Mean = 0.397343,   Standard Deviation = 0.489348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456464.000 (60.27%) |******************************
     1.000    7553467.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143990, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00756101
   Mean = 0.397343,   Standard Deviation = 0.489348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009931.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64458            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32974 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15749    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15733    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15958 @ 176.986 [stddev 89.151]
DEMAND network miss WRITE	: 15944 @ 207.955 [stddev 68.445]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65770, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00345365
   Mean = 0.363486,   Standard Deviation = 0.481003
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100082.000 (63.65%) |*******************************
     1.000    6909849.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65770, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00345365
   Mean = 0.363486,   Standard Deviation = 0.481003
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009931.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884887          2809906(   97%)          0             0.3144
Num_hit: 2809906  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636410  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416662.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009578.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39799
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18010 @ 196.170 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669379.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009568.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55445
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098099          3036879(   98%)          0             0.3343
Num_hit: 3036879  Num_miss: 61220 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863201  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3531     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5012     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626227.000 (61.16%) |******************************
     1.000    7382996.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009223.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61317            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33147 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16315    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14855    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16524 @ 179.591 [stddev 101.984]
DEMAND network miss WRITE	: 14992 @ 208.385 [stddev 69.475]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232354.000 (64.35%) |********************************
     1.000    6776859.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009213.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497599          3437033(   98%)          0             0.3752
Num_hit: 3437033  Num_miss: 60566 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261160  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4477     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1793     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141005, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00740422
   Mean = 0.268722,   Standard Deviation = 0.443295
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13900738.000 (73.13%) |************************************
     1.000    5108098.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141005, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00740422
   Mean = 0.268722,   Standard Deviation = 0.443295
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008836.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20230
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60566            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20257 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10869    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8248     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11078 @ 232.741 [stddev 162.716]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40437, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0021234
   Mean = 0.236881,   Standard Deviation = 0.425169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14505977.000 (76.31%) |**************************************
     1.000    4502827.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40437, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0021234
   Mean = 0.236881,   Standard Deviation = 0.425169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008804.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40181
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9915%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6040%
bus4: Bus Utilization (time spent delivering pkts) = 4.4588%
bus5: Bus Utilization (time spent delivering pkts) = 4.9285%
bus6: Bus Utilization (time spent delivering pkts) = 4.4750%
bus7: Bus Utilization (time spent delivering pkts) = 2.6073%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9033             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4657)        0(     0)     4204(0.4654)     4829(0.5346)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6889             3508(   51%)      96.29             0.01522
              Read             Write              Local            Remote
               3386(0.4915)        0(     0)        2(0.0002903)     6887(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6523             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5004)        1(0.0001533)     3261(0.4999)     3262(0.5001)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7764             3885(   50%)       97.4             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7762(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6417             3213(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3212(0.5005)        0(     0)     3210(0.5002)     3207(0.4998)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120092,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00630605
   Mean = 1.13664,   Standard Deviation = 0.79891
      Bin         Value
      ---         -----
     1.000    115237.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429929,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 2.14039,   Standard Deviation = 0.982127
      Bin         Value
      ---         -----
     1.000    140511.000 (32.68%) |****************
     2.000    129443.000 (30.11%) |***************
     3.000    119080.000 (27.70%) |*************
     4.000    40895.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429929,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429929.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429929,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.9227,   Standard Deviation = 4.00137
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429929,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.6299,   Standard Deviation = 3.98512
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429929,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 0.0683113,   Standard Deviation = 0.505369
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.3374,   Standard Deviation = 0.441005
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.0402,   Standard Deviation = 0.379863
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 0.0401961,   Standard Deviation = 0.379863
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.3291,   Standard Deviation = 0.470175
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.0479,   Standard Deviation = 0.386283
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 0.0479284,   Standard Deviation = 0.386283
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.403,   Standard Deviation = 0.792942
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.1252,   Standard Deviation = 0.719502
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 0.12521,   Standard Deviation = 0.719502
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 22.4218,   Standard Deviation = 0.512334
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 22.0637,   Standard Deviation = 0.442763
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 0.0637486,   Standard Deviation = 0.442763
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429929,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.9227,   Standard Deviation = 4.00137
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429929,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.6299,   Standard Deviation = 3.98512
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429929,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 0.0683113,   Standard Deviation = 0.505369
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453990,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.023839
   Mean = 2.13244,   Standard Deviation = 1.08255
      Bin         Value
      ---         -----
     1.000    175113.000 (38.57%) |*******************
     2.000    108462.000 (23.89%) |***********
     3.000    105591.000 (23.26%) |***********
     4.000    64824.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453990,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.9044e+07,   Sampling rate = 0.023839
   Mean = 4.12776,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212495.000 (46.81%) |***********************
     6.000    241495.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212495,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111581
   Mean = 18.1486,   Standard Deviation = 4.10029
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212495,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111581
   Mean = 17.843,   Standard Deviation = 4.09147
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212495,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111581
   Mean = 0.269409,   Standard Deviation = 1.09089
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 24.0634,   Standard Deviation = 5.38261
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36892
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 2.10756,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.8568,   Standard Deviation = 3.2993
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.4484,   Standard Deviation = 3.22205
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 1.03175,   Standard Deviation = 2.0279
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.5194,   Standard Deviation = 3.92905
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 1.51069,   Standard Deviation = 2.26982
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.6201,   Standard Deviation = 3.95737
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 24.2605,   Standard Deviation = 3.86585
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105591,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90436e+07,   Sampling rate = 0.0055447
   Mean = 1.4995,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64824,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340391
   Mean = 29.1651,   Standard Deviation = 3.02304
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64824,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340391
   Mean = 28.7221,   Standard Deviation = 2.97706
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64824,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340391
   Mean = 0.977339,   Standard Deviation = 1.96966
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453990,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.023839
   Mean = 21.2949,   Standard Deviation = 5.65607
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453990,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.023839
   Mean = 20.9047,   Standard Deviation = 5.6051
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453990,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.023839
   Mean = 1.24719,   Standard Deviation = 2.1605
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572711
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178075
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0534818
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218531
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258385
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150456
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.011053
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237052
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.010362
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231753
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485418
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847947
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173477
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125651
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.014686
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103958
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234453
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612981
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263233
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.0047091
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508092
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287697
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296102
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282726
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292575
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0314553
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285675
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148742
Utilization of oport 0 in network Reply = 0.034176
Utilization of oport 1 in network Reply = 0.00916147
Utilization of oport 2 in network Reply = 0.00742654
Utilization of oport 3 in network Reply = 0.00790112
Utilization of oport 4 in network Reply = 0.0074059
Utilization of oport 5 in network Reply = 0.00820983
Utilization of oport 6 in network Reply = 0.0076962
Utilization of oport 7 in network Reply = 0.00450499
Reply Network Utilization: 0.0191824
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372218
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204435
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314155
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183557
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137874
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951402
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00372033
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195789
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297784
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159515
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0011035
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531217
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952699
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00765128
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00870957
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531543
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254185
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481212
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.0011035
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431736
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130901
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104368
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953854
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104088
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104112
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105773
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00530718
Utilization of oport 0 in network Request = 0.0132064
Utilization of oport 1 in network Request = 0.00361768
Utilization of oport 2 in network Request = 0.00312917
Utilization of oport 3 in network Request = 0.00285421
Utilization of oport 4 in network Request = 0.00313532
Utilization of oport 5 in network Request = 0.00313508
Utilization of oport 6 in network Request = 0.00319179
Utilization of oport 7 in network Request = 0.00159365
Req Network Utilization: 0.0111065
Total Network Utilization: 0.0152013

PROCESSOR 4 Phase 1 STATISTICS: 
Start cycle: 33947		icount: 18
End cycle: 19044036		icount: 12030859

Statistics Record Active list size:
   Number of samples = 19010089,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.90101e+07,   Sampling rate = 1
   Mean = 15.9574,   Standard Deviation = 0.570781
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    234.000 ( 0.00%) |
     4.000    6983.000 ( 0.04%) |
     6.000    22034.000 ( 0.12%) |
     8.000    24519.000 ( 0.13%) |
    10.000    50283.000 ( 0.26%) |
    12.000    6899.000 ( 0.04%) |
    14.000    7465.000 ( 0.04%) |
    16.000    18891672.000 (99.38%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19010089,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.90101e+07,   Sampling rate = 1
   Mean = 0.297739,   Standard Deviation = 0.602293
End of Report


Statistics Record Mem queue size:
   Number of samples = 19010089,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.90101e+07,   Sampling rate = 1
   Mean = 7.35258,   Standard Deviation = 1.47569
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3796819.000 (19.97%) |*********
     8.000    15213270.000 (80.03%) |****************************************
End of Report

BPB Good predictions: 384532, BPB Bad predictions: 5385, BPB Prediction rate: 0.986189
RAS Good predictions: 196747, RAS Bad predictions: 43, RAS Prediction rate: 0.999781
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 5428,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90101e+07,   Sampling rate = 0.000285533
   Mean = 9.785,   Standard Deviation = 3.45484
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90101e+07,   Sampling rate = 5.26036e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 10.3%
FPU utilization: 4.1%
Addr. gen. utilization: 17.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.90101e+07,   Sampling rate = 5.26036e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2826801(0.986,0.923) Mean 24.296/8.671/2.000 Stddev 53.145/28.016/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 23016(0.008,0.008) Mean 38.109/16.905/12.000 Stddev 55.108/7.768/0.019
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.000,0.000) Mean 258.000/46.000/46.000 Stddev 298.399/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1442(0.001,0.000) Mean 403.230/384.235/383.979 Stddev 156.296/155.238/155.622
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14514(0.005,0.005) Mean 188.123/177.112/176.229 Stddev 50.054/49.296/49.297
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 172913(0.876,0.056) Mean 19.742/4.009/2.000 Stddev 3.462/0.154/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8460(0.043,0.003) Mean 31.356/14.000/12.000 Stddev 4.368/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 238(0.001,0.000) Mean 193.122/104.273/102.273 Stddev 86.183/20.645/20.645
Demand write DIR_RH_LCOHE -- Num 2690(0.014,0.001) Mean 198.590/145.848/144.410 Stddev 121.671/17.222/16.878
Demand write DIR_RH_RCOHE -- Num 13017(0.066,0.004) Mean 433.751/247.091/245.061 Stddev 52.086/60.574/60.442
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 416(0.423,0.000) Mean 571.353/569.894/567.615 Stddev 236.384/235.978/233.935
Demand rmw CACHE_TO_CACHE -- Num 567(0.577,0.000) Mean 634.222/626.905/624.580 Stddev 171.383/168.618/169.982
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.009
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.031
Avail loss from Write time: 0.239
Avail loss from Read time: 0.370
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.004 excepts: 0.000




TIME FOR EXECUTION:	1.9044e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994136          2923233(   98%)          0              0.325
Num_hit: 2923233  Num_miss: 70903 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750047  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7440     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157010, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00824463
   Mean = 0.417957,   Standard Deviation = 0.493223
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063974.000 (58.20%) |*****************************
     1.000    7944902.000 (41.80%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157010, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00824463
   Mean = 0.417957,   Standard Deviation = 0.493223
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008876.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36561
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70979            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36782 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16905    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17168 @ 188.858 [stddev 58.035]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73311, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0038496
   Mean = 0.38072,   Standard Deviation = 0.485564
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771810.000 (61.93%) |******************************
     1.000    7237056.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73311, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0038496
   Mean = 0.38072,   Standard Deviation = 0.485564
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008866.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52018
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17915
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27711
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.06289
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43731
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045162          2976528(   98%)          0             0.3295
Num_hit: 2976528  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803296  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7638057.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010714.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16311 @ 209.859 [stddev 77.901]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953966.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010704.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36234
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51880
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064164          2999714(   98%)          0             0.3309
Num_hit: 2999714  Num_miss: 64450 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826801  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2965     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6269     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143991, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00756101
   Mean = 0.397347,   Standard Deviation = 0.489349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456464.000 (60.27%) |******************************
     1.000    7553600.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143991, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00756101
   Mean = 0.397347,   Standard Deviation = 0.489349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010064.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64458            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32974 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15749    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15733    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15958 @ 176.986 [stddev 89.151]
DEMAND network miss WRITE	: 15945 @ 207.949 [stddev 68.447]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65771, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00345368
   Mean = 0.36349,   Standard Deviation = 0.481004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100082.000 (63.65%) |*******************************
     1.000    6909972.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65771, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00345368
   Mean = 0.36349,   Standard Deviation = 0.481004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010054.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884887          2809906(   97%)          0             0.3144
Num_hit: 2809906  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636410  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416662.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009578.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39799
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18010 @ 196.170 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669379.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009568.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55445
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098099          3036879(   98%)          0             0.3343
Num_hit: 3036879  Num_miss: 61220 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863201  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3531     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5012     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626227.000 (61.16%) |******************************
     1.000    7382996.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009223.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61317            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33147 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16315    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14855    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16524 @ 179.591 [stddev 101.984]
DEMAND network miss WRITE	: 14992 @ 208.385 [stddev 69.475]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232354.000 (64.35%) |********************************
     1.000    6776859.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009213.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497599          3437033(   98%)          0             0.3752
Num_hit: 3437033  Num_miss: 60566 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261160  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4477     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1793     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141005, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00740422
   Mean = 0.268722,   Standard Deviation = 0.443295
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13900738.000 (73.13%) |************************************
     1.000    5108098.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141005, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00740422
   Mean = 0.268722,   Standard Deviation = 0.443295
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008836.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20230
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60567            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20258 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10869    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8249     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11078 @ 232.741 [stddev 162.716]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40438, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00212345
   Mean = 0.236881,   Standard Deviation = 0.425169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14506009.000 (76.31%) |**************************************
     1.000    4502827.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40438, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00212345
   Mean = 0.236881,   Standard Deviation = 0.425169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008836.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40181
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9915%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6039%
bus4: Bus Utilization (time spent delivering pkts) = 4.4588%
bus5: Bus Utilization (time spent delivering pkts) = 4.9284%
bus6: Bus Utilization (time spent delivering pkts) = 4.4750%
bus7: Bus Utilization (time spent delivering pkts) = 2.6073%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9033             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4657)        0(     0)     4204(0.4654)     4829(0.5346)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6889             3508(   51%)      96.29             0.01522
              Read             Write              Local            Remote
               3386(0.4915)        0(     0)        2(0.0002903)     6887(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6523             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5004)        1(0.0001533)     3261(0.4999)     3262(0.5001)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7764             3885(   50%)      97.41             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7762(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6418             3213(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3212(0.5005)        0(     0)     3211(0.5003)     3207(0.4997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120093,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00630607
   Mean = 1.13664,   Standard Deviation = 0.798907
      Bin         Value
      ---         -----
     1.000    115238.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429929,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 2.14039,   Standard Deviation = 0.982127
      Bin         Value
      ---         -----
     1.000    140511.000 (32.68%) |****************
     2.000    129443.000 (30.11%) |***************
     3.000    119080.000 (27.70%) |*************
     4.000    40895.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429929,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429929.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429929,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.9227,   Standard Deviation = 4.00137
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429929,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.6299,   Standard Deviation = 3.98512
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429929,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 0.0683113,   Standard Deviation = 0.505369
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.3374,   Standard Deviation = 0.441005
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.0402,   Standard Deviation = 0.379863
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 0.0401961,   Standard Deviation = 0.379863
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.3291,   Standard Deviation = 0.470175
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.0479,   Standard Deviation = 0.386283
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 0.0479284,   Standard Deviation = 0.386283
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.403,   Standard Deviation = 0.792942
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.1252,   Standard Deviation = 0.719502
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 0.12521,   Standard Deviation = 0.719502
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 22.4218,   Standard Deviation = 0.512334
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 22.0637,   Standard Deviation = 0.442763
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40895,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0021474
   Mean = 0.0637486,   Standard Deviation = 0.442763
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429929,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.9227,   Standard Deviation = 4.00137
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429929,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 14.6299,   Standard Deviation = 3.98512
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429929,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0225756
   Mean = 0.0683113,   Standard Deviation = 0.505369
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453992,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 2.13245,   Standard Deviation = 1.08255
      Bin         Value
      ---         -----
     1.000    175113.000 (38.57%) |*******************
     2.000    108462.000 (23.89%) |***********
     3.000    105592.000 (23.26%) |***********
     4.000    64825.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453992,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 4.12775,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212497.000 (46.81%) |***********************
     6.000    241495.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212497,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111582
   Mean = 18.1487,   Standard Deviation = 4.10031
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212497,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111582
   Mean = 17.843,   Standard Deviation = 4.09149
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212497,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111582
   Mean = 0.269406,   Standard Deviation = 1.09089
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 24.0634,   Standard Deviation = 5.38261
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36892
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 2.10756,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.8568,   Standard Deviation = 3.2993
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.4484,   Standard Deviation = 3.22205
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 1.03175,   Standard Deviation = 2.0279
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.5194,   Standard Deviation = 3.92905
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 1.51069,   Standard Deviation = 2.26982
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 24.6201,   Standard Deviation = 3.95736
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 24.2605,   Standard Deviation = 3.86584
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 1.49949,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64825,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340396
   Mean = 29.165,   Standard Deviation = 3.02305
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64825,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340396
   Mean = 28.7221,   Standard Deviation = 2.97707
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64825,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340396
   Mean = 0.977324,   Standard Deviation = 1.96965
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453992,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 21.2949,   Standard Deviation = 5.65606
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453992,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 20.9047,   Standard Deviation = 5.60509
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453992,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 1.24719,   Standard Deviation = 2.1605
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572712
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178075
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.053482
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218531
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258384
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150455
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110533
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237051
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0103622
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231752
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485443
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847945
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173477
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125651
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146863
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103957
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234453
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612979
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263232
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470908
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508091
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287697
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296102
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282726
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292574
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0314552
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285679
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148742
Utilization of oport 0 in network Reply = 0.034176
Utilization of oport 1 in network Reply = 0.00916145
Utilization of oport 2 in network Reply = 0.00742652
Utilization of oport 3 in network Reply = 0.00790111
Utilization of oport 4 in network Reply = 0.00740596
Utilization of oport 5 in network Reply = 0.00820981
Utilization of oport 6 in network Reply = 0.00769619
Utilization of oport 7 in network Reply = 0.00450498
Reply Network Utilization: 0.0191824
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372217
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204435
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314154
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183556
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137874
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.009514
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00372032
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195788
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297783
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159514
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00110349
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531216
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952697
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00765126
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00870955
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531542
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254184
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481211
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00110349
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431735
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130901
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104368
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953852
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104088
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104111
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105773
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00530717
Utilization of oport 0 in network Request = 0.0132064
Utilization of oport 1 in network Request = 0.00361767
Utilization of oport 2 in network Request = 0.00312917
Utilization of oport 3 in network Request = 0.0028542
Utilization of oport 4 in network Request = 0.00313531
Utilization of oport 5 in network Request = 0.00313508
Utilization of oport 6 in network Request = 0.00319179
Utilization of oport 7 in network Request = 0.00159365
Req Network Utilization: 0.0111064
Total Network Utilization: 0.0152013

PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 35152		icount: 53938
End cycle: 19044053		icount: 11527521

Statistics Record Active list size:
   Number of samples = 19008901,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.90089e+07,   Sampling rate = 1
   Mean = 15.9459,   Standard Deviation = 0.64798
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    571.000 ( 0.00%) |
     4.000    12515.000 ( 0.07%) |
     6.000    26051.000 ( 0.14%) |
     8.000    25592.000 ( 0.13%) |
    10.000    65466.000 ( 0.34%) |
    12.000    9519.000 ( 0.05%) |
    14.000    11085.000 ( 0.06%) |
    16.000    18858102.000 (99.21%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19008901,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.90089e+07,   Sampling rate = 1
   Mean = 0.338004,   Standard Deviation = 0.678684
End of Report


Statistics Record Mem queue size:
   Number of samples = 19008901,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.90089e+07,   Sampling rate = 1
   Mean = 7.41266,   Standard Deviation = 1.39423
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3495984.000 (18.39%) |*********
     8.000    15512917.000 (81.61%) |****************************************
End of Report

BPB Good predictions: 357736, BPB Bad predictions: 7290, BPB Prediction rate: 0.980029
RAS Good predictions: 196756, RAS Bad predictions: 66, RAS Prediction rate: 0.999665
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 7354,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90089e+07,   Sampling rate = 0.000386871
   Mean = 10.4024,   Standard Deviation = 3.21881
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90089e+07,   Sampling rate = 5.26069e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 9.3%
FPU utilization: 4.1%
Addr. gen. utilization: 16.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.90089e+07,   Sampling rate = 5.26069e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2750048(0.984,0.919) Mean 24.619/8.890/2.000 Stddev 52.534/28.634/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 25473(0.009,0.009) Mean 35.612/16.353/12.003 Stddev 53.185/7.391/0.077
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 172(0.000,0.000) Mean 89.453/68.715/66.907 Stddev 48.010/19.092/17.463
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2174(0.001,0.001) Mean 405.325/382.025/381.895 Stddev 150.318/135.613/135.628
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 16156(0.006,0.005) Mean 189.396/174.983/174.190 Stddev 58.279/49.450/49.380
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173186(0.870,0.058) Mean 20.081/3.999/2.000 Stddev 8.499/0.187/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8648(0.043,0.003) Mean 31.304/14.000/12.000 Stddev 4.333/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 121.996/63.584/61.584 Stddev 57.493/18.074/18.074
Demand write DIR_LH_RCOHE -- Num 12818(0.064,0.004) Mean 418.922/227.225/225.225 Stddev 45.059/45.698/45.698
Demand write DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 94.000/89.000/89.000 Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 1512(0.008,0.001) Mean 142.020/134.020/133.020 Stddev 1.469/1.469/1.469
Demand write DIR_RH_RCOHE -- Num 2599(0.013,0.001) Mean 221.920/173.391/172.585 Stddev 119.482/63.377/63.004
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 770(0.781,0.000) Mean 440.096/434.347/432.091 Stddev 200.222/196.614/198.031
Demand rmw CACHE_TO_CACHE -- Num 216(0.219,0.000) Mean 637.792/636.292/633.833 Stddev 191.960/192.111/192.825
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.007
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.025
Avail loss from Write time: 0.236
Avail loss from Read time: 0.397
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.007 excepts: 0.000




TIME FOR EXECUTION:	1.90441e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994137          2923234(   98%)          0              0.325
Num_hit: 2923234  Num_miss: 70903 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750048  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7440     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157010, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00824463
   Mean = 0.417957,   Standard Deviation = 0.493223
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063974.000 (58.20%) |*****************************
     1.000    7944902.000 (41.80%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157010, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00824463
   Mean = 0.417957,   Standard Deviation = 0.493223
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008876.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36561
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70979            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36782 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16905    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17168 @ 188.858 [stddev 58.035]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73311, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0038496
   Mean = 0.38072,   Standard Deviation = 0.485564
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771810.000 (61.93%) |******************************
     1.000    7237056.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73311, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0038496
   Mean = 0.38072,   Standard Deviation = 0.485564
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008866.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36561
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52018
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17915
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0              0.366
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27711
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.06289
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43731
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045162          2976528(   98%)          0             0.3295
Num_hit: 2976528  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803296  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7638057.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010714.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16311 @ 209.859 [stddev 77.901]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953966.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010704.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36234
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51880
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064164          2999714(   98%)          0             0.3309
Num_hit: 2999714  Num_miss: 64450 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826801  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2965     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6269     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143991, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00756101
   Mean = 0.397347,   Standard Deviation = 0.489349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456464.000 (60.27%) |******************************
     1.000    7553600.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143991, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00756101
   Mean = 0.397347,   Standard Deviation = 0.489349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010064.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64458            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32974 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15749    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15733    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15958 @ 176.986 [stddev 89.151]
DEMAND network miss WRITE	: 15945 @ 207.949 [stddev 68.447]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65771, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00345368
   Mean = 0.36349,   Standard Deviation = 0.481004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100082.000 (63.65%) |*******************************
     1.000    6909972.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65771, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00345368
   Mean = 0.36349,   Standard Deviation = 0.481004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010054.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884887          2809906(   97%)          0             0.3144
Num_hit: 2809906  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636410  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416662.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009578.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39799
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18010 @ 196.170 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669379.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009568.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55445
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098099          3036879(   98%)          0             0.3343
Num_hit: 3036879  Num_miss: 61220 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863201  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3531     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5012     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626227.000 (61.16%) |******************************
     1.000    7382996.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009223.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61317            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33147 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16315    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14855    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16524 @ 179.591 [stddev 101.984]
DEMAND network miss WRITE	: 14992 @ 208.385 [stddev 69.475]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232354.000 (64.35%) |********************************
     1.000    6776859.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009213.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497599          3437033(   98%)          0             0.3752
Num_hit: 3437033  Num_miss: 60566 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261160  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4477     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1793     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141005, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00740422
   Mean = 0.268722,   Standard Deviation = 0.443295
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13900738.000 (73.13%) |************************************
     1.000    5108098.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141005, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00740422
   Mean = 0.268722,   Standard Deviation = 0.443295
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008836.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20230
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60567            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20258 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10869    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8249     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11078 @ 232.741 [stddev 162.716]
DEMAND network miss WRITE	: 8384 @ 195.612 [stddev 64.187]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40438, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00212345
   Mean = 0.236881,   Standard Deviation = 0.425169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14506009.000 (76.31%) |**************************************
     1.000    4502827.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40438, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00212345
   Mean = 0.236881,   Standard Deviation = 0.425169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008836.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40181
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9915%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6039%
bus4: Bus Utilization (time spent delivering pkts) = 4.4588%
bus5: Bus Utilization (time spent delivering pkts) = 4.9284%
bus6: Bus Utilization (time spent delivering pkts) = 4.4750%
bus7: Bus Utilization (time spent delivering pkts) = 2.6073%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9033             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4657)        0(     0)     4204(0.4654)     4829(0.5346)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6889             3508(   51%)      96.29             0.01522
              Read             Write              Local            Remote
               3386(0.4915)        0(     0)        2(0.0002903)     6887(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6523             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5004)        1(0.0001533)     3261(0.4999)     3262(0.5001)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7764             3885(   50%)      97.41             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7762(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6418             3213(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3212(0.5005)        0(     0)     3211(0.5003)     3207(0.4997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120093,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00630607
   Mean = 1.13664,   Standard Deviation = 0.798907
      Bin         Value
      ---         -----
     1.000    115238.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429930,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 2.1404,   Standard Deviation = 0.98213
      Bin         Value
      ---         -----
     1.000    140511.000 (32.68%) |****************
     2.000    129443.000 (30.11%) |***************
     3.000    119080.000 (27.70%) |*************
     4.000    40896.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429930,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429930.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429930,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.9227,   Standard Deviation = 4.00138
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429930,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.98513
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429930,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 0.0683111,   Standard Deviation = 0.505369
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.3374,   Standard Deviation = 0.441005
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.0402,   Standard Deviation = 0.379863
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 0.0401961,   Standard Deviation = 0.379863
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.3291,   Standard Deviation = 0.470175
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.0479,   Standard Deviation = 0.386283
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 0.0479284,   Standard Deviation = 0.386283
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.403,   Standard Deviation = 0.792942
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.1252,   Standard Deviation = 0.719502
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 0.12521,   Standard Deviation = 0.719502
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40896,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00214744
   Mean = 22.4218,   Standard Deviation = 0.512328
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40896,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00214744
   Mean = 22.0637,   Standard Deviation = 0.442757
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40896,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00214744
   Mean = 0.0637471,   Standard Deviation = 0.442757
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429930,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.9227,   Standard Deviation = 4.00138
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429930,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.98513
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429930,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 0.0683111,   Standard Deviation = 0.505369
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453992,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 2.13245,   Standard Deviation = 1.08255
      Bin         Value
      ---         -----
     1.000    175113.000 (38.57%) |*******************
     2.000    108462.000 (23.89%) |***********
     3.000    105592.000 (23.26%) |***********
     4.000    64825.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453992,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 4.12775,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212497.000 (46.81%) |***********************
     6.000    241495.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212497,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111582
   Mean = 18.1487,   Standard Deviation = 4.10031
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212497,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111582
   Mean = 17.843,   Standard Deviation = 4.09149
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212497,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0111582
   Mean = 0.269406,   Standard Deviation = 1.09089
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 24.0634,   Standard Deviation = 5.38261
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36892
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 2.10756,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.8568,   Standard Deviation = 3.2993
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.4484,   Standard Deviation = 3.22205
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 1.03175,   Standard Deviation = 2.0279
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.5194,   Standard Deviation = 3.92905
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 1.51069,   Standard Deviation = 2.26982
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 24.6201,   Standard Deviation = 3.95736
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 24.2605,   Standard Deviation = 3.86584
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 1.49949,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64825,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340396
   Mean = 29.165,   Standard Deviation = 3.02305
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64825,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340396
   Mean = 28.7221,   Standard Deviation = 2.97707
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64825,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00340396
   Mean = 0.977324,   Standard Deviation = 1.96965
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453992,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 21.2949,   Standard Deviation = 5.65606
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453992,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 20.9047,   Standard Deviation = 5.60509
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453992,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0238391
   Mean = 1.24719,   Standard Deviation = 2.1605
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572712
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178074
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0534819
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0218531
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258384
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150455
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110533
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237051
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0103622
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231752
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485443
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847944
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173477
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0125651
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146863
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103957
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234453
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612979
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263232
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470908
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.050809
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287697
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0296101
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282725
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292574
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0314552
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285679
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148741
Utilization of oport 0 in network Reply = 0.034176
Utilization of oport 1 in network Reply = 0.00916144
Utilization of oport 2 in network Reply = 0.00742652
Utilization of oport 3 in network Reply = 0.0079011
Utilization of oport 4 in network Reply = 0.00740596
Utilization of oport 5 in network Reply = 0.0082098
Utilization of oport 6 in network Reply = 0.00769618
Utilization of oport 7 in network Reply = 0.00450497
Reply Network Utilization: 0.0191824
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372219
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204434
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314156
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183556
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137877
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951399
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00372032
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195788
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297783
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159514
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00110349
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531216
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952696
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00765126
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00870954
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531567
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254184
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.0048121
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00110349
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431735
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0130901
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104367
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953851
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104088
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104111
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105773
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00530743
Utilization of oport 0 in network Request = 0.0132065
Utilization of oport 1 in network Request = 0.00361766
Utilization of oport 2 in network Request = 0.00312916
Utilization of oport 3 in network Request = 0.0028542
Utilization of oport 4 in network Request = 0.00313531
Utilization of oport 5 in network Request = 0.00313507
Utilization of oport 6 in network Request = 0.00319178
Utilization of oport 7 in network Request = 0.00159365
Req Network Utilization: 0.0111065
Total Network Utilization: 0.0152013

PROCESSOR 7 Phase 1 STATISTICS: 
Start cycle: 35144		icount: 18
End cycle: 19044135		icount: 15563722

Statistics Record Active list size:
   Number of samples = 19008991,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.9009e+07,   Sampling rate = 1
   Mean = 15.9687,   Standard Deviation = 0.50541
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    225.000 ( 0.00%) |
     4.000    6246.000 ( 0.03%) |
     6.000    21788.000 ( 0.11%) |
     8.000    24211.000 ( 0.13%) |
    10.000    17118.000 ( 0.09%) |
    12.000    6688.000 ( 0.04%) |
    14.000    7120.000 ( 0.04%) |
    16.000    18925595.000 (99.56%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 19008991,   Max Value = 3,   Min Value = 0
   Sampling interval = 1.9009e+07,   Sampling rate = 1
   Mean = 0.377073,   Standard Deviation = 0.511084
End of Report


Statistics Record Mem queue size:
   Number of samples = 19008991,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.9009e+07,   Sampling rate = 1
   Mean = 6.74282,   Standard Deviation = 1.92673
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    6337855.000 (33.34%) |****************
     8.000    12671136.000 (66.66%) |*********************************
End of Report

BPB Good predictions: 593046, BPB Bad predictions: 5061, BPB Prediction rate: 0.991538
RAS Good predictions: 196652, RAS Bad predictions: 1, RAS Prediction rate: 0.999995
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 5062,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.9009e+07,   Sampling rate = 0.000266295
   Mean = 9.61675,   Standard Deviation = 3.31423
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.9009e+07,   Sampling rate = 5.26067e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 16.7%
FPU utilization: 4.1%
Addr. gen. utilization: 20.1%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.9009e+07,   Sampling rate = 5.26067e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 3261161(0.988,0.932) Mean 19.266/5.910/2.000 Stddev 42.776/16.070/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 27148(0.008,0.008) Mean 28.935/16.036/12.000 Stddev 10.246/7.304/0.006
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 5(0.000,0.000) Mean 156.200/46.600/46.400 Stddev 177.434/0.894/0.894
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2387(0.001,0.001) Mean 425.728/418.605/418.447 Stddev 179.995/181.724/181.947
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 8686(0.003,0.002) Mean 233.418/205.511/204.774 Stddev 130.857/121.546/121.682
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 175873(0.891,0.050) Mean 19.732/4.008/2.000 Stddev 4.153/0.164/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 13160(0.067,0.004) Mean 32.229/14.000/12.000 Stddev 5.041/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 1693(0.009,0.000) Mean 287.984/134.751/133.644 Stddev 281.229/3.068/3.100
Demand write DIR_RH_NOCOHE -- Num 255(0.001,0.000) Mean 213.780/117.239/115.239 Stddev 88.251/18.310/18.310
Demand write DIR_RH_LCOHE -- Num 6434(0.033,0.002) Mean 436.988/240.471/238.465 Stddev 50.660/51.498/51.506
Demand write DIR_RH_RCOHE -- Num 3(0.000,0.000) Mean 381.000/378.000/376.333 Stddev 116.923/119.516/121.541
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 222(0.293,0.000) Mean 345.500/335.644/334.622 Stddev 110.429/110.632/110.653
Demand rmw CACHE_TO_CACHE -- Num 535(0.707,0.000) Mean 199.811/195.434/191.622 Stddev 87.943/84.286/86.114
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.021
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.009
Avail loss from Write time: 0.147
Avail loss from Read time: 0.373
Avail loss from Branch time: 0.010
Avail loss from FPU time: 0.030
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.000
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.003 excepts: 0.000




TIME FOR EXECUTION:	1.90441e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2994137          2923234(   98%)          0              0.325
Num_hit: 2923234  Num_miss: 70903 Num_lat: 0
DEMAND READ	CACHE_HIT: 2750048  (0.984,0.918)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5130     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173186   (0.870,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7440     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.339,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 504      (0.453,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 229      (0.206,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr occupancy:
   Number of intervals = 157010, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00824463
   Mean = 0.417957,   Standard Deviation = 0.493223
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11063974.000 (58.20%) |*****************************
     1.000    7944902.000 (41.80%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.418 [stddev 0.493]

Statistics Record Mshr req occupancy:
   Number of intervals = 157010, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00824463
   Mean = 0.417957,   Standard Deviation = 0.493223
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008876.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36562
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36562
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14078
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       70979            34197(   48%)          0             0.07038
Num_hit: 34197  Num_miss: 36782 Num_lat: 0
DEMAND READ	CACHE_HIT: 25549    (0.580,0.360)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18292    (0.415,0.258)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.335,0.122)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16905    (0.655,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 880      (0.791,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 231      (0.208,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18502 @ 179.595 [stddev 94.453]
DEMAND network miss WRITE	: 17168 @ 188.858 [stddev 58.035]
DEMAND network miss RMW	: 986 @ 458.286 [stddev 213.781]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 73311, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0038496
   Mean = 0.38072,   Standard Deviation = 0.485564
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11771810.000 (61.93%) |******************************
     1.000    7237056.000 (38.07%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 73311, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0038496
   Mean = 0.38072,   Standard Deviation = 0.485564
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008866.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36562
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	52019
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	126
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17915
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3395094          3323586(   98%)          0             0.3659
Num_hit: 3323586  Num_miss: 71508 Num_lat: 0
DEMAND READ	CACHE_HIT: 3149295  (0.986,0.928)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34578    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 9127     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174291   (0.867,0.051)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19183    (0.095,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7433     (0.037,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 378      (0.499,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13761274.000 (72.39%) |************************************
     1.000    5249643.000 (27.61%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.276 [stddev 0.447]

Statistics Record Mshr req occupancy:
   Number of intervals = 159035, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.00835112
   Mean = 0.276138,   Standard Deviation = 0.447086
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010917.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	27711
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	5354
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 29421	PR_CL: 6973	PR_DY: 16020
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       72044            43509(   60%)          0             0.06289
Num_hit: 43509  Num_miss: 28535 Num_lat: 0
DEMAND READ	CACHE_HIT: 27565    (0.625,0.383)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16362    (0.371,0.227)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15944    (0.587,0.221)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 11068    (0.408,0.154)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.996,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16574 @ 168.061 [stddev 126.902]
DEMAND network miss WRITE	: 11204 @ 128.607 [stddev 37.000]
DEMAND network miss RMW	: 757 @ 180.272 [stddev 54.232]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14476880.000 (76.15%) |**************************************
     1.000    4534027.000 (23.85%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.238 [stddev 0.426]

Statistics Record Mshr req occupancy:
   Number of intervals = 57069, Max Value = 1, Min Value = 0
   Sampling interval = 1.90437e+07,   Sampling rate = 0.0029968
   Mean = 0.238496,   Standard Deviation = 0.426164
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010907.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	27711
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43731
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	16020
Cohe cache-to-cache requests:	11705
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       3045162          2976528(   98%)          0             0.3295
Num_hit: 2976528  Num_miss: 68634 Num_lat: 0
DEMAND READ	CACHE_HIT: 2803296  (0.985,0.921)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3286     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173232   (0.877,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6631     (0.034,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.363,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 491      (0.473,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11372657.000 (59.82%) |*****************************
     1.000    7638057.000 (40.18%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.402 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 148091, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00777636
   Mean = 0.401776,   Standard Deviation = 0.490257
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010714.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33675
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7926
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11314
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       68835            35074(   51%)          0             0.0664
Num_hit: 35074  Num_miss: 33761 Num_lat: 0
DEMAND READ	CACHE_HIT: 27178    (0.625,0.395)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16070    (0.370,0.233)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7896     (0.324,0.115)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 215      (0.009,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 16092    (0.661,0.234)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 869      (0.836,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 169      (0.163,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16279 @ 183.863 [stddev 112.886]
DEMAND network miss WRITE	: 16311 @ 209.859 [stddev 77.901]
DEMAND network miss RMW	: 926 @ 363.496 [stddev 141.956]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12056738.000 (63.42%) |*******************************
     1.000    6953966.000 (36.58%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.366 [stddev 0.482]

Statistics Record Mshr req occupancy:
   Number of intervals = 67031, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00351987
   Mean = 0.365792,   Standard Deviation = 0.481652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010704.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33675
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	44989
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	245
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11314
Cohe cache-to-cache requests:	16998
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2952603          2881362(   98%)          0             0.3204
Num_hit: 2881362  Num_miss: 71241 Num_lat: 0
DEMAND READ	CACHE_HIT: 2707567  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5882     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173795   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6142     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.433,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 416      (0.478,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10929980.000 (57.50%) |****************************
     1.000    8080240.000 (42.50%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.425 [stddev 0.494]

Statistics Record Mshr req occupancy:
   Number of intervals = 157969, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.0082951
   Mean = 0.425047,   Standard Deviation = 0.49435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	36234
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13947
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25724	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       71431            35056(   49%)          0             0.07099
Num_hit: 35056  Num_miss: 36375 Num_lat: 0
DEMAND READ	CACHE_HIT: 26220    (0.577,0.367)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19044    (0.419,0.267)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.352,0.124)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 127      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15986    (0.637,0.224)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 794      (0.912,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 76       (0.087,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 19254 @ 193.156 [stddev 119.160]
DEMAND network miss WRITE	: 16209 @ 191.275 [stddev 73.872]
DEMAND network miss RMW	: 833 @ 397.663 [stddev 105.759]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11641780.000 (61.24%) |******************************
     1.000    7368430.000 (38.76%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 72591, Max Value = 1, Min Value = 0
   Sampling interval = 1.90438e+07,   Sampling rate = 0.00381185
   Mean = 0.387604,   Standard Deviation = 0.487203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010210.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	36234
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	51880
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	79
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16803
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       3064164          2999714(   98%)          0             0.3309
Num_hit: 2999714  Num_miss: 64450 Num_lat: 0
DEMAND READ	CACHE_HIT: 2826801  (0.986,0.923)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.012,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2965     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172913   (0.876,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6269     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.369,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.408,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 143991, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00756101
   Mean = 0.397347,   Standard Deviation = 0.489349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11456464.000 (60.27%) |******************************
     1.000    7553600.000 (39.73%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.397 [stddev 0.489]

Statistics Record Mshr req occupancy:
   Number of intervals = 143991, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00756101
   Mean = 0.397347,   Standard Deviation = 0.489349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010064.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	33041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14209
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64458            31484(   49%)          0             0.06476
Num_hit: 31484  Num_miss: 32974 Num_lat: 0
DEMAND READ	CACHE_HIT: 23024    (0.591,0.357)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 15749    (0.404,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.346,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 125      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15733    (0.643,0.244)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.778,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 226      (0.221,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 15958 @ 176.986 [stddev 89.151]
DEMAND network miss WRITE	: 15945 @ 207.949 [stddev 68.447]
DEMAND network miss RMW	: 983 @ 582.473 [stddev 201.430]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 65771, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00345368
   Mean = 0.36349,   Standard Deviation = 0.481004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12100082.000 (63.65%) |*******************************
     1.000    6909972.000 (36.35%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 65771, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00345368
   Mean = 0.36349,   Standard Deviation = 0.481004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19010054.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	33041
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48309
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	88
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	16689
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2884887          2809906(   97%)          0             0.3144
Num_hit: 2809906  Num_miss: 74981 Num_lat: 0
DEMAND READ	CACHE_HIT: 2636410  (0.983,0.914)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 27       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6736     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173496   (0.866,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8408     (0.042,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.316,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 595      (0.499,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10592916.000 (55.72%) |***************************
     1.000    8416662.000 (44.28%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.443 [stddev 0.497]

Statistics Record Mshr req occupancy:
   Number of intervals = 165097, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00866932
   Mean = 0.442759,   Standard Deviation = 0.496713
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009578.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	39799
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14131
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       75004            35092(   47%)          0             0.07531
Num_hit: 35092  Num_miss: 39912 Num_lat: 0
DEMAND READ	CACHE_HIT: 26256    (0.560,0.350)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 20459    (0.436,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.329,0.118)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 38       (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 17874    (0.665,0.238)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 973      (0.816,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 219      (0.184,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20671 @ 166.923 [stddev 99.558]
DEMAND network miss WRITE	: 18010 @ 196.170 [stddev 65.149]
DEMAND network miss RMW	: 976 @ 458.968 [stddev 132.839]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11340189.000 (59.66%) |*****************************
     1.000    7669379.000 (40.34%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 79313, Max Value = 1, Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00416479
   Mean = 0.403448,   Standard Deviation = 0.490589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009568.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	39799
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	55445
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	255
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18747
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3098099          3036879(   98%)          0             0.3343
Num_hit: 3036879  Num_miss: 61220 Num_lat: 0
DEMAND READ	CACHE_HIT: 2863201  (0.988,0.924)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.010)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3531     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173678   (0.880,0.056)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.093,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5012     (0.025,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.241,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 550      (0.352,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11626227.000 (61.16%) |******************************
     1.000    7382996.000 (38.84%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.388 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 136664, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00717628
   Mean = 0.38839,   Standard Deviation = 0.487384
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009223.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32761
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       61317            28170(   46%)          0             0.06326
Num_hit: 28170  Num_miss: 33147 Num_lat: 0
DEMAND READ	CACHE_HIT: 19522    (0.542,0.318)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16315    (0.453,0.266)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.365,0.141)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 67       (0.003,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 14855    (0.627,0.242)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 928      (0.593,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 635      (0.406,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16524 @ 179.591 [stddev 101.984]
DEMAND network miss WRITE	: 14992 @ 208.385 [stddev 69.475]
DEMAND network miss RMW	: 1015 @ 482.766 [stddev 178.236]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12232354.000 (64.35%) |********************************
     1.000    6776859.000 (35.65%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.357 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 65061, Max Value = 1, Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00341641
   Mean = 0.356504,   Standard Deviation = 0.478966
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19009213.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32761
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48218
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	616
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15768
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3497600          3437034(   98%)          0             0.3752
Num_hit: 3437034  Num_miss: 60566 Num_lat: 0
DEMAND READ	CACHE_HIT: 3261161  (0.988,0.932)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33520    (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4477     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175873   (0.891,0.050)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1793     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.474,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 201      (0.253,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 141006, Max Value = 1, Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00740423
   Mean = 0.268727,   Standard Deviation = 0.443298
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13900738.000 (73.13%) |************************************
     1.000    5108228.000 (26.87%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.269 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 141006, Max Value = 1, Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00740423
   Mean = 0.268727,   Standard Deviation = 0.443298
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008966.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	20230
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13180
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21417	PR_CL: 12256	PR_DY: 19951
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       60567            40309(   67%)          0             0.0535
Num_hit: 40309  Num_miss: 20258 Num_lat: 0
DEMAND READ	CACHE_HIT: 27149    (0.710,0.448)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 10869    (0.284,0.179)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13160    (0.611,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8249     (0.383,0.136)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 579      (0.728,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 215      (0.270,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11078 @ 232.741 [stddev 162.716]
DEMAND network miss WRITE	: 8385 @ 195.602 [stddev 64.190]
DEMAND network miss RMW	: 757 @ 215.559 [stddev 114.286]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 40439, Max Value = 1, Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00212349
   Mean = 0.236886,   Standard Deviation = 0.425171
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14506009.000 (76.31%) |**************************************
     1.000    4502947.000 (23.69%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.237 [stddev 0.425]

Statistics Record Mshr req occupancy:
   Number of intervals = 40439, Max Value = 1, Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00212349
   Mean = 0.236886,   Standard Deviation = 0.425171
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19008956.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	20230
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	40181
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	38
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19951
Cohe cache-to-cache requests:	8886
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 16.9915%
bus1: Bus Utilization (time spent delivering pkts) = 5.8227%
bus2: Bus Utilization (time spent delivering pkts) = 4.4753%
bus3: Bus Utilization (time spent delivering pkts) = 4.6039%
bus4: Bus Utilization (time spent delivering pkts) = 4.4588%
bus5: Bus Utilization (time spent delivering pkts) = 4.9284%
bus6: Bus Utilization (time spent delivering pkts) = 4.4750%
bus7: Bus Utilization (time spent delivering pkts) = 2.6074%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0        182790            93064(   51%)      177.3             0.4038
              Read             Write              Local            Remote
              91125(0.4985)     1088(0.005952)    26046(0.1425)   156744(0.8575)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0         82364            72946(   89%)      159.4             0.1148
              Read             Write              Local            Remote
              55382(0.6724)    14990( 0.182)    15343(0.1863)    67021(0.8137)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0          6055             3031(   50%)      91.54             0.0135
              Read             Write              Local            Remote
               3030(0.5004)        1(0.0001652)        2(0.0003303)     6053(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0          9033             4831(   53%)      105.6             0.01938
              Read             Write              Local            Remote
               4207(0.4657)        0(     0)     4204(0.4654)     4829(0.5346)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0          6889             3508(   51%)      96.29             0.01522
              Read             Write              Local            Remote
               3386(0.4915)        0(     0)        2(0.0002903)     6887(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0          6523             3265(   50%)      105.2             0.01455
              Read             Write              Local            Remote
               3264(0.5004)        1(0.0001533)     3261(0.4999)     3262(0.5001)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0          7764             3885(   50%)      97.41             0.01732
              Read             Write              Local            Remote
               3884(0.5003)        0(     0)        2(0.0002576)     7762(0.9997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0          6418             3213(   50%)      122.9             0.01431
              Read             Write              Local            Remote
               3212(0.5005)        0(     0)     3211(0.5003)     3207(0.4997)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 120093,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00630607
   Mean = 1.13664,   Standard Deviation = 0.798907
      Bin         Value
      ---         -----
     1.000    115238.000 (95.96%) |***********************************************
     2.000    1707.000 ( 1.42%) |
     3.000    614.000 ( 0.51%) |
     4.000    384.000 ( 0.32%) |
     5.000    115.000 ( 0.10%) |
     6.000    348.000 ( 0.29%) |
     7.000    1687.000 ( 1.40%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 429930,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 2.1404,   Standard Deviation = 0.98213
      Bin         Value
      ---         -----
     1.000    140511.000 (32.68%) |****************
     2.000    129443.000 (30.11%) |***************
     3.000    119080.000 (27.70%) |*************
     4.000    40896.000 ( 9.51%) |****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 429930,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    429930.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 429930,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.9227,   Standard Deviation = 4.00138
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 429930,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.98513
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 429930,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 0.0683111,   Standard Deviation = 0.505369
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17.5,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.3374,   Standard Deviation = 0.441005
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 17,   Min Value = 10
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 10.0402,   Standard Deviation = 0.379863
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 140511,   Max Value = 7,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00737824
   Mean = 0.0401961,   Standard Deviation = 0.379863
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24.5,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.3291,   Standard Deviation = 0.470175
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 24,   Min Value = 14
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 14.0479,   Standard Deviation = 0.386283
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 129443,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.0067971
   Mean = 0.0479284,   Standard Deviation = 0.386283
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28.5,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.403,   Standard Deviation = 0.792942
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 28,   Min Value = 18
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 18.1252,   Standard Deviation = 0.719502
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 119080,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00625292
   Mean = 0.12521,   Standard Deviation = 0.719502
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 40896,   Max Value = 32.5,   Min Value = 22
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00214744
   Mean = 22.4218,   Standard Deviation = 0.512328
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 40896,   Max Value = 32,   Min Value = 22
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00214744
   Mean = 22.0637,   Standard Deviation = 0.442757
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 40896,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00214744
   Mean = 0.0637471,   Standard Deviation = 0.442757
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 429930,   Max Value = 32.5,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.9227,   Standard Deviation = 4.00138
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 429930,   Max Value = 32,   Min Value = 10
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 14.6299,   Standard Deviation = 3.98513
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 429930,   Max Value = 10,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0225755
   Mean = 0.0683111,   Standard Deviation = 0.505369
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 453993,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.90441e+07,   Sampling rate = 0.023839
   Mean = 2.13245,   Standard Deviation = 1.08255
      Bin         Value
      ---         -----
     1.000    175113.000 (38.57%) |*******************
     2.000    108462.000 (23.89%) |***********
     3.000    105592.000 (23.26%) |***********
     4.000    64826.000 (14.28%) |*******
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 453993,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.90441e+07,   Sampling rate = 0.023839
   Mean = 4.12774,   Standard Deviation = 1.99592
      Bin         Value
      ---         -----
     2.000    212498.000 (46.81%) |***********************
     6.000    241495.000 (53.19%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 212498,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0111582
   Mean = 18.1487,   Standard Deviation = 4.10033
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 212498,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0111582
   Mean = 17.8431,   Standard Deviation = 4.09151
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 212498,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.0111582
   Mean = 0.269405,   Standard Deviation = 1.09088
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 24.0634,   Standard Deviation = 5.38261
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 43,   Min Value = 17
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 23.5987,   Standard Deviation = 5.36892
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 241495,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.0126809
   Mean = 2.10756,   Standard Deviation = 2.4792
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27.5,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.8568,   Standard Deviation = 3.2993
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 27,   Min Value = 13
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 16.4484,   Standard Deviation = 3.22205
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 175113,   Max Value = 11,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00919518
   Mean = 1.03175,   Standard Deviation = 2.0279
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36.5,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.5194,   Standard Deviation = 3.92905
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 36,   Min Value = 17
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 20.1603,   Standard Deviation = 3.84591
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108462,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90439e+07,   Sampling rate = 0.00569537
   Mean = 1.51069,   Standard Deviation = 2.26982
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 40.5,   Min Value = 21
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 24.6201,   Standard Deviation = 3.95736
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 40,   Min Value = 21
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 24.2605,   Standard Deviation = 3.86584
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 105592,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.9044e+07,   Sampling rate = 0.00554463
   Mean = 1.49949,   Standard Deviation = 2.30624
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 64826,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00340399
   Mean = 29.1649,   Standard Deviation = 3.02306
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 64826,   Max Value = 43,   Min Value = 25
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00340399
   Mean = 28.722,   Standard Deviation = 2.97709
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 64826,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.00340399
   Mean = 0.977308,   Standard Deviation = 1.96964
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 453993,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90441e+07,   Sampling rate = 0.023839
   Mean = 21.2949,   Standard Deviation = 5.65605
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 453993,   Max Value = 43,   Min Value = 13
   Sampling interval = 1.90441e+07,   Sampling rate = 0.023839
   Mean = 20.9047,   Standard Deviation = 5.60508
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 453993,   Max Value = 15,   Min Value = 0
   Sampling interval = 1.90441e+07,   Sampling rate = 0.023839
   Mean = 1.24718,   Standard Deviation = 2.1605
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0572709
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0178074
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0534817
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.021853
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0258383
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0150455
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0110532
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0237052
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0103621
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0231754
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00485441
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00847967
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0173476
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.012565
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0146862
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0103957
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0234454
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00612976
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000263231
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00470906
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0508092
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0287695
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.02961
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0282724
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0292573
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.031455
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0285677
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0148741
Utilization of oport 0 in network Reply = 0.0341759
Utilization of oport 1 in network Reply = 0.0091614
Utilization of oport 2 in network Reply = 0.00742648
Utilization of oport 3 in network Reply = 0.00790107
Utilization of oport 4 in network Reply = 0.00740593
Utilization of oport 5 in network Reply = 0.00820977
Utilization of oport 6 in network Reply = 0.00769615
Utilization of oport 7 in network Reply = 0.00450503
Reply Network Utilization: 0.0191824
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0372217
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0204433
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0314155
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0183555
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0137876
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00951395
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0037203
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0195787
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00297782
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0159514
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00110349
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00531213
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00952692
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00765122
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.0087095
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00531565
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0254183
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00481208
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00110349
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0431733
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.01309
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0104367
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00953847
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0104087
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0104111
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0105773
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00530741
Utilization of oport 0 in network Request = 0.0132064
Utilization of oport 1 in network Request = 0.00361765
Utilization of oport 2 in network Request = 0.00312915
Utilization of oport 3 in network Request = 0.00285418
Utilization of oport 4 in network Request = 0.0031353
Utilization of oport 5 in network Request = 0.00313506
Utilization of oport 6 in network Request = 0.00319177
Utilization of oport 7 in network Request = 0.00159364
Req Network Utilization: 0.0111064
Total Network Utilization: 0.0152013

PROCESSOR 0 Phase -1 STATISTICS: 
Start cycle: 19044053		icount: 11527521
End cycle: 19045157		icount: 11529518

Statistics Record Active list size:
   Number of samples = 1095,   Max Value = 16,   Min Value = 1
   Sampling interval = 1103,   Sampling rate = 0.992747
   Mean = 8.45936,   Standard Deviation = 3.69148
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     1.000 ( 0.09%) |
     2.000    27.000 ( 2.47%) |*
     4.000    189.000 (17.26%) |********
     6.000    326.000 (29.77%) |**************
     8.000    217.000 (19.82%) |*********
    10.000    105.000 ( 9.59%) |****
    12.000    48.000 ( 4.38%) |**
    14.000    132.000 (12.05%) |******
    16.000    50.000 ( 4.57%) |**
End of Report


Statistics Record Speculation level:
   Number of samples = 1095,   Max Value = 3,   Min Value = 0
   Sampling interval = 1103,   Sampling rate = 0.992747
   Mean = 0.758904,   Standard Deviation = 0.637315
End of Report


Statistics Record Mem queue size:
   Number of samples = 1095,   Max Value = 8,   Min Value = 0
   Sampling interval = 1103,   Sampling rate = 0.992747
   Mean = 0.918721,   Standard Deviation = 1.15593
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1086.000 (99.18%) |*************************************************
     8.000     9.000 ( 0.82%) |
End of Report

BPB Good predictions: 302, BPB Bad predictions: 57, BPB Prediction rate: 0.841226
RAS Good predictions: 23, RAS Bad predictions: 19, RAS Prediction rate: 0.547619
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 71,   Max Value = 13,   Min Value = 0
   Sampling interval = 1099,   Sampling rate = 0.0646042
   Mean = 2.32394,   Standard Deviation = 2.74525
End of Report

Exceptions: 6
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 6,   Max Value = 15,   Min Value = 2
   Sampling interval = 1104,   Sampling rate = 0.00543478
   Mean = 5.33333,   Standard Deviation = 5.04645
End of Report

ALU utilization: 73.9%
FPU utilization: 0.0%
Addr. gen. utilization: 15.2%

Statistics Record Waiting for exceptions:
   Number of samples = 6,   Max Value = 0,   Min Value = 0
   Sampling interval = 1104,   Sampling rate = 0.00543478
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.011
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.002
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.069
Efficiency loss from Unpredicted branch: 0.006
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.083 excepts: 0.016



PROCESSOR 1 Phase -1 STATISTICS: 
Start cycle: 19043704		icount: 15551802
End cycle: 19045156		icount: 15552639

Statistics Record Active list size:
   Number of samples = 464,   Max Value = 16,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.983051
   Mean = 6.29095,   Standard Deviation = 2.16077
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    23.000 ( 4.96%) |**
     4.000    121.000 (26.08%) |*************
     6.000    221.000 (47.63%) |***********************
     8.000    78.000 (16.81%) |********
    10.000     7.000 ( 1.51%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.72%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 464,   Max Value = 2,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.983051
   Mean = 0.676724,   Standard Deviation = 0.615685
End of Report


Statistics Record Mem queue size:
   Number of samples = 464,   Max Value = 8,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.983051
   Mean = 0.782328,   Standard Deviation = 1.38568
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    455.000 (98.06%) |*************************************************
     8.000     9.000 ( 1.94%) |
End of Report

BPB Good predictions: 109, BPB Bad predictions: 29, BPB Prediction rate: 0.789855
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 37,   Max Value = 6,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0790598
   Mean = 1.75676,   Standard Deviation = 1.87684
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 980

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 472,   Sampling rate = 0.0105932
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.7%
FPU utilization: 0.0%
Addr. gen. utilization: 14.9%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.0105932
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.086
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.078 excepts: 0.036



PROCESSOR 2 Phase -1 STATISTICS: 
Start cycle: 19043888		icount: 11903193
End cycle: 19045156		icount: 11904027

Statistics Record Active list size:
   Number of samples = 462,   Max Value = 16,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 6.37446,   Standard Deviation = 2.15063
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    22.000 ( 4.76%) |**
     4.000    112.000 (24.24%) |************
     6.000    227.000 (49.13%) |************************
     8.000    80.000 (17.32%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.73%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 462,   Max Value = 2,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.683983,   Standard Deviation = 0.617639
End of Report


Statistics Record Mem queue size:
   Number of samples = 462,   Max Value = 8,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.781385,   Standard Deviation = 1.38705
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    453.000 (98.05%) |*************************************************
     8.000     9.000 ( 1.95%) |
End of Report

BPB Good predictions: 110, BPB Bad predictions: 28, BPB Prediction rate: 0.797101
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 36,   Max Value = 6,   Min Value = 0
   Sampling interval = 466,   Sampling rate = 0.0772532
   Mean = 1.72222,   Standard Deviation = 1.8915
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 798

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.9%
FPU utilization: 0.0%
Addr. gen. utilization: 14.6%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.085
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.074 excepts: 0.036



PROCESSOR 3 Phase -1 STATISTICS: 
Start cycle: 19043809		icount: 11280981
End cycle: 19045156		icount: 11281816

Statistics Record Active list size:
   Number of samples = 462,   Max Value = 16,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 6.31385,   Standard Deviation = 2.15429
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    21.000 ( 4.55%) |**
     4.000    120.000 (25.97%) |************
     6.000    222.000 (48.05%) |************************
     8.000    78.000 (16.88%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.73%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 462,   Max Value = 2,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.679654,   Standard Deviation = 0.6154
End of Report


Statistics Record Mem queue size:
   Number of samples = 462,   Max Value = 8,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.785714,   Standard Deviation = 1.38773
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    453.000 (98.05%) |*************************************************
     8.000     9.000 ( 1.95%) |
End of Report

BPB Good predictions: 111, BPB Bad predictions: 27, BPB Prediction rate: 0.804348
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 35,   Max Value = 6,   Min Value = 0
   Sampling interval = 466,   Sampling rate = 0.0751073
   Mean = 1.8,   Standard Deviation = 1.92201
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 877

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.8%
FPU utilization: 0.0%
Addr. gen. utilization: 14.8%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.084
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.075 excepts: 0.036



PROCESSOR 4 Phase -1 STATISTICS: 
Start cycle: 19044036		icount: 12030859
End cycle: 19045156		icount: 12031691

Statistics Record Active list size:
   Number of samples = 460,   Max Value = 16,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 6.39783,   Standard Deviation = 2.14313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    20.000 ( 4.35%) |**
     4.000    111.000 (24.13%) |************
     6.000    228.000 (49.57%) |************************
     8.000    80.000 (17.39%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.74%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 460,   Max Value = 2,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.686957,   Standard Deviation = 0.617327
End of Report


Statistics Record Mem queue size:
   Number of samples = 460,   Max Value = 8,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.784783,   Standard Deviation = 1.38911
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    451.000 (98.04%) |*************************************************
     8.000     9.000 ( 1.96%) |
End of Report

BPB Good predictions: 112, BPB Bad predictions: 26, BPB Prediction rate: 0.811594
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 34,   Max Value = 6,   Min Value = 0
   Sampling interval = 464,   Sampling rate = 0.0732759
   Mean = 1.76471,   Standard Deviation = 1.93937
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 652

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 75.0%
FPU utilization: 0.0%
Addr. gen. utilization: 14.7%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.036



PROCESSOR 5 Phase -1 STATISTICS: 
Start cycle: 19043949		icount: 10805423
End cycle: 19045156		icount: 10806258

Statistics Record Active list size:
   Number of samples = 462,   Max Value = 16,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 6.31385,   Standard Deviation = 2.15429
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    21.000 ( 4.55%) |**
     4.000    120.000 (25.97%) |************
     6.000    222.000 (48.05%) |************************
     8.000    78.000 (16.88%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.73%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 462,   Max Value = 2,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.679654,   Standard Deviation = 0.6154
End of Report


Statistics Record Mem queue size:
   Number of samples = 462,   Max Value = 8,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.785714,   Standard Deviation = 1.38773
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    453.000 (98.05%) |*************************************************
     8.000     9.000 ( 1.95%) |
End of Report

BPB Good predictions: 111, BPB Bad predictions: 27, BPB Prediction rate: 0.804348
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 35,   Max Value = 6,   Min Value = 0
   Sampling interval = 466,   Sampling rate = 0.0751073
   Mean = 1.8,   Standard Deviation = 1.92201
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 737

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.8%
FPU utilization: 0.0%
Addr. gen. utilization: 14.8%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.084
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.075 excepts: 0.036



PROCESSOR 6 Phase -1 STATISTICS: 
Start cycle: 19043993		icount: 12283574
End cycle: 19045156		icount: 12284406

Statistics Record Active list size:
   Number of samples = 460,   Max Value = 16,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 6.39783,   Standard Deviation = 2.14313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    20.000 ( 4.35%) |**
     4.000    111.000 (24.13%) |************
     6.000    228.000 (49.57%) |************************
     8.000    80.000 (17.39%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.74%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 460,   Max Value = 2,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.686957,   Standard Deviation = 0.617327
End of Report


Statistics Record Mem queue size:
   Number of samples = 460,   Max Value = 8,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.784783,   Standard Deviation = 1.38911
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    451.000 (98.04%) |*************************************************
     8.000     9.000 ( 1.96%) |
End of Report

BPB Good predictions: 112, BPB Bad predictions: 26, BPB Prediction rate: 0.811594
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 34,   Max Value = 6,   Min Value = 0
   Sampling interval = 464,   Sampling rate = 0.0732759
   Mean = 1.76471,   Standard Deviation = 1.93937
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 695

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 75.0%
FPU utilization: 0.0%
Addr. gen. utilization: 14.7%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.036



PROCESSOR 7 Phase -1 STATISTICS: 
Start cycle: 19044135		icount: 15563722
End cycle: 19045156		icount: 15564554

Statistics Record Active list size:
   Number of samples = 460,   Max Value = 16,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 6.39783,   Standard Deviation = 2.14313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    20.000 ( 4.35%) |**
     4.000    111.000 (24.13%) |************
     6.000    228.000 (49.57%) |************************
     8.000    80.000 (17.39%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.74%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 460,   Max Value = 2,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.686957,   Standard Deviation = 0.617327
End of Report


Statistics Record Mem queue size:
   Number of samples = 460,   Max Value = 8,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.784783,   Standard Deviation = 1.38911
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    451.000 (98.04%) |*************************************************
     8.000     9.000 ( 1.96%) |
End of Report

BPB Good predictions: 112, BPB Bad predictions: 26, BPB Prediction rate: 0.811594
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 34,   Max Value = 6,   Min Value = 0
   Sampling interval = 464,   Sampling rate = 0.0732759
   Mean = 1.76471,   Standard Deviation = 1.93937
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 553

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 75.0%
FPU utilization: 0.0%
Addr. gen. utilization: 14.8%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.036



