--------------- Build Started: 08/28/2018 11:29:06 Project: WithIG1, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\FranklinLab_PC_1\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\WithIG1.cyprj" -d CY8C5868AXI-LP032 -s "C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "Pin_I10.analog_0" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_252)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_375.1)
ADD: sdb.M0065: information: Analog terminal "Pin_LocalGates.analog_0" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_212)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_79.1)
ADD: sdb.M0065: information: Analog terminal "Pin_BackGate.analog_0" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_250)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_78.1)
ADD: sdb.M0065: information: Analog terminal "Pin_I1_GND.analog_0" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_223)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_72.1)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_2.vminus" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_224)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_69.4)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_2.vplus" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_226)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_69.2)
ADD: sdb.M0065: information: Analog terminal "Pin_SolutionGate.analog_0" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Signal: Net_213)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Master\Master 1\WithIG1.cydsn\TopDesign\TopDesign.cysch (Shape_7.1)
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named Pin_I10(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Analog Placement...
Info: apr.M0002: Analog signal "Net_226" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_224" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 08/28/2018 11:29:37 ---------------
