timestamp 1512714235
version 8.1
tech scmos
style HP0.5um(hpcmos14tb)from:T11E
scale 1000 1 30
resistclasses 2800 2400 725000 725000 1 2500 2500 70 70 50
use inpad inpad_0 1 0 -1519 0 1 2183
use GNDPad t1 1 0 -1242 0 1 1852
use InPad t2 1 0 -901 0 1 2183
use InPad t3 1 0 -592 0 1 2183
use VddPad t4 1 0 -315 0 1 1852
use BlankPad t5 1 0 5 0 1 1868
use inpad inpad_1 1 0 335 0 1 2183
use inpad inpad_2 1 0 644 0 1 2183
use outpad outpad_1 1 0 904 0 1 1843
use outpad outpad_0 1 0 1213 0 1 1843
use Corner clt 1 0 -2325 0 1 1869
use fsm fsm_0 1 0 -92 0 1 1780
use Corner crt 0 1 1869 -1 0 2325
use inv inv_0 0 -1 60 1 0 1392
use inv inv_1 0 -1 168 1 0 1392
use andstat andstat_0 1 0 434 0 1 1344
use andstat andstat_1 1 0 1008 0 1 1401
use inv inv_3 1 0 1116 0 1 1413
use inv inv_2 1 0 540 0 1 1355
use andstat andstat_3 -1 0 -1549 0 1 -155
use inv inv_5 0 1 -1525 -1 0 -195
use new_latch new_latch_3[0:0:66][0:9:124] 1 0 -1600 0 1 -1436
use bus_10 bus_10_1 1 0 -1487 0 1 -3407
use phi0_connection phi0_connection_0 1 0 -1342 0 1 1265
use phi0_connection phi0_connection_1 1 0 -1205 0 1 1265
use phi0_connection phi0_connection_2 1 0 -1045 0 1 1265
use phi0_connection phi0_connection_3 1 0 -829 0 1 1265
use phi0_connection phi0_connection_4 1 0 -501 0 1 1265
use phi1_connection phi1_connection_4 1 0 -1346 0 1 1169
use phi1_connection phi1_connection_5 1 0 -1209 0 1 1169
use phi1_connection phi1_connection_3 1 0 -1049 0 1 1169
use phi1_connection phi1_connection_2 1 0 -833 0 1 1169
use phi1_connection phi1_connection_1 1 0 -505 0 1 1169
use sreg_01 sreg_01_0 1 0 -1283 0 1 12
use sreg_02 sreg_02_0 1 0 -1146 0 1 12
use sreg_04 sreg_04_0 1 0 -986 0 1 12
use sreg_08 sreg_08_0 1 0 -770 0 1 12
use sreg_16 sreg_16_0 1 0 -442 0 1 12
use phi0_connection phi0_connection_5 1 0 114 0 1 1265
use phi1_connection phi1_connection_0 1 0 110 0 1 1169
use sreg_01 sreg_01_1 1 0 173 0 1 12
use phi0_connection phi0_connection_6 1 0 314 0 1 1265
use sreg_01 sreg_01_2 1 0 373 0 1 12
use sreg_out_connection sreg_out_connection_9 1 0 587 0 1 1175
use add_latch_connections add_latch_connections_9 1 0 1009 0 1 1222
use sreg_out_connection sreg_out_connection_0 1 0 587 0 1 1051
use add_latch_connections add_latch_connections_8 1 0 1009 0 1 1098
use sreg_out_connection sreg_out_connection_1 1 0 587 0 1 927
use add_latch_connections add_latch_connections_7 1 0 1009 0 1 974
use sreg_out_connection sreg_out_connection_2 1 0 587 0 1 803
use add_latch_connections add_latch_connections_6 1 0 1009 0 1 850
use sreg_out_connection sreg_out_connection_3 1 0 587 0 1 679
use add_latch_connections add_latch_connections_5 1 0 1009 0 1 726
use sreg_out_connection sreg_out_connection_4 1 0 587 0 1 555
use add_latch_connections add_latch_connections_4 1 0 1009 0 1 602
use sreg_out_connection sreg_out_connection_5 1 0 587 0 1 431
use add_latch_connections add_latch_connections_3 1 0 1009 0 1 478
use sreg_out_connection sreg_out_connection_6 1 0 587 0 1 307
use add_latch_connections add_latch_connections_2 1 0 1009 0 1 354
use sreg_out_connection sreg_out_connection_7 1 0 587 0 1 183
use add_latch_connections add_latch_connections_1 1 0 1009 0 1 230
use sreg_out_connection sreg_out_connection_8 1 0 587 0 1 59
use new_latch new_latch_0[0:0:102][0:9:124] 1 0 458 0 1 43
use add_latch_connections add_latch_connections_0 1 0 1009 0 1 106
use addsub_eight addsub_eight_0 1 0 810 0 1 14
use latch_shift latch_shift_0[0:0:66][0:10:124] 1 0 1002 0 -1 1359
use andstat andstat_2 1 0 1637 0 1 -165
use inv inv_4 0 1 1618 -1 0 -205
use phi1_connection phi1_connection_6 -1 0 -458 0 -1 -1375
use sreg_32 sreg_32_0 -1 0 -521 0 -1 -218
use phi1_connection phi1_connection_7 -1 0 1588 0 -1 -1375
use sreg_64 sreg_64_0 -1 0 1525 0 -1 -218
use new_latch new_latch_2[0:0:-66][0:9:-124] -1 0 1731 0 -1 -1366
use outPad outPad_1[0:9:-309][0:0:683] 0 1 1843 -1 0 -1213
use InPad InPad_1[0:9:309][0:0:-683] 0 -1 -2183 1 0 -1520
use Corner clb 0 -1 -1869 1 0 -2325
use Corner crb -1 0 2325 0 -1 -1869
use InPad InPad_2[0:9:-309][0:0:-683] -1 0 -1261 0 -1 -2183
node "o0" 0 66.138 595 75 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42 26
node "m3_n1367_1251#" 7 5846.77 -1367 1251 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5082 1706
node "input_latch_9" 32 20674.2 1556 -1385 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 80 15857 6344
node "o64_0" 3 1048.13 -426 -1349 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq0" 8 2352.98 -530 -1335 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq0" "Vdd!_uq0"
equiv "Vdd!_uq0" "Vdd!_uq0"
node "m2_1554_n1225#" 33 20773.7 1554 -1225 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15743 6304
node "m2_n426_n1225#" 3 1048.13 -426 -1225 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "m2_n530_n1211#" 8 2352.98 -530 -1211 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
node "m2_1554_n1101#" 33 20776.9 1554 -1101 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15747 6304
node "m2_n426_n1101#" 3 1048.13 -426 -1101 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq1" 8 2352.98 -530 -1087 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq1" "Vdd!_uq1"
equiv "Vdd!_uq1" "Vdd!_uq1"
node "m2_1554_n977#" 33 20784 1554 -977 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15756 6304
node "m2_n426_n977#" 3 1048.13 -426 -977 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq2" 8 2352.98 -530 -963 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq2" "Vdd!_uq2"
equiv "Vdd!_uq2" "Vdd!_uq2"
node "m2_1554_n853#" 33 20769 1554 -853 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15737 6304
node "m2_n426_n853#" 3 1048.13 -426 -853 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq3" 8 2352.98 -530 -839 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq3" "Vdd!_uq3"
equiv "Vdd!_uq3" "Vdd!_uq3"
node "m2_1554_n729#" 33 20772.9 1554 -729 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15742 6304
node "m2_n426_n729#" 3 1048.13 -426 -729 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq4" 8 2352.98 -530 -715 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq4" "Vdd!_uq4"
equiv "Vdd!_uq4" "Vdd!_uq4"
node "m2_1554_n605#" 33 20784 1554 -605 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15756 6304
node "m2_n426_n605#" 3 1048.13 -426 -605 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq5" 8 2352.98 -530 -591 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq5" "Vdd!_uq5"
equiv "Vdd!_uq5" "Vdd!_uq5"
node "m2_1554_n481#" 33 20765.8 1554 -481 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15733 6304
node "m2_n426_n481#" 3 1048.13 -426 -481 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "Vdd!_uq6" 8 2352.98 -530 -467 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 999 672 0 0
equiv "Vdd!_uq6" "Vdd!_uq6"
equiv "Vdd!_uq6" "Vdd!_uq6"
node "m2_1554_n357#" 33 20761.7 1554 -357 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 15731 6302
node "m2_n426_n357#" 3 1048.13 -426 -357 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "m2_n523_n343#" 7 2161.24 -523 -343 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 927 624 0 0
node "m2_1556_n287#" 32 20696.6 1556 -287 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232 124 15731 6302
node "64_bit0" 3 1048.13 -426 -233 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604 310 0 0
node "m2_1505_n221#" 0 156.006 1505 -221 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54 42 0 0
node "m2_1615_n176#" 1 564.736 1615 -176 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 252 134 0 0
node "m2_1007_13#" 0 92.094 1007 13 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 26 0 0
node "16_bit0" 1 601.92 14 23 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_23#" 0 16.272 -1054 23 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_23#" 0 16.272 -1214 23 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_147#" 1 601.92 14 147 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_147#" 0 16.272 -1054 147 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_147#" 0 16.272 -1214 147 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_271#" 1 601.92 14 271 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_271#" 0 16.272 -1054 271 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_271#" 0 16.272 -1214 271 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_395#" 1 601.92 14 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_395#" 0 16.272 -1054 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_395#" 0 16.272 -1214 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_519#" 1 601.92 14 519 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_519#" 0 16.272 -1054 519 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_519#" 0 16.272 -1214 519 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_643#" 1 601.92 14 643 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_643#" 0 16.272 -1054 643 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_643#" 0 16.272 -1214 643 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_767#" 1 601.92 14 767 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_767#" 0 16.272 -1054 767 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_767#" 0 16.272 -1214 767 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_891#" 1 601.92 14 891 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_891#" 0 16.272 -1054 891 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_891#" 0 16.272 -1214 891 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_14_1015#" 1 601.92 14 1015 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 272 144 0 0
node "m2_n1054_1015#" 0 16.272 -1054 1015 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_n1214_1015#" 0 16.272 -1214 1015 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "8_bit9" 0 94.561 -534 1138 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35 24 0 0
node "16_bit9" 1 615.137 14 1139 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 279 146 0 0
node "4_bit9" 0 94.561 -859 1139 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35 24 0 0
node "m2_n1054_1139#" 0 16.272 -1054 1139 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "2_bit9" 0 94.561 -1069 1138 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35 24 0 0
node "m2_n1214_1139#" 0 16.272 -1214 1139 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "1_bit9" 0 53.456 -1234 1139 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "cout" 2 871.504 1004 1252 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 192 0 0
node "s1" 6 1681.91 14 1490 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 711 480 0 0
node "s0" 6 1985.49 -2 1483 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 825 556 0 0
node "bp6" 0 44988.1 429 -2409 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "bp5" 0 44988.1 101 -2409 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "bp4" 0 44988.1 -203 -2415 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "bp3" 0 44988.1 -524 -2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "bp2" 0 44988.1 -819 -2404 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "bp1" 0 44988.1 -1135 -2425 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "bp0" 0 44988.1 -1467 -2423 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11413 428 0 0 0 0
node "out0" 0 74552 2297 -1464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "m1_1519_n1472#" 2 1860.87 1519 -1472 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86 62 640 266 0 0
node "m1_1572_n1455#" 1 686.08 1572 -1455 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 236 126 0 0
node "64_c0" 0 142.256 1549 -1454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "64_c0-" 0 142.256 1542 -1454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "64_c1" 0 142.256 1535 -1454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "64_c1-" 0 142.256 1528 -1454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1618_n1454#" 2 1133.39 1618 -1454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44 38 346 186 0 0
node "m1_1643_n1444#" 1 388.608 1643 -1444 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 108 62 0 0
node "out1" 0 74552 2308 -1138 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out2" 0 74552 2323 -838 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out3" 0 74552 2327 -529 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out4" 0 74552 2334 -200 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out5" 0 74552 2325 90 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out6" 0 74552 2351 404 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out7" 0 74552 2330 718 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out8" 0 74552 2318 1021 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "out9" 0 74552 2318 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19126 554 0 0 0 0
node "m1_1796_n1394#" 62 76817 1796 -1394 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11077 5470 3404 1718 0 0
node "m1_1607_n173#" 1 1027.06 1607 -173 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 156 86 0 0 0 0
node "m1_1693_n222#" 2 808.747 1693 -222 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 32 209 144 0 0
node "m1_1519_n221#" 4 4796.25 1519 -221 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 717 410 0 0 0 0
node "m1_1706_n1349#" 38 47309.5 1706 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6264 3148 4127 1606 0 0
node "m1_1716_n1349#" 41 50615.3 1716 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6760 3396 4141 1658 0 0
node "m1_1726_n1349#" 44 53772.4 1726 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7256 3644 4091 1678 0 0
node "m1_1736_n1349#" 47 57013.2 1736 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7752 3892 4077 1716 0 0
node "m1_1746_n1349#" 49 60133.1 1746 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8248 4140 4011 1728 0 0
node "m1_1757_n1349#" 52 63306.3 1757 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8744 4388 3964 1754 0 0
node "m1_1767_n1349#" 55 66519.2 1767 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9240 4636 3938 1786 0 0
node "m1_1776_n1349#" 58 70140.5 1776 -1349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9812 4922 3885 1800 0 0
node "m1_1787_n1349#" 63 78201.8 1787 -1349 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11061 5542 3847 1826 0 0
node "m1_1028_229#" 0 52.383 1028 229 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 8 0 0 0 0
node "stage_3" 0 116.976 382 1161 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "sum_bit9" 0 116.976 1019 1185 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "stage_2" 0 116.976 382 1195 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "stage_1" 0 116.976 390 1223 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "last_c1-" 0 116.976 366 1251 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "last_c1" 0 116.976 359 1251 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "last_c0-" 0 116.976 352 1251 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "last_c0" 0 116.976 345 1251 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "Vdd!_uq8" 5 1871.54 -427 -1454 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54 32 702 468 0 0
equiv "Vdd!_uq8" "Vdd!_uq8"
node "m1_n527_n1478#" 4 3790.59 -527 -1478 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 508 342 65 40 0 0
node "i9" 3 9486.53 -1817 -1401 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1818 314 460 238 0 0
node "32_bit9" 1 797.632 -1496 -1349 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "in9" 0 48247.6 -2408 -1460 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1433_n1225#" 0 142.256 -1433 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n1225#" 0 142.256 -1440 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n1225#" 0 142.256 -1447 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n1225#" 0 142.256 -1454 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n1225#" 0 142.256 -1461 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n1225#" 0 142.256 -1468 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n1225#" 0 142.256 -1475 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n1225#" 1 630.336 -1489 -1225 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1496_n1225#" 0 142.256 -1496 -1225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n1101#" 0 142.256 -1433 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n1101#" 0 142.256 -1440 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n1101#" 0 142.256 -1447 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n1101#" 0 142.256 -1454 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n1101#" 0 142.256 -1461 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n1101#" 0 142.256 -1468 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n1101#" 1 630.336 -1482 -1101 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1489_n1101#" 0 142.256 -1489 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n1101#" 0 142.256 -1496 -1101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n977#" 0 142.256 -1433 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n977#" 0 142.256 -1440 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n977#" 0 142.256 -1447 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n977#" 0 142.256 -1454 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n977#" 0 142.256 -1461 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n977#" 1 630.336 -1475 -977 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1482_n977#" 0 142.256 -1482 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n977#" 0 142.256 -1489 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n977#" 0 142.256 -1496 -977 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n853#" 0 142.256 -1433 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n853#" 0 142.256 -1440 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n853#" 0 142.256 -1447 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n853#" 0 142.256 -1454 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n853#" 1 630.336 -1468 -853 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1475_n853#" 0 142.256 -1475 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n853#" 0 142.256 -1482 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n853#" 0 142.256 -1489 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n853#" 0 142.256 -1496 -853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n729#" 0 142.256 -1433 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n729#" 0 142.256 -1440 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n729#" 0 142.256 -1447 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n729#" 0 142.256 -1454 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n729#" 1 609.424 -1461 -729 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1468_n729#" 0 142.256 -1468 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n729#" 0 142.256 -1475 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n729#" 0 142.256 -1482 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n729#" 0 142.256 -1489 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n729#" 0 142.256 -1496 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n605#" 0 142.256 -1433 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n605#" 0 142.256 -1440 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n605#" 0 142.256 -1447 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n605#" 1 609.424 -1454 -605 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1461_n605#" 0 142.256 -1461 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n605#" 0 142.256 -1468 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n605#" 0 142.256 -1475 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n605#" 0 142.256 -1482 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n605#" 0 142.256 -1489 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n605#" 0 142.256 -1496 -605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n481#" 0 142.256 -1433 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n481#" 0 142.256 -1440 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n481#" 1 609.424 -1447 -481 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1454_n481#" 0 142.256 -1454 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n481#" 0 142.256 -1461 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n481#" 0 142.256 -1468 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n481#" 0 142.256 -1475 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n481#" 0 142.256 -1482 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n481#" 0 142.256 -1489 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n481#" 0 142.256 -1496 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1433_n357#" 0 142.256 -1433 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1440_n357#" 1 609.424 -1440 -357 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1447_n357#" 0 142.256 -1447 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n357#" 0 142.256 -1454 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n357#" 0 142.256 -1461 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n357#" 0 142.256 -1468 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n357#" 0 142.256 -1475 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n357#" 0 142.256 -1482 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n357#" 0 142.256 -1489 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n357#" 0 142.256 -1496 -357 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1566_n343#" 4 1349.18 -1566 -343 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 457 310 0 0
node "m1_n1433_n233#" 1 609.424 -1433 -233 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 284 150 0 0
node "m1_n1440_n233#" 0 142.256 -1440 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1447_n233#" 0 142.256 -1447 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1454_n233#" 0 142.256 -1454 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1461_n233#" 0 142.256 -1461 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1468_n233#" 0 142.256 -1468 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1475_n233#" 0 142.256 -1475 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1482_n233#" 0 142.256 -1482 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1489_n233#" 0 142.256 -1489 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1496_n233#" 0 142.256 -1496 -233 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n527_n225#" 5 2361.12 -527 -225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45 40 1032 524 0 0
node "m1_n497_n100#" 52 98031.9 -497 -100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14792 5422 64 46 12312 4116
node "m1_n1433_23#" 2 1113.7 -1433 23 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1440_147#" 2 1113.7 -1440 147 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1447_271#" 2 1113.7 -1447 271 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1454_395#" 2 1113.7 -1454 395 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1461_519#" 2 1152.04 -1461 519 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1468_643#" 2 1169.47 -1468 643 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1475_767#" 2 1169.47 -1475 767 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1482_891#" 2 1169.47 -1482 891 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1489_1015#" 2 1169.47 -1489 1015 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 444 230 0 0
node "m1_n1496_1139#" 2 1234.54 -1496 1139 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 472 244 0 0
node "m1_n517_1252#" 13 8064.66 -517 1252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 200 2476 1246 0 0
node "2_c1-" 0 116.976 -1153 1247 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "2_c1" 0 116.976 -1160 1247 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "2_c0-" 0 116.976 -1167 1247 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "2_c0" 0 116.976 -1174 1247 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "1_c1-" 0 116.976 -1290 1246 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "1_c1" 0 116.976 -1297 1246 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "1_c0-" 0 116.976 -1304 1246 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "1_c0" 0 116.976 -1311 1246 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "m1_n1266_1253#" 0 621.704 -1266 1253 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88 52 16 16 0 0
node "m1_1119_1377#" 1 774.256 1119 1377 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116 66 0 0 0 0
node "m1_1090_1377#" 0 496.176 1090 1377 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 44 0 0 0 0
node "m1_1065_1393#" 1 655.251 1065 1393 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87 64 0 0 0 0
node "m1_1036_1377#" 2 1098.54 1036 1377 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 44 324 170 0 0
node "m1_1381_1758#" 0 3726.48 1381 1758 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 791 148 0 0 0 0
node "m1_810_1457#" 19 31465.8 810 1457 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5447 1272 1810 1210 0 0
node "m1_763_1426#" 11 33891.2 763 1426 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5083 808 5883 1776 0 0
node "m1_454_1440#" 8 28657.5 454 1440 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4901 780 3566 1098 0 0
node "sreg_en" 79 119421 -1626 -1463 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16248 6614 384 248 20867 6978
node "p1-" 3 2636.1 175 1395 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 363 248 0 0 0 0
node "p2-" 3 2743.76 51 1395 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378 258 0 0 0 0
node "m1_n1638_163#" 31 375811 -1638 163 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81092 11514 8378 1192 400 82
node "m1_n1817_n1283#" 8 7500.18 -1817 -1283 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 816 416 996 506 0 0
node "in8" 0 48247.6 -2406 -1146 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_n784#" 11 12602.8 -1817 -784 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1665 802 968 492 0 0
node "in7" 0 48247.6 -2418 -860 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_n474#" 14 17549.9 -1817 -474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2478 1184 940 478 0 0
node "in6" 0 48247.6 -2417 -548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_n165#" 17 22574.8 -1817 -165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3309 1568 912 464 0 0
node "in5" 0 48247.6 -2406 -250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_144#" 20 27599.7 -1817 144 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4140 1952 884 450 0 0
node "in4" 0 48247.6 -2408 80 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1818_453#" 23 32683.6 -1818 453 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4984 2338 856 436 0 0
node "in3" 0 48247.6 -2395 378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_762#" 26 37630.7 -1817 762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5797 2720 828 422 0 0
node "in2" 0 48247.6 -2411 685 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_1071#" 29 42674.3 -1817 1071 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6633 3104 800 408 0 0
node "in1" 0 48247.6 -2422 1028 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "m1_n1817_1380#" 32 47699.2 -1817 1380 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7464 3488 772 394 0 0
node "in_uq3" 17 49514.4 -1395 1446 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7293 1148 9589 2812 0 0
node "in0" 0 48247.6 -2425 1325 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12255 448 0 0 0 0
node "out10" 0 46781.9 1314 2349 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "ready" 0 46781.9 1013 2337 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "load" 0 46781.9 679 2337 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "iter" 0 46781.9 395 2340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "t4" 0 46781.9 -222 2334 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "phi1" 0 22036.6 -503 2335 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5472 296 0 0 0 0
node "phi0" 0 22036.6 -813 2330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5472 296 0 0 0 0
node "t1" 0 46781.9 -1155 2333 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "RESET" 0 46781.9 -1481 2331 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11875 440 0 0 0 0
node "a_1588_n1462#" 10 89426.3 1588 -1462 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 19702 2980 0 0 0 0
node "a_n458_n1461#" 11 26007.5 -458 -1461 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 3710 620 4904 1410 0 0
node "loop_latch_control" 3 1621.3 1686 -226 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 212 114 0 0 0 0
node "_loop_latch_control" 4 1662.33 1650 -226 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 201 130 0 0 0 0
node "_input_latch_control" 3 1368.5 -1523 -228 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 172 94 0 0 0 0
node "input_latch_control" 4 2215.81 -1559 -228 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 341 190 0 0 0 0
node "loop_latch" 57 52889.5 1648 -98 pc 0 0 0 0 0 0 0 0 0 0 18 18 0 0 6368 3192 5443 2732 0 0
node "in_latch" 34 23264.7 -1564 -88 pc 0 0 0 0 0 0 0 0 0 0 18 18 0 0 32 24 63 50 20556 6864
node "last_bit0" 13 6869.36 810 113 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_122#" 9 6090.91 810 122 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit1" 13 6869.36 810 237 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_246#" 9 6090.91 810 246 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit2" 13 6869.36 810 361 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_370#" 9 6090.91 810 370 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit3" 13 6869.36 810 485 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_494#" 9 6090.91 810 494 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit4" 13 6869.36 810 609 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_618#" 9 6090.91 810 618 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit5" 13 6869.36 810 733 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_742#" 9 6090.91 810 742 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit6" 13 6869.36 810 857 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_866#" 9 6090.91 810 866 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit7" 13 6869.36 810 981 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "a_810_990#" 9 6090.91 810 990 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "last_bit8" 13 6869.36 810 1105 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2209 1088 0 0
node "penultimate_bit8" 9 6090.91 810 1114 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "p1" 35 54758.6 314 1178 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 6857 1624 775 380 16698 5578
node "a_n510_1176#" 52 112677 -510 1176 pc 0 0 0 0 0 0 0 0 0 0 52 40 0 0 20631 6732 0 0 0 0
node "a_n838_1176#" 56 118518 -838 1176 pc 0 0 0 0 0 0 0 0 0 0 52 40 0 0 21569 7184 0 0 0 0
node "a_n1054_1176#" 62 133391 -1054 1176 pc 0 0 0 0 0 0 0 0 0 0 52 40 0 0 24162 8186 0 0 0 0
node "a_n1214_1176#" 68 146580 -1214 1176 pc 0 0 0 0 0 0 0 0 0 0 52 40 0 0 26462 9074 0 0 0 0
node "a_n1351_1176#" 72 160579 -1351 1176 pc 0 0 0 0 0 0 0 0 0 0 50 38 0 0 29054 9914 0 0 0 0
node "last_bit9" 13 6860.07 810 1229 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 240 128 2205 1086 0 0
node "penultimate_bit9" 9 6004.53 810 1238 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 32 24 326 176 4114 1318
node "a_535_1251#" 5 2099.1 535 1251 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 232 132 220 118 0 0
node "a_499_1251#" 5 2796.09 499 1251 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 322 166 328 172 0 0
node "a_106_1252#" 48 249295 106 1252 pc 0 0 0 0 0 0 0 0 0 0 32 32 0 0 35992 5060 59343 8392 0 0
node "a_1079_1377#" 4 1142.28 1079 1377 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 100 66 128 72 0 0
node "a_1043_1377#" 3 685.936 1043 1377 pc 0 0 0 0 0 0 0 0 0 0 16 16 0 0 64 40 0 0 0 0
node "sreg_latch" 11 3437.1 445 1411 pc 0 0 0 0 0 0 0 0 0 0 18 18 0 0 232 124 631 426 0 0
node "in_uq13" 261 190998 -1553 -110 p 0 0 0 0 0 0 0 0 0 0 248 248 0 0 24900 7710 738 436 48023 15806
node "add_latch" 23 6367.33 1019 1468 pc 0 0 0 0 0 0 0 0 0 0 18 18 0 0 32 24 2305 1542 0 0
node "w_n1553_n169#" 0 0 -1553 -169 pw 0 0 0 0 0 0 0 0 156 50 0 0 0 0 0 0 0 0 0 0
cap "m1_n1454_n357#" "m1_n1461_n357#" 59.68
cap "in_uq13" "s1" 104.238
cap "a_499_1251#" "a_106_1252#" 502.312
cap "m1_n1638_163#" "m1_n1818_453#" 682.796
cap "a_n1054_1176#" "m2_n1054_271#" 166.488
cap "m2_1554_n1101#" "sreg_en" 75.74
cap "m1_810_1457#" "m1_763_1426#" 340.218
cap "a_535_1251#" "a_106_1252#" 1533.8
cap "a_n510_1176#" "Vdd!_uq3" 151.434
cap "a_n1351_1176#" "a_n458_n1461#" 215.23
cap "a_n1351_1176#" "m2_1554_n605#" 75.74
cap "input_latch_9" "sreg_en" 75.74
cap "in_uq13" "m2_n530_n1211#" 151.434
cap "a_n1214_1176#" "m2_n426_n357#" 183.332
cap "m1_n1454_n605#" "m1_n1496_n605#" 88.696
cap "m1_n1496_n233#" "m1_n1433_n233#" 88.696
cap "a_n838_1176#" "m2_1554_n481#" 75.74
cap "m1_n1447_n977#" "m1_n1440_n977#" 59.68
cap "in_uq13" "m2_1554_n977#" 75.74
cap "m1_n1475_n729#" "m1_n1468_n729#" 59.68
cap "in_latch" "m1_763_1426#" 174.798
cap "m2_1554_n1225#" "m1_n497_n100#" 75.74
cap "m1_n1266_1253#" "m1_n1638_163#" 246.18
cap "p1" "m1_n1638_163#" 790.728
cap "m1_1767_n1349#" "m1_1716_n1349#" 560.9
cap "a_n1214_1176#" "m2_n426_n977#" 183.332
cap "m1_n1489_n357#" "m1_n1496_n357#" 59.68
cap "last_bit0" "a_810_122#" 90.544
cap "a_n1214_1176#" "m2_n1214_767#" 166.488
cap "m1_n1475_n605#" "m1_n1482_n605#" 59.68
cap "p1" "a_n510_1176#" 99
cap "sreg_latch" "add_latch" 2158.73
cap "sreg_en" "o64_0" 183.332
cap "m1_1726_n1349#" "m1_1716_n1349#" 13115.9
cap "a_n838_1176#" "m2_1556_n287#" 75.74
cap "a_n1214_1176#" "m1_n527_n225#" 183.332
cap "m1_n1475_n605#" "m1_n1454_n605#" 110.992
cap "a_n1054_1176#" "m2_n1054_519#" 166.488
cap "Vdd!_uq2" "m1_n497_n100#" 151.434
cap "a_n1214_1176#" "Vdd!_uq1" 151.434
cap "m1_n1440_n1101#" "m1_n1447_n1101#" 59.68
cap "a_n1054_1176#" "m2_n426_n1225#" 183.332
cap "a_n1214_1176#" "m2_1554_n853#" 75.74
cap "a_n1351_1176#" "m2_1554_n481#" 75.74
cap "m1_n1489_n729#" "m1_n1482_n729#" 59.68
cap "m1_n1454_n233#" "m1_n1433_n233#" 110.992
cap "sreg_en" "16_bit0" 183.332
cap "Vdd!_uq5" "m1_n497_n100#" 151.434
cap "sreg_en" "Vdd!_uq6" 151.434
cap "a_n510_1176#" "m2_1554_n1101#" 75.74
cap "a_106_1252#" "m1_763_1426#" 399.62
cap "m1_1716_n1349#" "m1_1746_n1349#" 560.9
cap "a_n1214_1176#" "Vdd!_uq4" 151.434
cap "m1_n1454_n1225#" "m1_n1489_n1225#" 110.992
cap "m1_n1433_n1101#" "m1_n1440_n1101#" 59.68
cap "m1_n1638_163#" "sreg_en" 803.322
cap "m1_n497_n100#" "m2_n426_n853#" 183.332
cap "a_n838_1176#" "m2_1554_n729#" 75.74
cap "m1_n1817_n1283#" "m1_n1817_n784#" 1193.6
cap "a_n1054_1176#" "a_n458_n1461#" 215.23
cap "m1_n1468_n1101#" "m1_n1482_n1101#" 110.992
cap "m1_n1482_n481#" "m1_n1475_n481#" 59.68
cap "a_n510_1176#" "sreg_en" 54.301
cap "a_n510_1176#" "input_latch_9" 75.74
cap "a_n1054_1176#" "m2_1554_n605#" 75.74
cap "a_n1214_1176#" "64_bit0" 183.332
cap "a_n1351_1176#" "m2_1556_n287#" 75.74
cap "m1_n1447_n233#" "m1_n1433_n233#" 110.992
cap "m3_n1367_1251#" "a_106_1252#" 996.924
cap "m1_n1461_n977#" "m1_n1454_n977#" 59.68
cap "m2_n426_n605#" "sreg_en" 183.332
cap "m2_n426_n481#" "m1_n497_n100#" 183.332
cap "m1_n1489_n1225#" "m1_n1461_n1225#" 110.992
cap "s0" "m1_810_1457#" 175.328
cap "m1_1716_n1349#" "m1_1787_n1349#" 538.604
cap "m1_n1482_n233#" "m1_n1489_n233#" 59.68
cap "in_uq13" "m2_1554_n1225#" 75.74
cap "a_n510_1176#" "o64_0" 183.332
cap "a_n1351_1176#" "m2_1554_n729#" 75.74
cap "m1_n1482_n729#" "m1_n1461_n729#" 110.992
cap "m1_n1468_n481#" "m1_n1447_n481#" 110.992
cap "p1" "m1_454_1440#" 198.63
cap "a_n1214_1176#" "m2_1554_n357#" 75.74
cap "w_n1553_n169#" "m1_n1638_163#" 59.697
cap "a_n838_1176#" "Vdd!_uq3" 151.434
cap "a_n1214_1176#" "a_n1351_1176#" 22588.9
cap "in_uq13" "p2-" 975.768
cap "in_latch" "s0" 349.596
cap "m1_n1440_n853#" "m1_n1433_n853#" 59.68
cap "sreg_en" "m2_n426_n357#" 183.332
cap "a_n510_1176#" "Vdd!_uq6" 151.434
cap "a_n1054_1176#" "m2_1554_n481#" 75.74
cap "in_latch" "m1_810_1457#" 174.798
cap "in_uq13" "Vdd!_uq2" 151.434
cap "m2_n426_n1101#" "m1_n497_n100#" 183.332
cap "a_n1351_1176#" "m1_n1433_23#" 211.08
cap "sreg_latch" "m1_763_1426#" 238.828
cap "Vdd!_uq5" "in_uq13" 151.434
cap "m1_n1454_n1101#" "m1_n1461_n1101#" 59.68
cap "sreg_en" "m2_14_395#" 183.332
cap "m1_n1433_n1225#" "m1_n1489_n1225#" 110.992
cap "m1_n1489_n729#" "m1_n1461_n729#" 110.992
cap "m1_n1489_n233#" "m1_n1496_n233#" 59.68
cap "m1_n1817_762#" "m1_n1817_1071#" 17739.9
cap "sreg_en" "m2_n426_n977#" 183.332
cap "p1" "a_n838_1176#" 99
cap "in_uq13" "m2_n426_n853#" 183.332
cap "in_uq13" "Vdd!_uq8" 151.434
cap "a_n1054_1176#" "m2_1556_n287#" 75.74
cap "m1_n1454_n233#" "m1_n1461_n233#" 59.68
cap "sreg_en" "m1_454_1440#" 238.828
cap "m1_n527_n225#" "sreg_en" 183.332
cap "a_n510_1176#" "m2_n426_n605#" 183.332
cap "a_n1351_1176#" "Vdd!_uq3" 151.434
cap "a_106_1252#" "s0" 222.228
cap "sreg_en" "Vdd!_uq1" 151.434
cap "in_uq13" "m1_1519_n1472#" 183.332
cap "sreg_en" "m2_1554_n853#" 75.74
cap "a_n1054_1176#" "m2_n1054_23#" 166.488
cap "in_uq13" "m2_n426_n481#" 183.332
cap "a_n838_1176#" "m2_1554_n1101#" 75.74
cap "a_1588_n1462#" "m1_1519_n1472#" 183.332
cap "64_c1" "64_c1-" 59.68
cap "sreg_en" "Vdd!_uq4" 151.434
cap "sreg_en" "m2_14_767#" 183.332
cap "a_n1054_1176#" "m2_1554_n729#" 75.74
cap "a_n1054_1176#" "a_n1214_1176#" 15979.3
cap "p1" "a_n1351_1176#" 99
cap "in_uq13" "m1_763_1426#" 198.63
cap "m1_1776_n1349#" "m1_1716_n1349#" 560.9
cap "a_n510_1176#" "m2_n426_n357#" 183.332
cap "a_n838_1176#" "sreg_en" 54.301
cap "a_n838_1176#" "input_latch_9" 75.74
cap "m1_n1447_n1225#" "m1_n1454_n1225#" 59.68
cap "last_bit2" "a_810_370#" 90.544
cap "sreg_en" "64_bit0" 183.332
cap "in_latch" "a_106_1252#" 1796.99
cap "2_c1-" "2_c1" 44.76
cap "m1_n1638_163#" "m1_454_1440#" 399.62
cap "Vdd!_uq0" "m1_n497_n100#" 151.434
cap "a_n510_1176#" "m2_n426_n977#" 183.332
cap "a_n1351_1176#" "m2_1554_n1101#" 75.74
cap "in_uq13" "m2_n426_n1101#" 183.332
cap "a_n838_1176#" "o64_0" 183.332
cap "m1_n1489_n481#" "m1_n1496_n481#" 59.68
cap "a_n1214_1176#" "m2_n530_n1211#" 151.434
cap "m1_n1468_n853#" "m1_n1489_n853#" 110.992
cap "last_bit1" "a_810_246#" 90.544
cap "m2_1554_n357#" "sreg_en" 75.74
cap "a_n510_1176#" "Vdd!_uq1" 151.434
cap "a_n510_1176#" "m1_n527_n225#" 183.332
cap "a_n1054_1176#" "Vdd!_uq3" 151.434
cap "m1_n1440_n357#" "m1_n1482_n357#" 110.992
cap "a_n1214_1176#" "m2_1554_n977#" 75.74
cap "a_n1351_1176#" "input_latch_9" 75.74
cap "a_n1351_1176#" "sreg_en" 54.301
cap "a_n510_1176#" "m2_1554_n853#" 75.74
cap "a_n838_1176#" "Vdd!_uq6" 151.434
cap "m1_n1475_n977#" "m1_n1454_n977#" 110.992
cap "m1_n1440_n481#" "m1_n1433_n481#" 59.68
cap "a_n510_1176#" "Vdd!_uq4" 151.434
cap "sreg_latch" "m1_810_1457#" 2078.36
cap "m1_n1440_n1101#" "m1_n1482_n1101#" 110.992
cap "m1_1796_n1394#" "m1_1736_n1349#" 716.484
cap "m1_n1433_n1225#" "m1_n1440_n1225#" 59.68
cap "m2_n426_n729#" "m1_n497_n100#" 183.332
cap "a_n1351_1176#" "o64_0" 183.332
cap "m1_n1482_n481#" "m1_n1489_n481#" 59.68
cap "a_n510_1176#" "a_n838_1176#" 2342.44
cap "p1" "a_n1054_1176#" 99
cap "m1_n1482_n853#" "m1_n1475_n853#" 59.68
cap "m1_n1447_n481#" "m1_n1440_n481#" 170.672
cap "m1_n1475_n357#" "m1_n1482_n357#" 59.68
cap "loop_latch" "m1_763_1426#" 405.316
cap "p1" "s1" 104.238
cap "a_n510_1176#" "64_bit0" 183.332
cap "a_n838_1176#" "m2_n426_n605#" 183.332
cap "m1_n1447_n729#" "m1_n1461_n729#" 110.992
cap "m1_n1817_n474#" "m1_n1817_n784#" 3968.72
cap "in_latch" "sreg_latch" 174.798
cap "a_n1054_1176#" "m2_n1054_891#" 166.488
cap "a_n1054_1176#" "m2_n1054_1139#" 166.488
cap "a_n1351_1176#" "Vdd!_uq6" 151.434
cap "a_n1054_1176#" "m2_n1054_147#" 166.488
cap "a_n1054_1176#" "m2_1554_n1101#" 75.74
cap "in_uq13" "s0" 104.238
cap "m1_n1475_n977#" "m1_n1440_n977#" 110.992
cap "p1" "p1-" 931.008
cap "m1_1757_n1349#" "m1_1796_n1394#" 716.484
cap "m1_n517_1252#" "sreg_en" 64.786
cap "a_n510_1176#" "m2_1554_n357#" 75.74
cap "p1" "penultimate_bit9" 266.256
cap "in_uq13" "Vdd!_uq0" 151.434
cap "m1_n1447_n481#" "m1_n1433_n481#" 110.992
cap "m1_n1440_n357#" "m1_n1447_n357#" 170.672
cap "a_n1054_1176#" "m2_n1054_1015#" 166.488
cap "a_n1054_1176#" "sreg_en" 54.301
cap "a_n1054_1176#" "input_latch_9" 75.74
cap "m1_n1496_n729#" "m1_n1489_n729#" 59.68
cap "m1_n1475_n481#" "m1_n1468_n481#" 59.68
cap "a_n1214_1176#" "m2_n1214_643#" 166.488
cap "last_c1" "last_c0-" 44.76
cap "a_n838_1176#" "m2_n426_n357#" 183.332
cap "a_n1351_1176#" "m2_n426_n605#" 183.332
cap "m1_n1489_n605#" "m1_n1496_n605#" 59.68
cap "a_n1214_1176#" "m2_1554_n1225#" 75.74
cap "m1_n1454_n605#" "m1_n1482_n605#" 110.992
cap "m1_n1468_n481#" "m1_n1461_n481#" 59.68
cap "m1_n1440_n233#" "m1_n1447_n233#" 59.68
cap "m1_n1440_n853#" "m1_n1468_n853#" 110.992
cap "m1_n1475_n357#" "m1_n1440_n357#" 110.992
cap "m1_n497_n100#" "m2_n523_n343#" 151.434
cap "a_n838_1176#" "m2_n426_n977#" 183.332
cap "in_latch" "in_uq13" 222.474
cap "penultimate_bit9" "last_bit9" 90.544
cap "a_n1054_1176#" "o64_0" 183.332
cap "m1_n1461_n605#" "m1_n1468_n605#" 59.68
cap "m2_n530_n1211#" "sreg_en" 151.434
cap "a_n838_1176#" "Vdd!_uq1" 151.434
cap "a_n838_1176#" "m1_n527_n225#" 183.332
cap "m1_n527_n225#" "64_bit0" 1181.9
cap "in_uq13" "m2_n426_n729#" 183.332
cap "a_n1214_1176#" "Vdd!_uq2" 151.434
cap "m2_1554_n977#" "sreg_en" 75.74
cap "a_n838_1176#" "m2_1554_n853#" 75.74
cap "a_n1351_1176#" "m2_n426_n357#" 183.332
cap "m1_n1454_n1101#" "m1_n1447_n1101#" 59.68
cap "m1_n517_1252#" "m1_n1638_163#" 315.352
cap "last_c0-" "last_c0" 44.76
cap "a_n1054_1176#" "Vdd!_uq6" 151.434
cap "Vdd!_uq5" "a_n1214_1176#" 151.434
cap "a_n838_1176#" "Vdd!_uq4" 151.434
cap "a_n1214_1176#" "m2_n1214_147#" 166.488
cap "in_uq13" "a_106_1252#" 3414.05
cap "m1_n1638_163#" "s1" 222.228
cap "m1_1572_n1455#" "sreg_en" 1306.21
cap "a_n1214_1176#" "Vdd!_uq8" 151.434
cap "a_n1214_1176#" "m2_n426_n853#" 183.332
cap "a_n1351_1176#" "m2_n426_n977#" 183.332
cap "m1_n1496_n729#" "m1_n1461_n729#" 88.696
cap "m1_n1433_n605#" "m1_n1454_n605#" 110.992
cap "loop_latch" "m1_810_1457#" 238.828
cap "m1_n1468_n853#" "m1_n1496_n853#" 88.696
cap "m1_n1440_n357#" "m1_n1454_n357#" 110.992
cap "loop_latch" "m1_1796_n1394#" 155.584
cap "a_n838_1176#" "64_bit0" 183.332
cap "a_n1054_1176#" "m2_n426_n605#" 183.332
cap "a_n1351_1176#" "m1_n527_n225#" 183.332
cap "a_n1351_1176#" "Vdd!_uq1" 151.434
cap "m1_n527_n1478#" "Vdd!_uq8" 175.854
cap "1_c0-" "1_c1" 44.76
cap "m1_n1454_n357#" "m1_n1447_n357#" 59.68
cap "m1_1706_n1349#" "m1_1796_n1394#" 716.484
cap "a_n1214_1176#" "m2_n426_n481#" 183.332
cap "a_n1351_1176#" "m2_1554_n853#" 75.74
cap "m1_n1638_163#" "m1_n1817_1071#" 682.796
cap "a_n1351_1176#" "Vdd!_uq4" 151.434
cap "m1_n1482_n1101#" "m1_n1461_n1101#" 110.992
cap "loop_latch" "in_latch" 98.622
cap "in_uq13" "m1_n497_n100#" 8191.82
cap "in_uq13" "m2_n523_n343#" 151.434
cap "a_n510_1176#" "m2_n530_n1211#" 151.434
cap "a_n838_1176#" "m2_1554_n357#" 75.74
cap "a_n510_1176#" "m2_1554_n977#" 75.74
cap "m1_n1475_n233#" "m1_n1433_n233#" 110.992
cap "a_n1054_1176#" "m2_n426_n357#" 183.332
cap "a_n1351_1176#" "64_bit0" 183.332
cap "a_n1214_1176#" "m2_n426_n1101#" 183.332
cap "m1_1757_n1349#" "m1_1736_n1349#" 560.9
cap "m1_1607_n173#" "m2_1615_n176#" 155.584
cap "m2_1554_n1225#" "sreg_en" 75.74
cap "m1_1796_n1394#" "m1_1767_n1349#" 716.484
cap "a_n1054_1176#" "m2_n426_n977#" 183.332
cap "a_n1351_1176#" "m1_n1447_271#" 211.08
cap "a_n1351_1176#" "m2_1554_n357#" 75.74
cap "a_n1054_1176#" "m1_n527_n225#" 183.332
cap "a_n1351_1176#" "m1_n1440_147#" 211.08
cap "a_n1054_1176#" "Vdd!_uq1" 151.434
cap "m1_1796_n1394#" "m1_1726_n1349#" 716.484
cap "Vdd!_uq2" "sreg_en" 151.434
cap "a_n1054_1176#" "m2_1554_n853#" 75.74
cap "m1_n1461_n729#" "m1_n1433_n729#" 110.992
cap "a_n1214_1176#" "m2_n1214_1015#" 166.488
cap "Vdd!_uq5" "sreg_en" 151.434
cap "m1_n1468_n357#" "m1_n1461_n357#" 59.68
cap "a_n1054_1176#" "Vdd!_uq4" 151.434
cap "p1" "m1_763_1426#" 198.63
cap "p1-" "m1_454_1440#" 198.63
cap "m1_1796_n1394#" "m1_1746_n1349#" 716.484
cap "sreg_en" "m2_n426_n853#" 183.332
cap "m1_n497_n100#" "m2_n426_n1225#" 183.332
cap "sreg_en" "Vdd!_uq8" 4687.16
cap "m1_n1489_n357#" "m1_n1482_n357#" 59.68
cap "m1_n1440_n605#" "m1_n1454_n605#" 110.992
cap "a_n838_1176#" "a_n1054_1176#" 8534.24
cap "a_n1054_1176#" "64_bit0" 183.332
cap "m1_1519_n1472#" "sreg_en" 37.332
cap "m3_n1367_1251#" "m1_n1266_1253#" 166.68
cap "a_499_1251#" "m1_n1638_163#" 1266.6
cap "a_n1214_1176#" "m2_n1214_891#" 166.488
cap "m1_n1440_n853#" "m1_n1447_n853#" 59.68
cap "input_latch_control" "m1_n1638_163#" 200.344
cap "input_latch_control" "w_n1553_n169#" 279.903
cap "64_c1" "64_c0-" 59.68
cap "m2_n426_n481#" "sreg_en" 183.332
cap "a_n510_1176#" "m2_1554_n1225#" 75.74
cap "m1_n1440_n357#" "m1_n1433_n357#" 170.672
cap "a_535_1251#" "m1_n1638_163#" 620.787
cap "in_uq13" "a_1588_n1462#" 8250.51
cap "m1_1796_n1394#" "m1_1787_n1349#" 24248.6
cap "m2_1554_n605#" "m1_n497_n100#" 75.74
cap "a_n1214_1176#" "Vdd!_uq0" 151.434
cap "loop_latch" "m1_1736_n1349#" 155.584
cap "sreg_en" "m1_763_1426#" 238.828
cap "a_n838_1176#" "m2_n530_n1211#" 151.434
cap "a_n1054_1176#" "m2_1554_n357#" 75.74
cap "m1_n1475_n481#" "m1_n1447_n481#" 110.992
cap "a_n510_1176#" "Vdd!_uq2" 151.434
cap "m1_n1482_n853#" "m1_n1468_n853#" 110.992
cap "2_c0" "2_c0-" 44.76
cap "1_c0-" "1_c0" 44.76
cap "m1_n1638_163#" "m1_n1817_1380#" 682.796
cap "in_latch" "in_uq3" 359.94
cap "m1_1706_n1349#" "m1_1736_n1349#" 560.9
cap "a_n838_1176#" "m2_1554_n977#" 75.74
cap "m1_n1447_n481#" "m1_n1461_n481#" 110.992
cap "Vdd!_uq5" "a_n510_1176#" 151.434
cap "m1_n1440_n605#" "m1_n1433_n605#" 59.68
cap "m1_n1440_n357#" "m1_n1489_n357#" 110.992
cap "m1_n1468_n233#" "m1_n1475_n233#" 59.68
cap "m1_n1440_n1225#" "m1_n1489_n1225#" 110.992
cap "a_n1214_1176#" "m2_n1214_519#" 166.488
cap "m2_n426_n1101#" "sreg_en" 183.332
cap "sreg_en" "m2_14_891#" 183.332
cap "a_n510_1176#" "Vdd!_uq8" 151.434
cap "a_n510_1176#" "m2_n426_n853#" 183.332
cap "m1_n1454_n1101#" "m1_n1482_n1101#" 110.992
cap "m1_n497_n100#" "m2_1554_n481#" 75.74
cap "a_n1214_1176#" "m2_n426_n729#" 183.332
cap "m1_n1447_n1225#" "m1_n1489_n1225#" 110.992
cap "m1_n1817_n165#" "m1_n1817_144#" 9474.2
cap "loop_latch" "m1_1757_n1349#" 155.584
cap "a_n1351_1176#" "m2_n530_n1211#" 151.434
cap "m1_n1475_n729#" "m1_n1482_n729#" 59.68
cap "a_n1351_1176#" "m1_n1461_519#" 72.34
cap "add_latch" "m1_454_1440#" 340.218
cap "in_uq3" "a_106_1252#" 2449.72
cap "in_uq13" "m2_n426_n1225#" 183.332
cap "a_n1351_1176#" "m2_1554_n977#" 75.74
cap "m1_n1468_n1225#" "m1_n1475_n1225#" 59.68
cap "m1_1706_n1349#" "m1_1757_n1349#" 560.9
cap "a_n510_1176#" "m2_n426_n481#" 183.332
cap "m1_n1638_163#" "m1_763_1426#" 399.62
cap "p1" "s0" 104.238
cap "m1_1767_n1349#" "m1_1736_n1349#" 560.9
cap "m1_n497_n100#" "m2_1556_n287#" 75.74
cap "m1_n1817_n165#" "m1_n1817_n474#" 6714
cap "p2-" "m1_454_1440#" 198.63
cap "m1_n1489_n977#" "m1_n1482_n977#" 59.68
cap "m3_n1367_1251#" "m1_n1638_163#" 459.324
cap "in_uq13" "a_n458_n1461#" 463.679
cap "in_uq13" "m2_1554_n605#" 75.74
cap "sreg_en" "m2_14_519#" 183.332
cap "m1_n1475_n605#" "m1_n1468_n605#" 59.68
cap "m1_1726_n1349#" "m1_1736_n1349#" 14041
cap "m1_n1447_n1101#" "m1_n1482_n1101#" 110.992
cap "m1_1796_n1394#" "m1_1776_n1349#" 716.484
cap "m1_n1489_n605#" "m1_n1482_n605#" 59.68
cap "in_latch" "p1" 222.474
cap "a_n1214_1176#" "m2_n1214_271#" 166.488
cap "m2_1554_n729#" "m1_n497_n100#" 75.74
cap "a_n510_1176#" "m2_n426_n1101#" 183.332
cap "a_n838_1176#" "m2_1554_n1225#" 75.74
cap "m1_n1489_n605#" "m1_n1454_n605#" 110.992
cap "a_n1214_1176#" "m1_n497_n100#" 86.694
cap "m1_n1496_n1225#" "m1_n1489_n1225#" 148.376
cap "m1_1736_n1349#" "m1_1746_n1349#" 14966
cap "m1_1757_n1349#" "m1_1767_n1349#" 16816.1
cap "a_n1214_1176#" "m2_n523_n343#" 151.434
cap "m1_n1433_n1101#" "m1_n1482_n1101#" 110.992
cap "sreg_en" "m1_810_1457#" 456.576
cap "Vdd!_uq0" "sreg_en" 151.434
cap "m2_14_147#" "sreg_en" 183.332
cap "p1-" "s1" 104.238
cap "a_n1054_1176#" "m2_n530_n1211#" 151.434
cap "m1_1693_n222#" "m1_1796_n1394#" 31.3086
cap "a_n838_1176#" "Vdd!_uq2" 151.434
cap "m1_1757_n1349#" "m1_1726_n1349#" 560.9
cap "in_uq13" "m2_1554_n481#" 75.74
cap "a_n1054_1176#" "m2_1554_n977#" 75.74
cap "m1_n1468_n853#" "m1_n1475_n853#" 170.672
cap "m1_n1461_n233#" "m1_n1433_n233#" 110.992
cap "Vdd!_uq5" "a_n838_1176#" 151.434
cap "m1_n1475_n977#" "m1_n1433_n977#" 110.992
cap "m1_n1266_1253#" "a_106_1252#" 465.558
cap "p1" "a_106_1252#" 4419.69
cap "last_bit3" "a_810_494#" 90.544
cap "loop_latch" "m1_1706_n1349#" 155.584
cap "a_1079_1377#" "m1_1090_1377#" 387.335
cap "m1_454_1440#" "m1_763_1426#" 3796.16
cap "in_latch" "sreg_en" 174.798
cap "64_c0-" "64_c0" 59.68
cap "m1_1736_n1349#" "m1_1787_n1349#" 538.604
cap "a_n1351_1176#" "m2_1554_n1225#" 75.74
cap "m1_n1461_n729#" "m1_n1454_n729#" 170.672
cap "Vdd!_uq3" "m1_n497_n100#" 151.434
cap "m1_n1475_n729#" "m1_n1461_n729#" 110.992
cap "m1_1757_n1349#" "m1_1746_n1349#" 13707.4
cap "a_n838_1176#" "Vdd!_uq8" 151.434
cap "a_n838_1176#" "m2_n426_n853#" 183.332
cap "m1_n1468_n233#" "m1_n1433_n233#" 110.992
cap "m1_1618_n1454#" "m1_1643_n1444#" 246.555
cap "in_uq13" "m2_1556_n287#" 75.74
cap "m1_n1447_n1225#" "m1_n1440_n1225#" 59.68
cap "m2_n426_n729#" "sreg_en" 183.332
cap "last_bit9" "a_106_1252#" 127.836
cap "m1_n1489_n233#" "m1_n1433_n233#" 110.992
cap "s0" "m1_n1638_163#" 222.228
cap "a_n1351_1176#" "Vdd!_uq2" 151.434
cap "m1_n1454_n481#" "m1_n1447_n481#" 170.672
cap "_input_latch_control" "a_106_1252#" 29.84
cap "m1_n1468_n853#" "m1_n1454_n853#" 110.992
cap "last_bit6" "a_810_866#" 90.544
cap "a_n838_1176#" "m2_n426_n481#" 183.332
cap "Vdd!_uq5" "a_n1351_1176#" 151.434
cap "p1" "m1_n497_n100#" 265.062
cap "in_uq13" "in_uq3" 600.61
cap "a_106_1252#" "sreg_en" 1164.67
cap "m1_1757_n1349#" "m1_1787_n1349#" 538.604
cap "in_uq13" "m2_1554_n729#" 75.74
cap "a_n510_1176#" "Vdd!_uq0" 151.434
cap "a_n1351_1176#" "Vdd!_uq8" 151.434
cap "m1_n1468_n1225#" "m1_n1461_n1225#" 59.68
cap "m1_n1489_n481#" "m1_n1447_n481#" 110.992
cap "a_n1214_1176#" "in_uq13" 173.388
cap "a_n1351_1176#" "m2_n426_n853#" 183.332
cap "m1_n1475_n977#" "m1_n1482_n977#" 170.672
cap "m1_n1468_n729#" "m1_n1461_n729#" 170.672
cap "loop_latch" "m1_1767_n1349#" 155.584
cap "m1_n1468_n853#" "m1_n1433_n853#" 110.992
cap "in_latch" "m1_n1638_163#" 1014.94
cap "m1_1706_n1349#" "m1_1767_n1349#" 560.9
cap "m2_1554_n1101#" "m1_n497_n100#" 75.74
cap "in_uq13" "m1_n527_n1478#" 127.836
cap "a_n1351_1176#" "m1_n1454_395#" 211.08
cap "m1_n1447_n729#" "m1_n1454_n729#" 59.68
cap "loop_latch" "m1_1726_n1349#" 155.584
cap "a_n838_1176#" "m2_n426_n1101#" 183.332
cap "a_n1054_1176#" "m2_1554_n1225#" 75.74
cap "a_n1351_1176#" "m2_n426_n481#" 183.332
cap "m1_n1454_n605#" "m1_n1447_n605#" 170.672
cap "m1_n1454_n233#" "m1_n1447_n233#" 59.68
cap "input_latch_9" "m1_n497_n100#" 280.44
cap "m1_1706_n1349#" "m1_1726_n1349#" 560.9
cap "m1_n497_n100#" "sreg_en" 86.694
cap "sreg_en" "m2_n523_n343#" 151.434
cap "in_uq13" "Vdd!_uq3" 151.434
cap "a_n510_1176#" "m2_n426_n729#" 183.332
cap "2_c1" "2_c0-" 44.76
cap "a_106_1252#" "m1_n1638_163#" 17226.6
cap "p2-" "s1" 104.238
cap "last_bit8" "penultimate_bit8" 90.544
cap "m1_1736_n1349#" "m1_1776_n1349#" 560.9
cap "loop_latch" "m1_1746_n1349#" 155.584
cap "a_n1054_1176#" "Vdd!_uq2" 151.434
cap "m1_1706_n1349#" "m1_1746_n1349#" 560.9
cap "Vdd!_uq5" "a_n1054_1176#" 151.434
cap "last_bit7" "a_810_990#" 90.544
cap "m1_n497_n100#" "o64_0" 183.332
cap "a_n1351_1176#" "m2_n426_n1101#" 183.332
cap "m1_n1468_n233#" "m1_n1461_n233#" 59.68
cap "m1_454_1440#" "m1_810_1457#" 340.218
cap "m1_n1818_453#" "m1_n1817_144#" 12234.4
cap "sreg_latch" "sreg_en" 317.782
cap "a_n1054_1176#" "m2_n1054_643#" 166.488
cap "a_n1054_1176#" "Vdd!_uq8" 151.434
cap "a_n1054_1176#" "m2_n426_n853#" 183.332
cap "m1_n1440_n233#" "m1_n1433_n233#" 170.672
cap "p1" "in_uq13" 423.584
cap "loop_latch" "m1_1787_n1349#" 155.584
cap "a_n1214_1176#" "m2_n426_n1225#" 183.332
cap "m1_n1489_n977#" "m1_n1496_n977#" 59.68
cap "m1_n497_n100#" "Vdd!_uq6" 151.434
cap "m1_1706_n1349#" "m1_1787_n1349#" 538.604
cap "m1_1757_n1349#" "m1_1776_n1349#" 560.9
cap "m1_1767_n1349#" "m1_1726_n1349#" 560.9
cap "in_latch" "m1_454_1440#" 174.798
cap "a_n1054_1176#" "m2_n426_n481#" 183.332
cap "m1_n1817_1071#" "m1_n1817_1380#" 20515
cap "in_uq13" "m2_1554_n1101#" 75.74
cap "m1_n1468_n1101#" "m1_n1461_n1101#" 59.68
cap "m1_n1461_n729#" "m1_n1440_n729#" 110.992
cap "a_n510_1176#" "m2_n523_n343#" 151.434
cap "a_n1214_1176#" "a_n458_n1461#" 215.23
cap "a_n510_1176#" "m1_n497_n100#" 8188.25
cap "m1_1767_n1349#" "m1_1746_n1349#" 560.9
cap "m2_n426_n605#" "m1_n497_n100#" 183.332
cap "a_n838_1176#" "Vdd!_uq0" 151.434
cap "a_n1214_1176#" "m2_1554_n605#" 75.74
cap "in_uq13" "input_latch_9" 75.74
cap "m1_n527_n1478#" "a_n458_n1461#" 177.011
cap "in_uq13" "sreg_en" 433.831
cap "a_1043_1377#" "m1_1036_1377#" 209.312
cap "m1_1726_n1349#" "m1_1746_n1349#" 560.9
cap "m1_1796_n1394#" "m1_1716_n1349#" 716.484
cap "m1_n1489_n853#" "m1_n1496_n853#" 59.68
cap "a_106_1252#" "m1_454_1440#" 399.62
cap "p1-" "m1_763_1426#" 198.63
cap "a_1588_n1462#" "sreg_en" 80.014
cap "a_n1054_1176#" "m2_n426_n1101#" 183.332
cap "m1_1519_n1472#" "m1_1572_n1455#" 422.666
cap "m1_1767_n1349#" "m1_1787_n1349#" 538.604
cap "in_uq13" "o64_0" 183.332
cap "m1_n497_n100#" "m2_n426_n357#" 183.332
cap "a_n1351_1176#" "Vdd!_uq0" 151.434
cap "last_c1" "last_c1-" 44.76
cap "a_n838_1176#" "m2_n426_n729#" 183.332
cap "a_n1214_1176#" "m2_1554_n481#" 75.74
cap "m1_n1440_n977#" "m1_n1433_n977#" 59.68
cap "m1_1726_n1349#" "m1_1787_n1349#" 538.604
cap "m1_n1454_n853#" "m1_n1447_n853#" 59.68
cap "m1_n1440_n357#" "m1_n1468_n357#" 110.992
cap "m1_1036_1377#" "m1_1065_1393#" 127.836
cap "in_uq13" "Vdd!_uq6" 151.434
cap "m1_n1454_n1225#" "m1_n1461_n1225#" 59.68
cap "m1_n1447_n729#" "m1_n1440_n729#" 59.68
cap "m1_n1817_762#" "m1_n1818_453#" 14994.6
cap "loop_latch" "m1_1776_n1349#" 155.584
cap "m1_n497_n100#" "m2_n426_n977#" 183.332
cap "m1_n1454_n605#" "m1_n1468_n605#" 110.992
cap "in_uq13" "m1_n1638_163#" 3541.98
cap "m1_1746_n1349#" "m1_1787_n1349#" 538.604
cap "m1_1706_n1349#" "m1_1776_n1349#" 560.9
cap "m1_n527_n225#" "m1_n497_n100#" 183.332
cap "a_n1214_1176#" "m2_1556_n287#" 75.74
cap "sreg_en" "m2_14_1015#" 183.332
cap "m1_n497_n100#" "Vdd!_uq1" 151.434
cap "m1_n1454_n481#" "m1_n1461_n481#" 59.68
cap "m1_n497_n100#" "m2_1554_n853#" 75.74
cap "a_n510_1176#" "in_uq13" 205.359
cap "m1_n1475_n977#" "m1_n1496_n977#" 88.696
cap "m1_n1440_n605#" "m1_n1447_n605#" 59.68
cap "m2_n426_n1225#" "sreg_en" 183.332
cap "in_uq13" "m2_n426_n605#" 183.332
cap "a_n1351_1176#" "m2_n426_n729#" 183.332
cap "m1_n1475_n357#" "m1_n1468_n357#" 59.68
cap "m1_n497_n100#" "Vdd!_uq4" 151.434
cap "sreg_latch" "m1_454_1440#" 498.436
cap "s0" "s1" 3221.65
cap "a_n1214_1176#" "m2_1554_n729#" 75.74
cap "a_n838_1176#" "m1_n497_n100#" 86.694
cap "m1_n1461_n605#" "m1_n1454_n605#" 170.672
cap "m1_n1440_n357#" "m1_n1496_n357#" 88.696
cap "m1_n497_n100#" "64_bit0" 183.332
cap "a_n838_1176#" "m2_n523_n343#" 151.434
cap "a_n1054_1176#" "Vdd!_uq0" 151.434
cap "m1_n1482_n1101#" "m1_n1489_n1101#" 170.672
cap "add_latch" "m1_763_1426#" 340.218
cap "a_n458_n1461#" "sreg_en" 76.152
cap "m2_1554_n605#" "sreg_en" 75.74
cap "a_n1214_1176#" "m2_n1214_1139#" 166.488
cap "sreg_en" "m2_14_643#" 183.332
cap "a_n1054_1176#" "m2_n1054_767#" 166.488
cap "in_uq13" "m2_n426_n357#" 183.332
cap "m1_1767_n1349#" "m1_1776_n1349#" 21168.2
cap "s0" "p1-" 104.238
cap "last_bit5" "a_810_742#" 90.544
cap "m1_n1475_n977#" "m1_n1447_n977#" 110.992
cap "in_latch" "s1" 5501.84
cap "m1_n497_n100#" "m2_1554_n357#" 75.74
cap "p2-" "m1_763_1426#" 198.63
cap "a_106_1252#" "m1_n1433_n233#" 1296.7
cap "m1_1726_n1349#" "m1_1776_n1349#" 560.9
cap "in_uq13" "m2_n426_n977#" 183.332
cap "a_n1214_1176#" "Vdd!_uq3" 151.434
cap "a_n1351_1176#" "m1_n497_n100#" 86.694
cap "a_n510_1176#" "m2_n426_n1225#" 183.332
cap "a_n1351_1176#" "m2_n523_n343#" 151.434
cap "in_uq13" "m1_454_1440#" 198.63
cap "in_uq13" "m1_n527_n225#" 183.332
cap "a_n1054_1176#" "m2_n426_n729#" 183.332
cap "sreg_en" "m2_1554_n481#" 75.74
cap "in_uq13" "Vdd!_uq1" 151.434
cap "m1_1736_n1349#" "m1_1716_n1349#" 560.9
cap "in_uq13" "m2_1554_n853#" 75.74
cap "m1_n517_1252#" "a_106_1252#" 955.648
cap "p1" "in_uq3" 600.61
cap "m1_1776_n1349#" "m1_1746_n1349#" 560.9
cap "m1_n1496_n481#" "m1_n1447_n481#" 88.696
cap "m1_n1482_n233#" "m1_n1475_n233#" 59.68
cap "in_latch" "p1-" 37.332
cap "m1_n1482_n853#" "m1_n1489_n853#" 59.68
cap "in_uq13" "Vdd!_uq4" 151.434
cap "p1" "a_n1214_1176#" 99
cap "1_c1" "1_c1-" 44.76
cap "a_106_1252#" "s1" 222.228
cap "a_n510_1176#" "a_n458_n1461#" 600.61
cap "a_n510_1176#" "m2_1554_n605#" 75.74
cap "sreg_en" "m2_1556_n287#" 75.74
cap "a_n838_1176#" "in_uq13" 173.388
cap "m1_n1496_n1101#" "m1_n1482_n1101#" 88.696
cap "in_uq13" "64_bit0" 183.332
cap "m1_n1817_762#" "m1_n1638_163#" 682.796
cap "m1_1776_n1349#" "m1_1787_n1349#" 16185.3
cap "m1_1757_n1349#" "m1_1716_n1349#" 560.9
cap "a_n1214_1176#" "m2_1554_n1101#" 75.74
cap "m1_n1482_n481#" "m1_n1447_n481#" 110.992
cap "penultimate_bit9" "a_106_1252#" 385.614
cap "a_n1214_1176#" "m2_n1214_395#" 166.488
cap "sreg_en" "m2_14_271#" 183.332
cap "a_n1214_1176#" "m2_n1214_23#" 166.488
cap "m2_1554_n729#" "sreg_en" 75.74
cap "a_n1054_1176#" "m1_n497_n100#" 86.694
cap "loop_latch_control" "m1_1693_n222#" 59.68
cap "a_n1054_1176#" "m2_n523_n343#" 151.434
cap "a_n1214_1176#" "sreg_en" 54.301
cap "a_n1214_1176#" "input_latch_9" 75.74
cap "m1_n1440_n357#" "m1_n1461_n357#" 110.992
cap "add_latch" "m1_810_1457#" 198.63
cap "in_uq13" "m2_1554_n357#" 75.74
cap "a_n510_1176#" "m2_1554_n481#" 75.74
cap "m1_n1489_n1225#" "m1_n1468_n1225#" 110.992
cap "loop_latch" "m1_454_1440#" 405.316
cap "a_n1351_1176#" "in_uq13" 173.388
cap "a_n1054_1176#" "m2_n1054_395#" 166.488
cap "m1_n527_n1478#" "sreg_en" 76.623
cap "s0" "p2-" 104.238
cap "a_810_618#" "last_bit4" 90.544
cap "in_latch" "add_latch" 284.378
cap "m2_n530_n1211#" "m1_n497_n100#" 151.434
cap "a_n1214_1176#" "o64_0" 183.332
cap "m1_n1475_n977#" "m1_n1461_n977#" 110.992
cap "m1_n1433_n729#" "m1_n1440_n729#" 59.68
cap "a_n510_1176#" "m2_1556_n287#" 75.74
cap "Vdd!_uq3" "sreg_en" 151.434
cap "m2_1554_n977#" "m1_n497_n100#" 75.74
cap "a_n838_1176#" "m2_n426_n1225#" 183.332
cap "in_uq3" "m1_n1638_163#" 2248.73
cap "a_n1214_1176#" "Vdd!_uq6" 151.434
cap "m1_n1468_n853#" "m1_n1447_n853#" 110.992
cap "in_latch" "p2-" 37.332
cap "a_n510_1176#" "m2_1554_n729#" 75.74
cap "m1_n1489_n1225#" "m1_n1475_n1225#" 110.992
cap "loop_latch" "m1_1716_n1349#" 155.584
cap "16_bit9" "sreg_en" 183.332
cap "a_n838_1176#" "a_n458_n1461#" 215.23
cap "a_n838_1176#" "m2_1554_n605#" 75.74
cap "m1_n1447_n977#" "m1_n1454_n977#" 59.68
cap "m1_n1475_n977#" "m1_n1489_n977#" 110.992
cap "m1_n1482_n233#" "m1_n1433_n233#" 110.992
cap "in_uq13" "m1_n517_1252#" 359.592
cap "m1_1706_n1349#" "m1_1716_n1349#" 12190.9
cap "p1" "sreg_en" 161.082
cap "a_n1214_1176#" "m2_n426_n605#" 183.332
cap "a_n1054_1176#" "in_uq13" 173.388
cap "a_n1351_1176#" "m2_n426_n1225#" 183.332
cap "m1_n1496_n1101#" "m1_n1489_n1101#" 59.68
subcap "bp0" -44851.4
cap "bp0" "InPad_2[0]/b/w_16_754#" 5021.06
cap "InPad_2[0]/b/w_16_754#" "InPad_2[0]/b/m1_16_754#" 3438.08
subcap "bp1" -44889.4
cap "InPad_2[1]/b/m1_16_754#" "InPad_2[1]/b/w_16_754#" 2896.77
cap "InPad_2[1]/b/w_16_754#" "InPad_2[1]/b/m1_16_754#" 6251.45
subcap "bp2" -44936.2
cap "InPad_2[2]/b/w_16_754#" "InPad_2[2]/b/m1_16_754#" 343.074
cap "InPad_2[2]/b/w_16_754#" "InPad_2[2]/b/m1_16_754#" 1569.85
subcap "bp3" -44924.8
cap "InPad_2[3]/b/m1_16_754#" "InPad_2[3]/b/w_16_754#" 732.48
cap "InPad_2[3]/b/m1_16_754#" "InPad_2[3]/b/w_16_754#" 2558.59
subcap "bp4" -44942.5
cap "InPad_2[4]/b/m1_16_754#" "InPad_2[4]/b/w_16_754#" 225.666
subcap "bp4" -44823.3
cap "InPad_2[4]/b/w_16_754#" "InPad_2[4]/b/m1_16_754#" 4935.77
cap "InPad_2[4]/b/w_16_754#" "InPad_2[4]/b/m1_16_754#" 525.972
subcap "bp5" -44988.9
subcap "bp5" -44851.4
cap "InPad_2[5]/b/w_16_754#" "InPad_2[5]/b/m1_16_754#" 3190.91
cap "InPad_2[5]/b/m1_16_754#" "InPad_2[5]/b/w_16_754#" 444.696
subcap "bp6" -44864
cap "InPad_2[6]/b/m1_16_754#" "InPad_2[6]/b/w_16_754#" 2301.52
cap "InPad_2[6]/b/m1_16_754#" "InPad_2[6]/b/w_16_754#" 1334.09
cap "bp0" "InPad_2[0]/b/w_16_754#" 16204.1
cap "InPad_2[0]/b/m1_16_754#" "InPad_2[0]/b/w_16_754#" 11204.6
cap "InPad_2[1]/b/w_16_754#" "bp1" 8439.04
cap "bp1" "InPad_2[1]/b/w_16_754#" 18280.6
subcap "bp2" -44959.2
cap "InPad_2[2]/b/w_16_754#" "InPad_2[2]/b/m1_16_754#" 6145.76
cap "bp2" "InPad_2[2]/b/w_16_754#" 28390.2
subcap "bp3" -44984.9
cap "InPad_2[3]/b/w_16_754#" "InPad_2[3]/b/m1_16_754#" 7327.28
cap "bp3" "InPad_2[3]/b/w_16_754#" 25830.6
cap "InPad_2[4]/b/m1_16_754#" "InPad_2[4]/b/w_16_754#" 1220.8
cap "InPad_2[4]/b/w_16_754#" "bp4" 25937.6
cap "InPad_2[4]/b/w_16_754#" "InPad_2[4]/b/m1_16_754#" 2991.23
subcap "bp5" -45206.4
subcap "bp5" -44978
cap "InPad_2[5]/b/w_16_754#" "bp5" 27923.6
cap "InPad_2[5]/b/w_16_754#" "InPad_2[5]/b/m1_16_754#" 4308.68
subcap "bp6" -44861.5
cap "InPad_2[6]/b/w_16_754#" "bp6" 20159.8
cap "InPad_2[6]/b/w_16_754#" "InPad_2[6]/b/m1_16_754#" 12072.5
cap "crb/GND!" "crb/Vdd!" -14.505
cap "a_n1351_1176#" "InPad_2[0]/br/GND!" 27.261
cap "a_n1214_1176#" "InPad_2[1]/br/GND!" 27.261
cap "InPad_2[2]/br/GND!" "a_n1054_1176#" 27.261
cap "a_n838_1176#" "InPad_2[3]/br/GND!" 27.261
cap "InPad_2[4]/br/GND!" "a_n510_1176#" 27.261
cap "a_n458_n1461#" "InPad_2[5]/br/GND!" 27.261
cap "InPad_2[6]/br/GND!" "InPad_2[6]/in" 25.164
cap "clb/Vdd!" "clb/GND!" -14.505
cap "outPad_1[0]/br/GND!" "outPad_1[0]/br/Vdd!" -14.505
subcap "in9" -48138.7
cap "InPad_1[0]/b/m1_16_754#" "InPad_1[0]/b/w_16_754#" 1769.5
subcap "in9" -47974.8
cap "in9" "InPad_1[0]/b/w_16_754#" 16155.5
subcap "i9" -9316.21
cap "i9" "InPad_1[0]/br/GND!" 2.097
cap "sreg_en" "new_latch_3[0]/_CLK" 29.82
cap "i9" "new_latch_3[0]/w_31_28#" 1.16
cap "sreg_en" "new_latch_3[0]/w_31_9#" 74.388
cap "sreg_en" "new_latch_3[0]/w_31_28#" 74.388
cap "new_latch_3[0]/CLK" "sreg_en" 29.82
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 400.932
cap "input_latch_9" "bus_10_1/m1_n2_1974#" 55.184
cap "bus_10_1/m1_40_1974#" "input_latch_9" 55.184
cap "input_latch_9" "bus_10_1/m1_19_1974#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 61.708
cap "input_latch_9" "bus_10_1/m1_47_1974#" 55.184
cap "input_latch_9" "bus_10_1/m1_12_1974#" 55.184
cap "input_latch_9" "bus_10_1/m1_33_1974#" 55.184
cap "sreg_en" "sreg_32_0/sreg_10b_0[15]/w_21_1239#" 20.566
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/_c0" 9.2
cap "input_latch_9" "bus_10_1/m1_26_1974#" 55.184
cap "input_latch_9" "bus_10_1/m1_5_1974#" 55.184
cap "input_latch_9" "bus_10_1/m1_54_1974#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" 33
cap "input_latch_9" "bus_10_1/m1_n9_1974#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/Vdd!" 155.376
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/GND!" 16.776
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 46.796
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/Vdd!" 2060.56
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 27.6
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 466.128
cap "sreg_en" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_en" 276.506
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/a_0_n39#" 46.796
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" -9.271
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" 46.796
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 460.572
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 480.678
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_en" 2097.4
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_en" 274.924
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/_c0" 36.8
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/Vdd!" 621.504
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 532.692
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2100.22
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/_c0" "input_latch_9" 27.6
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/w_21_1239#" 498.082
cap "sreg_en" "sreg_32_0/sreg_10b_0[10]/w_21_1239#" 273.342
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/_c0" 36.8
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 482.634
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[10]/w_21_1239#" "input_latch_9" 440.158
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2008.49
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_32_0/sreg_10b_0[10]/w_21_1239#" "sreg_en" 223.01
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_en" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_en" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "input_latch_9" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/Vdd!" 621.504
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 36.8
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[6]/w_21_1239#" "input_latch_9" 446.948
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_en" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/Vdd!" 2139.07
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_32_0/sreg_10b_0[6]/w_21_1239#" "sreg_en" 202.767
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/Vdd!" 2041.96
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_en" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 489.222
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/w_n9_9#" 276.506
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 16.179
cap "sreg_en" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 466.128
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/Vdd!" 621.504
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/w_21_1239#" 489.538
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2089.01
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_32_0/sreg_10b_0[3]/w_21_1239#" "sreg_en" 274.924
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" 23.398
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/_c0" 36.8
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 46.796
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 46.796
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 466.128
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 46.796
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[1]/w_21_1239#" 270.81
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_32_0/sreg_10b_0[1]/w_21_1239#" "input_latch_9" 456.142
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/_c0" "input_latch_9" 27.6
cap "sreg_en" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" 2064.75
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 0.331
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 466.128
cap "sreg_en" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_en" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 1636.83
cap "input_latch_9" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_en" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 1.959
cap "sreg_32_0/sreg_left_control_0/c1" "input_latch_9" 55.184
cap "input_latch_9" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/_c0" 82.784
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_left_control_0/_c0" 74.388
cap "sreg_en" "sreg_32_0/sreg_left_control_0/c1" 74.388
cap "sreg_32_0/sreg_10b_0[1]/w_21_1239#" "input_latch_9" 340.337
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/_c1" 55.184
cap "sreg_32_0/sreg_left_control_0/_c1" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 22.38
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_10b_0[1]/w_21_1239#" 158.498
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_32_0/sreg_left_control_0/_c1" 74.388
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
subcap "Vdd!_uq8" -1844.18
subcap "a_n458_n1461#" -25085.2
cap "sreg_32_0/sreg_left_control_0/_c0" "sreg_32_0/sreg_left_control_0/en" -56.619
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/c0" 55.184
cap "sreg_32_0/sreg_left_control_0/bp" "sreg_32_0/sreg_left_control_0/phi0" 0.788667
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/en" 21.572
cap "sreg_32_0/sreg_left_control_0/Vdd!" "input_latch_9" 116.47
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/a_7_n48#" 229.973
cap "sreg_32_0/sreg_left_control_0/phi0" "sreg_32_0/sreg_left_control_0/en" 4.124
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/a_15_n48#" 17.088
cap "sreg_32_0/sreg_left_control_0/Vdd!" "sreg_32_0/sreg_left_control_0/phi0" 44.76
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/phi1" 14.91
cap "sreg_32_0/sreg_left_control_0/bp" "sreg_32_0/sreg_left_control_0/en" 138.885
cap "sreg_32_0/sreg_left_control_0/c0" "sreg_32_0/sreg_left_control_0/en" 74.388
cap "sreg_32_0/sreg_left_control_0/bp" "sreg_32_0/sreg_left_control_0/Vdd!" 59.68
cap "sreg_32_0/sreg_left_control_0/_c0" "input_latch_9" -18.873
cap "sreg_32_0/sreg_left_control_0/Vdd!" "sreg_32_0/sreg_left_control_0/en" 8.52651e-14
cap "sreg_32_0/sreg_left_control_0/sreg_control_0/a_39_n48#" "input_latch_9" 63.096
cap "sreg_32_0/sreg_left_control_0/GND!" "input_latch_9" 229.223
cap "sreg_32_0/sreg_left_control_0/bp" "input_latch_9" 14.91
cap "input_latch_9" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_en" 161.352
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 318.503
cap "input_latch_9" "Vdd!_uq8" 466.128
cap "sreg_en" "Vdd!_uq8" 199.782
cap "input_latch_9" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 18.4
cap "input_latch_9" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_en" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/w_n9_9#" 485.108
cap "input_latch_9" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_en" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/Vdd!" 2072.68
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 36.8
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/w_n9_9#" 276.506
cap "sreg_en" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_en" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 466.128
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[27]/w_21_1239#" "input_latch_9" 498.398
cap "sreg_64_0/sreg_10b_0[27]/w_21_1239#" "sreg_en" 274.924
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/_c0" "input_latch_9" 36.8
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 621.504
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2139.07
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/a_0_n39#" 46.796
cap "input_latch_9" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_64_0/sreg_10b_0[27]/w_21_1239#" "sreg_en" 265.114
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/_c0" "input_latch_9" 27.6
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/a_0_n39#" 46.796
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 466.128
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 46.796
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "sreg_64_0/sreg_10b_0[27]/w_21_1239#" "input_latch_9" 447.282
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 46.796
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2092.01
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/Vdd!" 621.504
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_en" "sreg_64_0/sreg_10b_0[25]/w_21_1239#" 172.215
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/_c0" "input_latch_9" 36.8
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/w_21_1239#" 401.526
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2097.4
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_en" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/w_n9_9#" 502.512
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 27.6
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_en" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/Vdd!" 2086.36
cap "sreg_en" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/w_n9_9#" 274.924
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/Vdd!" 499.41
cap "sreg_en" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/Vdd!" 2022.35
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_en" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/GND!" 4.801
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/i0" 38.844
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/w_n9_9#" 480.678
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/Vdd!" 515.916
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 36.8
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 6.291
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_en" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/w_n9_9#" 274.924
cap "sreg_en" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_en" "sreg_64_0/sreg_10b_0[18]/w_21_1239#" 271.76
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/w_21_1239#" 493.652
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/_c0" 27.6
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2139.07
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 621.504
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_en" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/GND!" -9.271
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 22.068
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/GND!" -8.388
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/_c0" 36.8
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_en" "sreg_64_0/sreg_10b_0[18]/w_21_1239#" 236.358
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 1991.9
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/w_21_1239#" 459.65
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/Vdd!" 416.07
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_en" 2084.81
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[14]/w_21_1239#" "input_latch_9" 440.274
cap "input_latch_9" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 621.504
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[14]/w_21_1239#" "sreg_en" 200.971
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 11.699
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/_c0" 36.8
cap "sreg_en" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/Vdd!" 2068.95
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 9.933
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 451.712
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 46.796
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_en" 276.506
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 46.796
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 27.6
cap "input_latch_9" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/Vdd!" 466.128
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 46.796
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "input_latch_9" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 16.776
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_64_0/sreg_10b_0[11]/w_21_1239#" "sreg_en" 274.924
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[11]/w_21_1239#" "input_latch_9" 480.678
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/_c0" 36.8
cap "sreg_en" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/Vdd!" 2097.4
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/Vdd!" 621.504
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_en" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/Vdd!" 466.128
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" -18.873
cap "sreg_en" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_en" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/Vdd!" 2064.75
cap "sreg_64_0/sreg_10b_0[9]/w_21_1239#" "input_latch_9" 506.942
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[9]/w_21_1239#" "sreg_en" 276.506
cap "sreg_en" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/_c0" 27.6
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/_c0" "input_latch_9" 36.8
cap "sreg_en" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_64_0/sreg_10b_0[9]/w_21_1239#" "input_latch_9" 422.024
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 621.504
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 72.126
cap "sreg_64_0/sreg_10b_0[9]/w_21_1239#" "sreg_en" 196.171
cap "sreg_en" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/GND!" 22.791
cap "sreg_en" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/Vdd!" 2097.4
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/GND!" 23.067
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 439.366
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_en" 2139.07
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 621.504
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_en" 194.078
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 27.6
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" -11.214
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_en" 276.506
cap "input_latch_9" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 466.128
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/_c0" "input_latch_9" 36.8
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "input_latch_9" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_en" 2041.96
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "input_latch_9" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/w_n9_9#" "input_latch_9" 485.108
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/_c0" 36.8
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" 621.504
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_en" "sreg_64_0/sreg_10b_0[2]/w_21_1239#" 274.924
cap "input_latch_9" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/w_21_1239#" 498.398
cap "input_latch_9" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" 55.184
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_en" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" 2139.07
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" 46.796
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!" 16.776
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[2]/w_21_1239#" "sreg_en" 265.114
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" 46.796
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/_c0" 27.6
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" 127.656
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_en" 2092.01
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/w_21_1239#" 447.282
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/GND!" 16.776
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" 466.128
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" 127.656
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" 46.796
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!" "sreg_en" 22.791
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 46.796
subcap "m1_1519_n1472#" -805.128
subcap "m1_1572_n1455#" -506.284
subcap "a_1588_n1462#" -88742.8
cap "64_c1-" "sreg_64_0/en" 37.194
cap "64_c0" "input_latch_9" 55.184
cap "sreg_64_0/en" "sreg_64_0/bp" 72.544
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 155.376
cap "input_latch_9" "64_c1" 118.28
cap "sreg_64_0/en" "sreg_64_0/sreg_10b_0[0]/w_21_1239#" -45.827
cap "64_c0-" "input_latch_9" 64.384
cap "64_c0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 155.584
cap "64_c0" "64_c0-" -59.68
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "64_c1" 155.584
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_64_0/en" -0.138
cap "64_c0-" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 155.584
cap "64_c0-" "64_c1" -59.68
cap "sreg_64_0/sreg_left_control_0/sreg_control_0/GND!" "input_latch_9" 103.641
cap "sreg_64_0/sreg_left_control_0/sreg_control_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 175.618
cap "sreg_64_0/en" "input_latch_9" 21.572
cap "64_c0" "sreg_64_0/en" 37.194
cap "sreg_64_0/en" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 279.756
cap "64_c1-" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 22.38
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 127.656
cap "sreg_64_0/en" "64_c1" 37.194
cap "sreg_64_0/en" "64_c0-" 37.194
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_64_0/phi0" 44.76
cap "64_c1-" "input_latch_9" 285.157
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 55.184
cap "sreg_64_0/bp" "input_latch_9" 14.91
cap "sreg_64_0/sreg_10b_0[0]/w_21_1239#" "input_latch_9" 59.289
cap "64_c1-" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 155.584
cap "64_c1-" "64_c1" -59.68
cap "sreg_64_0/bp" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 44.76
cap "sreg_64_0/sreg_left_control_0/sreg_control_0/a_15_n48#" "input_latch_9" 17.088
cap "sreg_64_0/sreg_left_control_0/sreg_control_0/phi1" "input_latch_9" 14.91
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 23.067
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[0]/w_21_1239#" 3.921
cap "sreg_64_0/sreg_left_control_0/sreg_control_0/Vdd!" "input_latch_9" 51.108
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 11.148
cap "sreg_64_0/en" "sreg_64_0/phi0" 4.124
cap "sreg_64_0/Vdd!" "new_latch_2[0]/CLK" 35.012
cap "sreg_64_0/GND!" "sreg_64_0/Vdd!" 173.847
cap "sreg_64_0/GND!" "new_latch_2[0]/a_42_61#" 93.932
cap "sreg_64_0/GND!" "sreg_64_0/en" 87.664
cap "sreg_64_0/Vdd!" "new_latch_2[0]/a_42_61#" 47.677
cap "sreg_64_0/Vdd!" "new_latch_2[0]/_CLK" 35.012
subcap "m1_1796_n1394#" -76907
subcap "out0" -74444.4
cap "outPad_1[0]/b/m1_16_754#" "outPad_1[0]/b/w_16_754#" 912.45
subcap "out0" -74387.2
cap "out0" "outPad_1[0]/b/w_16_754#" 19430
cap "outPad_1[0]/b/m1_16_754#" "outPad_1[0]/b/w_16_754#" 5727.52
cap "InPad_1[0]/b/m1_16_754#" "InPad_1[0]/b/w_16_754#" 2028.75
cap "InPad_1[0]/b/w_16_754#" "in9" 18517.9
subcap "i9" -8460.79
cap "InPad_1[0]/br/GND!" "i9" 25.164
subcap "32_bit9" -2359.97
cap "bus_10_1/m1_n2_1974#" "32_bit9" 155.584
cap "32_bit9" "input_latch_9" 17.99
cap "bus_10_1/m1_19_1974#" "input_latch_9" 17.99
cap "bus_10_1/m1_5_1974#" "input_latch_9" 17.99
cap "bus_10_1/m1_54_1974#" "input_latch_9" 17.99
cap "bus_10_1/m1_26_1974#" "input_latch_9" 17.99
cap "32_bit9" "bus_10_1/m1_19_1974#" 155.584
cap "32_bit9" "bus_10_1/m1_5_1974#" 155.584
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/Vdd!" "input_latch_9" 49.968
cap "32_bit9" "bus_10_1/m1_54_1974#" 155.584
cap "bus_10_1/m1_33_1974#" "input_latch_9" 17.99
cap "bus_10_1/m1_40_1974#" "input_latch_9" 17.99
cap "32_bit9" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "input_latch_9" 17.99
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "input_latch_9" 20.57
cap "32_bit9" "bus_10_1/m1_33_1974#" 155.584
cap "32_bit9" "bus_10_1/m1_40_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "32_bit9" 155.584
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/GND!" 276.02
cap "bus_10_1/m1_47_1974#" "input_latch_9" 17.99
cap "32_bit9" "bus_10_1/m1_47_1974#" 155.584
cap "bus_10_1/m1_n2_1974#" "input_latch_9" 17.99
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 10.347
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" -17.521
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 314.613
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "input_latch_9" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/Vdd!" 72.216
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/Vdd!" 72.216
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 306.385
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/Vdd!" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "input_latch_9" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/w_24_44#" 312.556
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/Vdd!" 24.984
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "input_latch_9" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/GND!" 4.194
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" -25.074
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/w_24_44#" 268.715
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/GND!" 4.194
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "input_latch_9" 269.184
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 4.194
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 4.194
cap "input_latch_9" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 10.485
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "input_latch_9" 308.442
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 8.995
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/GND!" 10.485
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 310.499
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/Vdd!" 72.216
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "input_latch_9" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 10.485
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/Vdd!" "input_latch_9" 72.216
cap "input_latch_9" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 10.485
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" -9.878
cap "input_latch_9" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 312.556
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
subcap "Vdd!_uq0" -2308.81
cap "Vdd!_uq0" "input_latch_9" 216.648
cap "Vdd!_uq0" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" 127.836
cap "input_latch_9" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "input_latch_9" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" 17.99
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "Vdd!_uq0" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/c1" 127.836
cap "Vdd!_uq0" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c1" 127.836
cap "input_latch_9" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/c1" 17.99
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 220.247
cap "input_latch_9" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c1" "input_latch_9" 17.99
subcap "o64_0" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[9]/a_5_n281#" "input_latch_9" 28.435
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/Vdd!" 96.215
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/GND!" 132.877
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" "input_latch_9" 26.378
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" "Vdd!_uq0" 127.836
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/en" 6.662
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/bp" 6.662
cap "sreg_32_0/sreg_left_control_0/sreg_control_0/a_7_n48#" "input_latch_9" 89.579
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" -18.873
cap "input_latch_9" "phi1_connection_6/a_4_9#" 6.662
cap "sreg_32_0/sreg_left_control_0/sreg_control_0/Vdd!" "phi1_connection_6/a_4_9#" 44.76
cap "Vdd!_uq0" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" -50.166
cap "input_latch_9" "sreg_32_0/sreg_left_control_0/sreg_control_0/a_15_n48#" 12.342
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "Vdd!_uq0" 804.272
cap "Vdd!_uq0" "input_latch_9" 216.648
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/GND!" 360.204
cap "input_latch_9" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/GND!" 214.552
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "input_latch_9" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/Vdd!" "m1_n497_n100#" 882.271
cap "input_latch_9" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" -11.394
cap "input_latch_9" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/GND!" "input_latch_9" 329.412
cap "input_latch_9" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/Vdd!" "input_latch_9" 216.648
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/GND!" "m1_n497_n100#" 375.159
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/w_24_18#" "input_latch_9" 144.432
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/w_24_18#" "m1_n497_n100#" 672.246
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 2.848
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/a_7_n62#" 37.531
cap "input_latch_9" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 314.613
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 237.524
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/w_24_44#" 195.385
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/w_24_18#" 461.43
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 62.994
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 308.442
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/w_24_18#" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 123.155
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/w_24_18#" "m1_n497_n100#" 661.329
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/w_24_44#" 246.313
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 4.194
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/w_24_18#" 144.432
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/a_7_n62#" 4.194
cap "input_latch_9" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 17.99
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "input_latch_9" 144.432
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "m1_n497_n100#" 237.524
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "input_latch_9" 314.613
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_7_n62#" 86.832
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 52.704
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 4.149
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/w_n9_n79#" 679.524
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/Vdd!" 85.806
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 58.266
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 237.524
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_7_n62#" -21.128
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "input_latch_9" 144.432
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/Vdd!" -4.239
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 9.711
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 306.385
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/GND!" 8.388
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "m1_n497_n100#" 668.607
cap "input_latch_9" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/w_24_44#" 234.676
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/w_24_18#" 664.968
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 310.499
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/w_24_18#" 144.432
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/i0" 49.788
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[9]/sreg_0/i0" -19.512
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/a_7_n62#" 47.74
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" -14.679
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "input_latch_9" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/w_24_18#" 411.372
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 4.194
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 162.385
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/a_7_n62#" "m1_n497_n100#" -27.419
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 17.99
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/w_24_18#" "input_latch_9" 22.158
cap "input_latch_9" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[9]/sreg_1/a_7_n62#" 4.194
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 279.807
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 4.194
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" -0.745
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "m1_n497_n100#" 668.607
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "m1_n497_n100#" 162.446
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "input_latch_9" 144.432
cap "input_latch_9" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 268.537
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_7_n62#" 4.194
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 15.154
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "m1_n497_n100#" 237.524
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" -2.235
cap "input_latch_9" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/w_n9_n79#" 144.432
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 310.499
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 68.373
cap "input_latch_9" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" -3.834
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/w_n9_n79#" 675.885
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_7_n62#" -3.857
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/w_24_18#" "m1_n497_n100#" 657.69
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 237.524
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/w_24_18#" "input_latch_9" 144.432
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 306.385
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/w_24_44#" 316.67
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/w_24_18#" "m1_n497_n100#" 475.986
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/w_24_18#" 72.216
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" -49.14
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 228.385
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[9]/sreg_0/a_0_n39#" -18.873
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 129.247
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_7_n62#" "m1_n497_n100#" -9.734
cap "input_latch_9" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/w_24_18#" 144.432
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" 30.546
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/w_24_18#" 661.329
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 4.194
cap "input_latch_9" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/w_24_44#" 263.169
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 99.846
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_7_n62#" 4.194
cap "input_latch_9" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 178.808
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n39#" 17.99
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 274.81
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_n79#" 669.398
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" 8.208
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 17.99
cap "input_latch_9" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_7_n62#" 4.194
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_n79#" 144.432
cap "input_latch_9" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" -40.347
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_7_n62#" 4.194
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_7_n62#" -11.394
cap "input_latch_9" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_7_n62#" 35.373
cap "input_latch_9" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/w_n9_n53#" "m1_n497_n100#" 237.524
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "input_latch_9" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 308.442
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "m1_n497_n100#" 671.455
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "input_latch_9" 144.432
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n91#" "m1_n497_n100#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/w_24_44#" "input_latch_9" 314.613
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/Vdd!" "input_latch_9" 72.216
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_7_n62#" "input_latch_9" 10.485
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/w_24_18#" "input_latch_9" 144.432
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/w_24_44#" 237.524
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" "input_latch_9" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_7_n62#" 37.531
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/w_24_18#" 672.246
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" "input_latch_9" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n91#" 2.848
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_18#" 461.43
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_44#" "m1_n497_n100#" 195.385
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_7_n62#" "m1_n497_n100#" 102.262
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_18#" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_44#" 308.442
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_7_n62#" 10.485
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 77.236
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "input_latch_9" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" 26.378
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" "m1_n497_n100#" 174.798
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" "m1_n497_n100#" 210.816
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" "m1_n497_n100#" 21.572
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" 56.943
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n91#" "m1_n497_n100#" 62.994
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" 26.378
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" "m1_n497_n100#" 174.798
cap "input_latch_9" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" 72.216
cap "input_latch_9" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" 56.943
cap "m1_n497_n100#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" "m1_n497_n100#" 21.572
subcap "input_latch_9" -19767.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c1" 46.756
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[9]/a_n9_n219#" "phi1_connection_7/a_4_9#" 74.388
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "phi1_connection_7/a_4_9#" 181.46
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c1" 74.388
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" 17.99
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_control_0/Vdd!" 49.005
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_64_0/sreg_left_control_0/sreg_control_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" 92.885
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_control_0/bp" 6.662
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_18#" 72.216
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" "phi1_connection_7/a_4_9#" 21.572
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_left_control_0/sreg_control_0/Vdd!" 44.76
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_18#" 238.497
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_44#" 34.375
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[9]/a_n2_n226#" 17.99
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/c1" 265.024
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_control_0/en" 6.662
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[9]/a_n9_n219#" 17.99
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_44#" 16.561
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_control_0/a_15_n48#" 12.342
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[9]/a_n2_n226#" 74.388
cap "phi1_connection_7/a_4_9#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/c1" 74.388
subcap "m1_1706_n1349#" -48411.7
cap "new_latch_2[0]/in" "new_latch_2[1]/CLK" 35.012
cap "new_latch_2[0]/a_42_61#" "sreg_64_0/sreg_left_control_0/sreg_control_0/Vdd!" 35.678
cap "new_latch_2[0]/in" "new_latch_2[0]/w_31_9#" 219.063
cap "new_latch_2[1]/_CLK" "new_latch_2[0]/in" 35.012
cap "new_latch_2[0]/a_42_61#" "sreg_64_0/sreg_left_control_0/sreg_control_0/GND!" 24.358
cap "new_latch_2[0]/in" "new_latch_2[0]/w_31_28#" 158.051
cap "new_latch_2[0]/in" "sreg_64_0/in9" 43.832
subcap "m1_1796_n1394#" -74486.9
subcap "m1_1706_n1349#" -46050.2
subcap "m1_1716_n1349#" -49356
subcap "m1_1726_n1349#" -52513.1
subcap "m1_1736_n1349#" -55753.9
subcap "m1_1746_n1349#" -58873.8
subcap "m1_1757_n1349#" -62047
subcap "m1_1767_n1349#" -65259.9
subcap "m1_1776_n1349#" -68881.2
subcap "m1_1787_n1349#" -75991.4
cap "new_latch_2[0]/in" "new_latch_2[0]/w_31_28#" -20.34
cap "new_latch_2[0]/in" "new_latch_2[0]/w_31_9#" -2.034
cap "outPad_1[0]/br/GND!" "m1_1796_n1394#" 27.261
cap "outPad_1[0]/b/m1_16_754#" "outPad_1[0]/b/w_16_754#" 1164.74
cap "out0" "outPad_1[0]/b/w_16_754#" 24754.4
cap "outPad_1[0]/b/w_16_754#" "outPad_1[0]/b/m1_16_754#" 7310.91
subcap "m1_n1817_n1283#" -5310.49
cap "InPad_1[0]/br/GND!" "m1_n1817_n1283#" 384.21
subcap "m1_n1496_n1225#" -1641.86
cap "new_latch_3[1]/in" "new_latch_3[1]/w_31_28#" 1.16
cap "bus_10_1/m1_n9_1974#" "new_latch_3[1]/a_42_61#" 64.786
cap "bus_10_1/m1_19_1974#" "new_latch_3[1]/a_42_61#" 64.786
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_19_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_54_1974#" -59.68
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_n9_1974#" -15.088
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "new_latch_3[1]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/a_0_n39#" 39.153
cap "new_latch_3[1]/a_42_61#" "bus_10_1/m1_47_1974#" 64.786
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_40_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/Vdd!" 5.68434e-14
cap "new_latch_3[1]/a_42_61#" "bus_10_1/m1_54_1974#" 64.786
cap "new_latch_3[1]/a_42_61#" "bus_10_1/m1_40_1974#" 64.786
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -59.68
cap "new_latch_3[1]/a_42_61#" "bus_10_1/m1_33_1974#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/_c0" "new_latch_3[1]/a_42_61#" 9.2
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "new_latch_3[1]/a_42_61#" "bus_10_1/m1_12_1974#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_26_1974#" "new_latch_3[1]/a_42_61#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_40_1974#" 44.592
cap "bus_10_1/m1_n2_1974#" "new_latch_3[1]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 276.02
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_n2_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "new_latch_3[1]/a_42_61#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "new_latch_3[1]/a_42_61#" 60.756
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/Vdd!" "new_latch_3[1]/a_42_61#" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/a_0_n39#" -3.725
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/w_n9_n53#" 491.439
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/w_n9_n53#" 461.377
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 484.952
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 80.424
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 30.366
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 420.933
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/w_n9_n53#" 440.774
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" -11.421
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "m2_1554_n1225#" 471.978
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 28.199
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 474.351
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/a_0_n39#" 9.326
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/w_24_44#" 484.952
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
subcap "m2_n530_n1211#" -2308.81
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/_c1" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/_c1" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/c1" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" "m2_1554_n1225#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/c1" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1225#" 549.288
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 369.853
cap "m2_1554_n1225#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
subcap "m2_n426_n1225#" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[7]/a_n9_n219#" "m2_n530_n1211#" 127.836
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" "m2_1554_n1225#" -18.873
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" "m2_n530_n1211#" -50.166
cap "m2_1554_n1225#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[7]/a_n9_n219#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 331.956
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1225#" 549.288
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 509.804
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1225#" 549.288
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 487.325
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 471.978
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/w_24_44#" 389.257
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "m2_1554_n1225#" 491.439
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 42.993
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 6.291
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "m2_1554_n1225#" 461.377
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 48.555
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 67.797
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/GND!" -10.485
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[8]/sreg_0/i0" 35.928
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 478.465
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" -50.058
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 443.129
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "m2_1554_n1225#" 433.453
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 15.148
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_1/a_0_n39#" 22.377
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/w_n9_n53#" 478.465
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 461.377
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/w_24_44#" 497.926
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/a_0_n39#" -18.873
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 85.986
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 403.544
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/w_n9_n53#" "m2_1554_n1225#" 428.333
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" -1.503
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/w_n9_n53#" 467.864
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[8]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/i0" 151.227
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/w_24_44#" 487.325
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/GND!" 20.97
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1225#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/w_24_44#" "m2_1554_n1225#" 471.978
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/GND!" "m2_1554_n1225#" 20.97
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/Vdd!" "m2_1554_n1225#" 183.096
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_0/a_0_n39#" "m2_1554_n1225#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[8]/sreg_0/i0" "m2_1554_n1225#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_1/_c0" "m2_1554_n1225#" 9.2
subcap "m2_1554_n1225#" -19302.5
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/_c0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" 9.2
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[7]/a_n9_n219#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/a_0_n39#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/c1" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/_c1" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/w_24_18#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" 66.013
cap "new_latch_2[1]/_CLK" "new_latch_2[1]/in" 35.012
cap "new_latch_2[1]/CLK" "new_latch_2[1]/in" 35.012
cap "new_latch_2[1]/w_31_28#" "new_latch_2[1]/in" 158.051
cap "new_latch_2[1]/w_31_9#" "new_latch_2[1]/in" 219.063
cap "new_latch_2[1]/w_31_28#" "new_latch_2[1]/in" -20.34
cap "new_latch_2[1]/in" "new_latch_2[1]/w_31_9#" -2.034
subcap "in8" -48159
cap "InPad_1[1]/b/m1_16_754#" "InPad_1[1]/b/w_16_754#" 1083.79
subcap "in8" -48000.3
cap "in8" "InPad_1[1]/b/w_16_754#" 12773.4
cap "m1_n1817_n1283#" "InPad_1[1]/br/GND!" 419.4
subcap "m1_n1496_n1101#" -1641.86
cap "new_latch_3[2]/in" "new_latch_3[2]/w_31_28#" 1.16
cap "new_latch_3[2]/a_42_61#" "bus_10_1/m1_12_1974#" 64.786
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_40_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -14.92
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_5_1974#" 44.592
cap "new_latch_3[2]/a_42_61#" "bus_10_1/m1_40_1974#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_5_1974#" 29.672
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "new_latch_3[2]/a_42_61#" 60.756
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "new_latch_3[2]/a_42_61#" 64.786
cap "bus_10_1/m1_5_1974#" "new_latch_3[2]/a_42_61#" 64.786
cap "bus_10_1/m1_n2_1974#" "new_latch_3[2]/a_42_61#" 64.786
cap "bus_10_1/m1_54_1974#" "new_latch_3[2]/a_42_61#" 64.786
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_5_1974#" 44.592
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_40_1974#" -14.92
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/Vdd!" 5.68434e-14
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_19_1974#" "new_latch_3[2]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/Vdd!" "new_latch_3[2]/a_42_61#" 183.096
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_47_1974#" -14.92
cap "new_latch_3[2]/a_42_61#" "bus_10_1/m1_47_1974#" 64.786
cap "new_latch_3[2]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/a_0_n39#" 39.153
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_26_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_26_1974#" -14.92
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n9_1974#" 44.592
cap "new_latch_3[2]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "new_latch_3[2]/a_42_61#" "bus_10_1/m1_26_1974#" 64.786
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/GND!" 201.42
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_n9_1974#" -14.92
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_26_1974#" -14.92
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" 72.34
cap "new_latch_3[2]/a_42_61#" "bus_10_1/m1_n9_1974#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/a_0_n39#" -3.725
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/w_n9_n53#" 491.439
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "m2_1554_n1101#" 461.377
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 484.952
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/Vdd!" 80.424
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 30.366
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 420.933
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "m2_1554_n1101#" 440.774
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/w_n9_n53#" 471.978
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" -11.421
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 474.351
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/a_0_n39#" 28.199
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 484.952
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 9.326
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/GND!" 369.853
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/_c0" 92.386
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/_c1" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!" 549.288
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/c1" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
subcap "m2_n426_n1101#" -771.985
cap "m2_1554_n1101#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[7]/a_n9_n219#" 64.786
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[7]/a_n2_n226#" "m2_1554_n1101#" -18.873
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/Vdd!" 549.288
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/_c0" 18.4
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/GND!" 331.956
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 549.288
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 36.8
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/GND!" 509.804
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/w_24_44#" 487.325
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/w_24_44#" 471.978
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 389.257
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_1/Vdd!" 42.993
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_1/w_n9_n53#" 491.439
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_1/Vdd!" 67.797
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_1/w_n9_n53#" 461.377
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/i0" 48.555
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/GND!" 6.291
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/i0" 35.928
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/w_24_44#" 478.465
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[7]/sreg_0/GND!" -10.485
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_0/Vdd!" -50.058
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/w_24_44#" 443.129
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "m2_1554_n1101#" 433.453
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 15.148
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/w_n9_n53#" 478.465
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 22.377
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 461.377
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" -18.873
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 497.926
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/i0" 85.986
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/w_24_44#" "m2_1554_n1101#" 403.544
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "m2_1554_n1101#" 428.333
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" -1.503
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n1101#" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/a_0_n39#" "m2_1554_n1101#" 64.786
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/w_n9_n53#" "m2_1554_n1101#" 467.864
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_1554_n1101#" 183.096
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/Vdd!" "m2_1554_n1101#" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/a_0_n39#" "m2_1554_n1101#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[7]/sreg_0/i0" "m2_1554_n1101#" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/w_24_44#" 487.325
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/_c0" "m2_1554_n1101#" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/GND!" 20.97
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/w_24_44#" 471.978
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_1/_c0" 9.2
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_1/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_0/Vdd!" 183.096
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[7]/sreg_0/i0" 151.227
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n1101#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[7]/sreg_1/_c0" 9.2
subcap "m2_1554_n1101#" -19707.4
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/w_24_18#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/GND!" 66.013
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/_c1" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[7]/a_n2_n226#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/c1" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[7]/a_n9_n219#" 64.786
cap "new_latch_2[2]/in" "new_latch_2[2]/w_31_28#" 74.807
cap "new_latch_2[2]/CLK" "new_latch_2[2]/in" 14.882
cap "new_latch_2[2]/in" "new_latch_2[2]/w_31_9#" 135.819
cap "new_latch_2[2]/in" "new_latch_2[2]/_CLK" 14.882
cap "new_latch_2[2]/in" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" 13.6975
cap "new_latch_2[2]/in" "new_latch_2[2]/w_31_9#" -2.034
cap "new_latch_2[2]/in" "new_latch_2[2]/w_31_28#" -20.34
subcap "out1" -75631
subcap "out1" -74424.2
cap "outPad_1[1]/b/m1_16_754#" "outPad_1[1]/b/w_16_754#" 11009.6
cap "outPad_1[1]/b/w_16_754#" "outPad_1[1]/b/m1_16_754#" 4733.41
cap "InPad_1[1]/b/w_16_754#" "InPad_1[1]/b/m1_16_754#" 1930.72
cap "in8" "InPad_1[1]/b/w_16_754#" 22704.3
cap "m1_n1817_n1283#" "InPad_1[1]/br/GND!" 60.813
subcap "m1_n1496_n1101#" -1641.86
cap "new_latch_3[3]/in" "new_latch_3[3]/w_31_28#" 1.16
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[7]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 74.6
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_33_1974#" -44.76
cap "bus_10_1/m1_12_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_47_1974#" -44.76
cap "bus_10_1/m1_26_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/Vdd!" "new_latch_3[3]/a_42_61#" 183.096
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_40_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/a_7_n62#" 22.38
cap "bus_10_1/m1_n2_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" 127.836
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_5_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_19_1974#" -44.76
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_n2_1974#" -44.76
cap "bus_10_1/m1_54_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" -0.168
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/Vdd!" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/w_n9_n53#" 5.68434e-14
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/_c0" "new_latch_3[3]/a_42_61#" 9.2
cap "bus_10_1/m1_n9_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_54_1974#" -44.76
cap "bus_10_1/m1_47_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -44.76
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/a_0_n39#" "new_latch_3[3]/a_42_61#" 39.153
cap "bus_10_1/m1_40_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "bus_10_1/m1_19_1974#" "new_latch_3[3]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/w_n9_n53#" "new_latch_3[3]/a_42_61#" 60.756
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n9_1974#" 44.592
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/a_0_n39#" -3.725
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/w_n9_n53#" "m2_1554_n977#" 491.439
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/w_n9_n53#" "m2_1554_n977#" 461.377
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/w_24_44#" "m2_1554_n977#" 484.952
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 80.424
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/Vdd!" 30.366
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/w_24_44#" 420.933
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/w_n9_n53#" 440.774
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/_c0" -11.421
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/w_n9_n53#" "m2_1554_n977#" 471.978
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 28.199
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/w_24_44#" 474.351
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 9.326
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/w_24_44#" "m2_1554_n977#" 484.952
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
subcap "Vdd!_uq1" -2228.8
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/GND!" 369.853
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_12_n288#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "Vdd!_uq1" 549.288
cap "Vdd!_uq1" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/_c0" 127.836
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/_c0" 92.386
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_5_n281#" "Vdd!_uq1" 127.836
cap "m2_1554_n977#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_5_n281#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "Vdd!_uq1" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_12_n288#" 127.836
subcap "m2_n426_n1101#" -561.411
cap "Vdd!_uq1" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_n2_n226#" -50.166
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_n2_n226#" "m2_1554_n977#" -18.873
cap "Vdd!_uq1" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_n9_n219#" 127.836
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/a_n9_n219#" "m2_1554_n977#" 64.786
cap "Vdd!_uq1" "m2_1554_n977#" 549.288
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n977#" 331.956
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 18.4
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 36.8
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 549.288
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/GND!" "m2_1554_n977#" 509.804
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/w_24_44#" 487.325
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/w_24_44#" 471.978
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/w_24_44#" 389.257
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_1/Vdd!" 42.993
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_1/w_n9_n53#" 491.439
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_1/w_n9_n53#" "m2_1554_n977#" 461.377
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/GND!" 6.291
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 67.797
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 48.555
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/w_24_44#" 478.465
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/i0" 35.928
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[6]/sreg_0/GND!" -10.485
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/w_24_44#" 443.129
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_0/Vdd!" -50.058
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/w_n9_n53#" 433.453
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/a_0_n39#" 15.148
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[6]/sreg_1/a_0_n39#" 22.377
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/w_n9_n53#" "m2_1554_n977#" 478.465
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/w_24_44#" 461.377
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" -18.873
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/w_24_44#" 497.926
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/w_24_44#" 403.544
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/i0" 85.986
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/w_n9_n53#" 428.333
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_1/i0" -1.503
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/w_n9_n53#" 467.864
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/_c0" 9.2
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/w_24_44#" "m2_1554_n977#" 487.325
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/GND!" 20.97
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/Vdd!" 183.096
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/i0" 151.227
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/w_24_44#" 471.978
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n977#" 20.97
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/_c0" "m2_1554_n977#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/i0" "m2_1554_n977#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_1/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[6]/sreg_1/a_0_n39#" "m2_1554_n977#" 64.786
subcap "m2_1554_n1101#" -20473.3
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/_c0" "m2_1554_n977#" 73.986
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/Vdd!" "m2_1554_n977#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/_c1" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[6]/a_5_n281#" "m2_1554_n977#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/a_0_n39#" "m2_1554_n977#" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/c0" 64.786
cap "m2_1554_n977#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/GND!" 66.013
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/i0" "m2_1554_n977#" 151.227
cap "new_latch_2[3]/in" "new_latch_2[3]/w_31_28#" 2.467
cap "new_latch_2[3]/in" "new_latch_2[3]/w_31_9#" 63.479
cap "new_latch_2[3]/CLK" "m1_1767_n1349#" 28.302
cap "m1_1767_n1349#" "new_latch_2[3]/w_31_28#" 127.836
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "m1_1767_n1349#" 41.0925
cap "new_latch_2[3]/w_31_9#" "m1_1767_n1349#" 127.836
cap "new_latch_2[3]/_CLK" "m1_1767_n1349#" 28.302
cap "new_latch_2[3]/in" "new_latch_2[3]/w_31_28#" -20.34
cap "new_latch_2[3]/in" "new_latch_2[3]/w_31_9#" -2.034
cap "m1_1706_n1349#" "outPad_1[1]/br/GND!" 144.612
cap "out1" "outPad_1[1]/b/w_16_754#" 28200.9
cap "outPad_1[1]/b/m1_16_754#" "outPad_1[1]/b/w_16_754#" 12204.7
subcap "m1_n1496_n977#" -1641.86
cap "new_latch_3[4]/in" "new_latch_3[4]/w_31_28#" 1.16
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "new_latch_3[4]/a_42_61#" "bus_10_1/m1_33_1974#" 64.786
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "bus_10_1/m1_19_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/Vdd!" "new_latch_3[4]/a_42_61#" 183.096
cap "new_latch_3[4]/a_42_61#" "bus_10_1/m1_54_1974#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/_c0" "new_latch_3[4]/a_42_61#" 9.2
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "bus_10_1/m1_n9_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "bus_10_1/m1_5_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_40_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[6]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 253.64
cap "new_latch_3[4]/a_42_61#" "bus_10_1/m1_47_1974#" 64.786
cap "bus_10_1/m1_12_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_54_1974#" -59.68
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_19_1974#" 155.584
cap "bus_10_1/m1_n2_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "new_latch_3[4]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 60.756
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_26_1974#" "new_latch_3[4]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/a_0_n39#" "new_latch_3[4]/a_42_61#" 39.153
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" -15.088
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_47_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/a_0_n39#" -3.725
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 491.439
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 461.377
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/Vdd!" 80.424
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 484.952
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/Vdd!" 30.366
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/w_24_44#" 420.933
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 440.774
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/_c0" -11.421
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 471.978
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 28.199
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 474.351
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/w_24_44#" 484.952
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 9.326
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
subcap "Vdd!_uq2" -2496.92
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "Vdd!_uq2" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_5_n281#" 127.836
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_5_n281#" 64.786
cap "Vdd!_uq2" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_12_n288#" 127.836
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/GND!" 369.853
cap "Vdd!_uq2" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/_c0" 127.836
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_12_n288#" 64.786
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/_c0" 92.386
cap "Vdd!_uq2" "m2_1554_n853#" 549.288
cap "m2_1554_n853#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
subcap "m2_n426_n977#" -287.302
cap "m2_1554_n853#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_n9_n219#" 64.786
cap "Vdd!_uq2" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_n2_n226#" -50.166
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_n2_n226#" "m2_1554_n853#" -18.873
cap "Vdd!_uq2" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/a_n9_n219#" 127.836
cap "Vdd!_uq2" "m2_1554_n853#" 549.288
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 18.4
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n853#" 331.956
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_0/GND!" "m2_1554_n853#" 509.804
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_0/_c0" 36.8
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 549.288
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 487.325
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 471.978
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/w_24_44#" 389.257
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_1/Vdd!" 42.993
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 491.439
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 67.797
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_1/w_n9_n53#" "m2_1554_n853#" 461.377
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 6.291
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 48.555
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/w_24_44#" 478.465
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/GND!" -10.485
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[5]/sreg_0/i0" 35.928
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/w_24_44#" 443.129
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_0/Vdd!" -50.058
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 15.148
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/w_n9_n53#" "m2_1554_n853#" 433.453
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/w_n9_n53#" 478.465
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[5]/sreg_1/a_0_n39#" 22.377
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 461.377
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" -18.873
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 497.926
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 403.544
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 85.986
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[5]/sreg_1/i0" -1.503
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/w_n9_n53#" "m2_1554_n853#" 428.333
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/w_n9_n53#" "m2_1554_n853#" 467.864
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 487.325
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[5]/sreg_1/_c0" 9.2
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/GND!" "m2_1554_n853#" 20.97
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/_c0" "m2_1554_n853#" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/w_24_44#" "m2_1554_n853#" 471.978
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[5]/sreg_0/i0" "m2_1554_n853#" 151.227
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/Vdd!" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_1/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_1/i0" "m2_1554_n853#" 151.227
subcap "m2_1554_n977#" -20029.9
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/a_0_n39#" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/_c0" 73.986
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/c1" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/Vdd!" "m2_1554_n853#" 183.096
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/c0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/_c1" "m2_1554_n853#" 64.786
cap "m2_1554_n853#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/GND!" 66.013
cap "new_latch_2[4]/CLK" "m1_1757_n1349#" 35.012
cap "new_latch_2[4]/_CLK" "m1_1757_n1349#" 35.012
cap "new_latch_2[4]/w_31_9#" "m1_1757_n1349#" 155.584
cap "new_latch_2[4]/w_31_28#" "m1_1757_n1349#" 155.584
cap "new_latch_2[4]/in" "new_latch_2[4]/w_31_28#" -0.147
cap "new_latch_2[4]/w_31_28#" "new_latch_2[4]/in" -18.306
cap "outPad_1[1]/b/w_16_754#" "outPad_1[1]/b/m1_16_754#" 2691.29
cap "outPad_1[1]/b/m1_16_754#" "outPad_1[1]/b/w_16_754#" 1118.29
subcap "in7" -48126.1
cap "InPad_1[2]/b/m1_16_754#" "InPad_1[2]/b/w_16_754#" 3595.72
cap "in7" "InPad_1[2]/b/w_16_754#" 14324.1
subcap "m1_n1496_n853#" -1641.86
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_40_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -59.68
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_n2_1974#" 44.592
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_47_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_40_1974#" -59.68
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_19_1974#" 155.584
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_12_1974#" -15.088
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[5]/sreg_1/GND!" 276.02
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" -59.68
subcap "Vdd!_uq3" -2481.04
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/_c0" "Vdd!_uq3" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/_c1" "Vdd!_uq3" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/c1" "Vdd!_uq3" 127.836
subcap "m2_n426_n853#" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" "Vdd!_uq3" -50.166
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/a_n9_n219#" "Vdd!_uq3" 127.836
subcap "m2_1554_n853#" -20607.9
cap "new_latch_2[4]/in" "new_latch_2[5]/_CLK" 35.012
cap "new_latch_2[4]/in" "new_latch_2[4]/w_31_9#" 219.063
cap "new_latch_2[4]/in" "new_latch_2[5]/CLK" 35.012
cap "new_latch_2[4]/in" "new_latch_2[4]/w_31_28#" 160.232
cap "new_latch_2[4]/in" "new_latch_2[4]/w_31_9#" -2.034
cap "new_latch_2[4]/w_31_28#" "new_latch_2[4]/in" -20.34
subcap "out2" -74383.7
cap "outPad_1[2]/b/m1_16_754#" "outPad_1[2]/b/w_16_754#" 9246.44
cap "outPad_1[2]/b/m1_16_754#" "outPad_1[2]/b/w_16_754#" 6496.6
cap "InPad_1[2]/b/m1_16_754#" "InPad_1[2]/b/w_16_754#" 4121.19
cap "InPad_1[2]/b/m1_16_754#" "InPad_1[2]/b/w_16_754#" 16420.3
subcap "m1_n1817_n784#" -11044.5
cap "InPad_1[2]/br/GND!" "m1_n1817_n784#" 35.649
subcap "m1_n1496_n729#" -1641.86
cap "new_latch_3[5]/in" "new_latch_3[5]/w_31_28#" 1.16
cap "new_latch_3[5]/a_42_61#" "bus_10_1/m1_40_1974#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/Vdd!" "new_latch_3[5]/a_42_61#" 183.096
cap "bus_10_1/m1_33_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_n9_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_12_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_47_1974#" -59.68
cap "bus_10_1/m1_n2_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_54_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_40_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_26_1974#" -15.088
cap "bus_10_1/m1_19_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_26_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "new_latch_3[5]/a_42_61#" 60.756
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -59.68
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_26_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_26_1974#" 44.592
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_47_1974#" -59.68
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_26_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/a_0_n39#" "new_latch_3[5]/a_42_61#" 39.153
cap "new_latch_3[5]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_26_1974#" -15.088
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_n9_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 276.02
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_26_1974#" 44.592
cap "new_latch_3[5]/a_42_61#" "bus_10_1/m1_47_1974#" 64.786
cap "bus_10_1/m1_26_1974#" "new_latch_3[5]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/Vdd!" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/w_n9_n53#" 5.68434e-14
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_19_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" -3.725
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 491.439
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 461.377
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/w_24_44#" 484.952
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/Vdd!" 80.424
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 30.366
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 420.933
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/w_n9_n53#" 440.774
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/_c0" -11.421
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 471.978
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 474.351
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 28.199
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/a_0_n39#" 9.326
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 484.952
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
subcap "Vdd!_uq4" -2284.4
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/_c1" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "Vdd!_uq4" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/_c1" 127.836
cap "Vdd!_uq4" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" 127.836
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/GND!" 369.853
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/c1" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/c1" "Vdd!_uq4" 127.836
cap "m2_1554_n729#" "Vdd!_uq4" 549.288
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/_c0" 9.2
subcap "m2_n426_n729#" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[3]/a_n9_n219#" "m2_1554_n729#" 64.786
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" "m2_1554_n729#" -18.873
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[3]/a_n9_n219#" "Vdd!_uq4" 127.836
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" "Vdd!_uq4" -50.166
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_0/GND!" 331.956
cap "Vdd!_uq4" "m2_1554_n729#" 549.288
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n729#" 549.288
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_0/GND!" 509.804
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/w_24_44#" 487.325
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/w_24_44#" 471.978
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/w_24_44#" 389.257
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 42.993
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 491.439
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/i0" 48.555
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_1/Vdd!" 67.797
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/GND!" 6.291
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 461.377
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/w_24_44#" 478.465
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/GND!" -10.485
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 35.928
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 443.129
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_0/Vdd!" -50.058
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/w_n9_n53#" 433.453
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/a_0_n39#" 15.148
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 478.465
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 22.377
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/w_24_44#" 461.377
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/a_0_n39#" -18.873
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 497.926
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/i0" 85.986
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 403.544
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/w_n9_n53#" "m2_1554_n729#" 428.333
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" -1.503
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/w_n9_n53#" 467.864
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/w_24_44#" 487.325
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/w_24_44#" "m2_1554_n729#" 471.978
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/a_0_n39#" "m2_1554_n729#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_0/GND!" "m2_1554_n729#" 20.97
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_1/_c0" "m2_1554_n729#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/Vdd!" "m2_1554_n729#" 183.096
cap "m2_1554_n729#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[4]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[4]/sreg_1/i0" "m2_1554_n729#" 151.227
subcap "m2_1554_n729#" -19301.7
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/w_24_18#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/c1" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/_c1" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 66.013
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/a_0_n39#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/_c0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[3]/a_n9_n219#" 64.786
cap "new_latch_2[5]/w_31_9#" "new_latch_2[5]/in" 219.063
cap "new_latch_2[5]/CLK" "new_latch_2[5]/in" 35.012
cap "new_latch_2[5]/in" "new_latch_2[5]/w_31_28#" 158.051
cap "new_latch_2[5]/_CLK" "new_latch_2[5]/in" 35.012
cap "new_latch_2[5]/w_31_28#" "new_latch_2[5]/in" -20.34
cap "new_latch_2[5]/in" "new_latch_2[5]/w_31_9#" -2.034
cap "outPad_1[2]/br/GND!" "m1_1716_n1349#" 144.612
cap "out2" "outPad_1[2]/b/w_16_754#" 23686.7
cap "outPad_1[2]/b/w_16_754#" "outPad_1[2]/b/m1_16_754#" 16718.8
subcap "m1_n1496_n605#" -1641.86
cap "new_latch_3[6]/w_31_28#" "new_latch_3[6]/in" 1.16
cap "new_latch_3[6]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/w_n9_n53#" 60.756
cap "bus_10_1/m1_19_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_5_1974#" -59.68
cap "new_latch_3[6]/a_42_61#" "bus_10_1/m1_26_1974#" 64.786
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_47_1974#" -59.68
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_26_1974#" -15.088
cap "new_latch_3[6]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/a_0_n39#" 39.153
cap "bus_10_1/m1_33_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 231.26
cap "new_latch_3[6]/a_42_61#" "bus_10_1/m1_54_1974#" 64.786
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_5_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "bus_10_1/m1_n9_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "bus_10_1/m1_47_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_5_1974#" 44.592
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_54_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/Vdd!" 5.68434e-14
cap "bus_10_1/m1_12_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/_c0" "new_latch_3[6]/a_42_61#" 9.2
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "bus_10_1/m1_n2_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "bus_10_1/m1_40_1974#" "new_latch_3[6]/a_42_61#" 64.786
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -15.088
cap "new_latch_3[6]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_26_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "m2_1554_n605#" 491.439
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" -3.725
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/w_n9_n53#" 461.377
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/Vdd!" 80.424
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/w_24_44#" "m2_1554_n605#" 484.952
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/w_24_44#" 420.933
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 30.366
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/w_n9_n53#" 440.774
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "m2_1554_n605#" 471.978
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" -11.421
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/w_24_44#" 474.351
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/a_0_n39#" 28.199
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/w_24_44#" 484.952
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 9.326
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 92.386
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/GND!" 369.853
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/w_24_80#" 366.192
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/_c1" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/c1" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/i0" 151.227
subcap "m2_n426_n605#" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[3]/a_n2_n226#" "m2_1554_n605#" -18.873
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[3]/a_n9_n219#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[3]/sreg_1/w_n9_n17#" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/GND!" 331.956
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/_c0" 18.4
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 509.804
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_1/w_n9_n17#" 366.192
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/_c0" 36.8
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/w_24_44#" "m2_1554_n605#" 487.325
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/w_24_44#" "m2_1554_n605#" 471.978
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/w_24_44#" 389.257
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 42.993
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_1/w_n9_n53#" 491.439
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_1/Vdd!" 67.797
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "m2_1554_n605#" 461.377
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 6.291
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 48.555
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 35.928
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" -10.485
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/w_24_44#" 478.465
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/w_24_44#" 443.129
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_0/Vdd!" -50.058
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/w_n9_n53#" 433.453
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/a_0_n39#" 15.148
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "m2_1554_n605#" 478.465
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[3]/sreg_1/a_0_n39#" 22.377
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/w_24_44#" "m2_1554_n605#" 461.377
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/w_24_44#" "m2_1554_n605#" 497.926
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" -18.873
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/i0" 85.986
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/w_24_44#" 403.544
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" -1.503
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "m2_1554_n605#" 428.333
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/w_n9_n53#" "m2_1554_n605#" 467.864
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/_c0" "m2_1554_n605#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/a_0_n39#" "m2_1554_n605#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/w_24_44#" 487.325
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n605#" 20.97
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/Vdd!" "m2_1554_n605#" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/Vdd!" 183.096
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_1/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/w_24_44#" 471.978
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[3]/sreg_0/i0" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_1/i0" "m2_1554_n605#" 151.227
cap "m2_1554_n605#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[3]/sreg_0/_c0" 9.2
subcap "m2_1554_n605#" -19325
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/c1" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[2]/a_n9_n219#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/_c1" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/w_24_18#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/GND!" 66.013
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "sreg_64_0/sreg_left_control_0/sreg_left_one_0[3]/a_n2_n226#" 64.786
cap "new_latch_2[6]/in" "new_latch_2[6]/w_31_28#" 158.051
cap "new_latch_2[6]/_CLK" "new_latch_2[6]/in" 35.012
cap "new_latch_2[6]/CLK" "new_latch_2[6]/in" 35.012
cap "new_latch_2[6]/in" "new_latch_2[6]/w_31_9#" 219.063
cap "new_latch_2[6]/in" "new_latch_2[6]/w_31_28#" -20.34
cap "new_latch_2[6]/in" "new_latch_2[6]/w_31_9#" -2.034
cap "outPad_1[2]/b/m1_16_754#" "outPad_1[2]/b/w_16_754#" 2259.2
cap "outPad_1[2]/b/m1_16_754#" "outPad_1[2]/b/w_16_754#" 1550.38
subcap "in6" -48142.5
cap "InPad_1[3]/b/m1_16_754#" "InPad_1[3]/b/w_16_754#" 2747.96
cap "InPad_1[3]/b/w_16_754#" "in6" 11676.4
subcap "m1_n1496_n605#" -1641.86
cap "new_latch_3[7]/w_31_28#" "new_latch_3[7]/in" 1.16
cap "new_latch_3[7]/a_42_61#" "bus_10_1/m1_5_1974#" 64.786
cap "new_latch_3[7]/a_42_61#" "bus_10_1/m1_n2_1974#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "new_latch_3[7]/a_42_61#" 60.756
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/Vdd!" 5.68434e-14
cap "bus_10_1/m1_12_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/a_7_n62#" 52.22
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[3]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 44.76
cap "new_latch_3[7]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "bus_10_1/m1_47_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "bus_10_1/m1_54_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/a_0_n39#" "new_latch_3[7]/a_42_61#" 39.153
cap "bus_10_1/m1_n9_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "bus_10_1/m1_33_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "new_latch_3[7]/a_42_61#" "bus_10_1/m1_40_1974#" 64.786
cap "bus_10_1/m1_26_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/_c0" "new_latch_3[7]/a_42_61#" 9.2
cap "bus_10_1/m1_19_1974#" "new_latch_3[7]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "m2_1554_n481#" 491.439
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/a_0_n39#" -3.725
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "m2_1554_n481#" 461.377
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/w_24_44#" 484.952
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 80.424
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/w_24_44#" 420.933
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/Vdd!" 30.366
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "m2_1554_n481#" 440.774
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/w_n9_n53#" 471.978
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/_c0" -11.421
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/w_24_44#" 474.351
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/a_0_n39#" 28.199
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/a_0_n39#" 9.326
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/w_24_44#" 484.952
subcap "Vdd!_uq5" -2228.8
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_5_n281#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/_c0" "Vdd!_uq5" 127.836
cap "Vdd!_uq5" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_12_n288#" 127.836
cap "m2_1554_n481#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/GND!" 369.853
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "Vdd!_uq5" 549.288
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 92.386
cap "m2_1554_n481#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_12_n288#" 64.786
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_5_n281#" "Vdd!_uq5" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
subcap "m2_n426_n605#" -1156.61
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_n9_n219#" "m2_1554_n481#" 64.786
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_n9_n219#" "Vdd!_uq5" 127.836
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_n2_n226#" "m2_1554_n481#" -18.873
cap "Vdd!_uq5" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/a_n2_n226#" -50.166
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 18.4
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n481#" 331.956
cap "Vdd!_uq5" "m2_1554_n481#" 549.288
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 549.288
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/GND!" "m2_1554_n481#" 509.804
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 36.8
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/w_24_44#" "m2_1554_n481#" 487.325
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/w_24_44#" "m2_1554_n481#" 471.978
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/w_24_44#" "m2_1554_n481#" 389.257
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 42.993
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_1/w_n9_n53#" 491.439
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "m2_1554_n481#" 461.377
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/GND!" 6.291
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 48.555
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_1/Vdd!" 67.797
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" -10.485
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[2]/sreg_0/i0" 35.928
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/w_24_44#" "m2_1554_n481#" 478.465
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" -50.058
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/w_24_44#" "m2_1554_n481#" 443.129
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/w_n9_n53#" 433.453
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/a_0_n39#" 15.148
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/w_n9_n53#" "m2_1554_n481#" 478.465
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/a_0_n39#" 22.377
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/w_24_44#" 461.377
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" -18.873
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_0/GND!" "m2_1554_n481#" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/w_24_44#" 497.926
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/w_24_44#" 403.544
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 85.986
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/w_n9_n53#" 428.333
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[2]/sreg_1/i0" -1.503
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/w_n9_n53#" 467.864
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/a_0_n39#" "m2_1554_n481#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/w_24_44#" "m2_1554_n481#" 487.325
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/a_0_n39#" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_1/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/w_24_44#" 471.978
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/Vdd!" 183.096
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_1/i0" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_1/_c0" 9.2
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[2]/sreg_0/GND!" 20.97
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_1/Vdd!" 183.096
subcap "m2_1554_n605#" -20935.6
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/_c1" 64.786
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/GND!" 66.013
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/Vdd!" "m2_1554_n481#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/c0" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/c1" "m2_1554_n481#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/i0" "m2_1554_n481#" 151.227
cap "m2_1554_n481#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/_c0" "m2_1554_n481#" 73.986
cap "new_latch_2[7]/in" "new_latch_2[7]/w_31_9#" 63.479
cap "new_latch_2[7]/in" "new_latch_2[7]/w_31_28#" 2.467
cap "new_latch_2[7]/w_31_9#" "new_latch_2[7]/in" -2.034
cap "new_latch_2[7]/in" "new_latch_2[7]/w_31_28#" -20.34
subcap "out3" -74400.1
cap "outPad_1[3]/b/w_16_754#" "outPad_1[3]/b/m1_16_754#" 6786.57
cap "outPad_1[3]/b/w_16_754#" "outPad_1[3]/b/m1_16_754#" 5376.43
cap "InPad_1[3]/b/m1_16_754#" "InPad_1[3]/b/w_16_754#" 4577.08
cap "in6" "InPad_1[3]/b/w_16_754#" 19459.9
subcap "m1_n1817_n474#" -16353.9
cap "m1_n1817_n474#" "InPad_1[3]/br/GND!" 27.261
subcap "m1_n1496_n481#" -1641.86
cap "new_latch_3[8]/in" "new_latch_3[8]/w_31_28#" 1.16
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_26_1974#" -59.68
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_12_1974#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_40_1974#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/_c0" "new_latch_3[8]/a_42_61#" 9.2
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_n9_1974#" 44.592
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_n9_1974#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[2]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 223.8
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_n2_1974#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_n2_1974#" 44.592
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_54_1974#" -59.68
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_19_1974#" -59.68
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_19_1974#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_19_1974#" 44.592
cap "bus_10_1/m1_26_1974#" "new_latch_3[8]/a_42_61#" 64.786
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_40_1974#" 44.592
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_54_1974#" 64.786
cap "bus_10_1/m1_33_1974#" "new_latch_3[8]/a_42_61#" 64.786
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" -15.088
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "new_latch_3[8]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 60.756
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_47_1974#" 64.786
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_40_1974#" -15.088
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_19_1974#" -59.68
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_5_1974#" -59.68
cap "new_latch_3[8]/a_42_61#" "bus_10_1/m1_5_1974#" 64.786
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_5_1974#" 44.592
cap "new_latch_3[8]/a_42_61#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/a_0_n39#" "new_latch_3[8]/a_42_61#" 39.153
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 491.439
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" -3.725
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/w_n9_n53#" "m2_1554_n357#" 461.377
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/w_24_44#" 484.952
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 80.424
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 30.366
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/w_24_44#" "m2_1554_n357#" 420.933
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 440.774
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" -11.421
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 471.978
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/w_24_44#" 474.351
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/a_0_n39#" 28.199
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/w_24_44#" 484.952
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/a_0_n39#" 9.326
subcap "Vdd!_uq6" -2314.91
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 92.386
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "Vdd!_uq6" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_5_n281#" 127.836
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_5_n281#" "m2_1554_n357#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/GND!" 369.853
cap "Vdd!_uq6" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_12_n288#" 127.836
cap "Vdd!_uq6" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/_c0" 127.836
cap "Vdd!_uq6" "m2_1554_n357#" 549.288
cap "m2_1554_n357#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_12_n288#" 64.786
subcap "m2_n426_n481#" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_n2_n226#" "Vdd!_uq6" -50.166
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_n9_n219#" "Vdd!_uq6" 127.836
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_n2_n226#" "m2_1554_n357#" -18.873
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/a_n9_n219#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_0/_c0" 18.4
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_0/GND!" 331.956
cap "m2_1554_n357#" "Vdd!_uq6" 549.288
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_0/Vdd!" 549.288
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_0/_c0" 36.8
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_0/GND!" 509.804
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/w_24_44#" "m2_1554_n357#" 487.325
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/w_24_44#" 471.978
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/w_24_44#" "m2_1554_n357#" 389.257
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_1/Vdd!" 42.993
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 491.439
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/i0" 48.555
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 6.291
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_1/Vdd!" 67.797
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_1/w_n9_n53#" "m2_1554_n357#" 461.377
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/w_24_44#" "m2_1554_n357#" 478.465
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" -10.485
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 35.928
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_0/Vdd!" -50.058
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/w_24_44#" "m2_1554_n357#" 443.129
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/w_n9_n53#" "m2_1554_n357#" 433.453
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 15.148
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/a_0_n39#" 22.377
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 478.465
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/w_24_44#" 461.377
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/w_24_44#" 497.926
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" -18.873
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 85.986
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/w_24_44#" 403.544
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 428.333
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_1/i0" -1.503
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/w_n9_n53#" 467.864
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/Vdd!" "m2_1554_n357#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/i0" "m2_1554_n357#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/a_0_n39#" "m2_1554_n357#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/w_24_44#" "m2_1554_n357#" 487.325
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/GND!" "m2_1554_n357#" 20.97
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_1/_c0" "m2_1554_n357#" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[1]/sreg_0/a_0_n39#" "m2_1554_n357#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/w_24_44#" 471.978
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_1/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/i0" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/GND!" 20.97
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_1/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[1]/sreg_0/_c0" 9.2
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
subcap "m2_1554_n481#" -20048.9
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/i0" "m2_1554_n357#" 151.227
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/Vdd!" 183.096
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/a_0_n39#" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/c1" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/_c0" 73.986
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/_c1" 64.786
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/GND!" 66.013
cap "m2_1554_n357#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/c0" 64.786
cap "new_latch_2[8]/w_31_9#" "new_latch_2[8]/in" 6.682
cap "new_latch_2[8]/w_31_28#" "m1_1716_n1349#" 155.584
cap "new_latch_2[8]/_CLK" "m1_1716_n1349#" 35.012
cap "new_latch_2[8]/w_31_9#" "m1_1716_n1349#" 155.584
cap "new_latch_2[8]/CLK" "m1_1716_n1349#" 35.012
cap "new_latch_2[8]/in" "new_latch_2[8]/w_31_28#" 2.467
cap "new_latch_2[8]/in" "new_latch_2[8]/w_31_28#" -20.34
cap "new_latch_2[8]/w_31_9#" "new_latch_2[8]/in" -2.034
cap "m1_1726_n1349#" "outPad_1[3]/br/GND!" 144.612
cap "outPad_1[3]/b/w_16_754#" "out3" 22107.6
cap "outPad_1[3]/b/m1_16_754#" "outPad_1[3]/b/w_16_754#" 17624.3
subcap "m1_n1496_n357#" -1641.86
cap "new_latch_3[8]/w_31_28#" "new_latch_3[8]/w_31_9#" 127.836
cap "new_latch_3[8]/CLK" "new_latch_3[8]/w_31_9#" 28.302
cap "new_latch_3[8]/w_31_9#" "new_latch_3[8]/_CLK" 28.302
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_5_1974#" -59.68
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_26_1974#" -59.68
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_n9_1974#" -59.68
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_40_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" 127.836
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_19_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" 127.836
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_47_1974#" -15.088
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[1]/sreg_1/GND!" 276.02
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "bus_10_1/m1_47_1974#" 127.836
cap "bus_10_1/m1_54_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" 127.836
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "bus_10_1/m1_n2_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" 127.836
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "bus_10_1/m1_12_1974#" 127.836
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "bus_10_1/m1_5_1974#" 127.836
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_47_1974#" -15.088
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "bus_10_1/m1_33_1974#" 127.836
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_47_1974#" 44.592
cap "bus_10_1/m1_n9_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" 127.836
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_12_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "bus_10_1/m1_26_1974#" 127.836
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_47_1974#" 44.592
subcap "m2_n523_n343#" -2351.01
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/_c0" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/Vdd!" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/c1" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/Vdd!" 127.836
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/_c1" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/Vdd!" 127.836
subcap "m2_n426_n357#" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" "m2_n523_n343#" -50.166
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n9_n219#" "m2_n523_n343#" 127.836
subcap "m2_1554_n357#" -20440.4
cap "new_latch_2[8]/in" "new_latch_2[9]/CLK" 35.012
cap "new_latch_2[8]/w_31_9#" "new_latch_2[8]/in" 212.381
cap "new_latch_2[8]/w_31_9#" "new_latch_2[8]/in" -2.034
cap "outPad_1[3]/b/w_16_754#" "outPad_1[3]/b/m1_16_754#" 4133.66
cap "outPad_1[3]/b/w_16_754#" "outPad_1[3]/b/m1_16_754#" 3255.96
subcap "in5" -48153.9
cap "InPad_1[4]/b/w_16_754#" "InPad_1[4]/b/m1_16_754#" 1175.35
subcap "in5" -47995.2
cap "in5" "InPad_1[4]/b/w_16_754#" 13847
subcap "m1_n1496_n233#" -1641.86
cap "new_latch_3[9]/w_31_9#" "input_latch_control" 14.92
cap "inv_5/w_n27_n9#" "new_latch_3[9]/in" 1.16
cap "inv_5/w_n27_n9#" "_input_latch_control" 29.84
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/_c0" "new_latch_3[9]/a_42_61#" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_33_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_19_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_40_1974#" -59.68
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_19_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_40_1974#" 155.584
cap "bus_10_1/m1_5_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_54_1974#" -15.088
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_54_1974#" 528.889
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_33_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 5.68434e-14
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/a_0_n39#" "new_latch_3[9]/a_42_61#" 39.153
cap "bus_10_1/m1_40_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_19_1974#" 155.584
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_33_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_12_1974#" 155.584
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_12_1974#" -59.68
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" 155.584
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" -59.68
cap "bus_10_1/m1_54_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_33_1974#" -59.68
cap "bus_10_1/m1_19_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "bus_10_1/m1_12_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "bus_10_1/m1_n2_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "bus_10_1/m1_n9_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_47_1974#" 155.584
cap "bus_10_1/m1_26_1974#" "new_latch_3[9]/a_42_61#" 64.786
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "new_latch_3[9]/a_42_61#" 183.096
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "bus_10_1/m1_5_1974#" 155.584
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/w_n9_n53#" "new_latch_3[9]/a_42_61#" 60.756
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_54_1974#" 44.592
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/w_n9_n53#" "m2_1556_n287#" 491.439
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/a_0_n39#" -3.725
cap "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 461.377
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/Vdd!" 80.424
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/w_24_44#" 484.952
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 420.933
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 30.366
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 440.774
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/_c0" -11.421
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 471.978
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/w_24_44#" 474.351
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 28.199
cap "sreg_32_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 484.952
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 9.326
cap "sreg_32_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 369.853
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/w_24_18#" 4.54747e-13
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" 72.34
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/c1" 72.34
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/w_24_18#" "m2_1556_n287#" 366.192
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/_c1" 73.832
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/c1" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/_c1" "m2_1556_n287#" 64.786
cap "sreg_32_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 220.725
cap "m2_1556_n287#" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
subcap "64_bit0" -287.302
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n9_n219#" "m1_n527_n225#" 72.34
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" "m1_n527_n225#" -50.166
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "m1_n527_n225#" 579.209
cap "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n9_n219#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" -18.873
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "64_bit0" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/GND!" 46.9629
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/GND!" 331.956
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_1/w_n9_n79#" 183.096
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_1/w_n9_n53#" "m2_1556_n287#" 467.864
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[30]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 487.325
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[28]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 471.978
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[27]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[26]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[25]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/w_24_44#" 389.257
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[24]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_1/Vdd!" 42.993
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_1/w_n9_n53#" "m2_1556_n287#" 491.439
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[23]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[22]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 461.377
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 48.555
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_1/Vdd!" 67.797
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 6.291
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[21]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/w_24_44#" 478.465
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" -10.485
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[20]/sreg_pair_0[0]/sreg_0/i0" 35.928
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[19]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" -50.058
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[18]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 443.129
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[17]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 15.148
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 433.453
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[16]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 478.465
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[13]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[14]/sreg_pair_0[0]/sreg_1/a_0_n39#" 22.377
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/w_24_44#" 461.377
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[12]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/w_24_44#" 497.926
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[11]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" -18.873
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[10]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 85.986
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 403.544
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[9]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[8]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_1/i0" -1.503
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 428.333
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[7]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[6]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/i0" 151.227
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/w_n9_n53#" 467.864
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[4]/sreg_pair_0[0]/sreg_0/GND!" 20.97
cap "sreg_64_0/sreg_10b_0[5]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/a_0_n39#" 64.786
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/w_24_44#" "m2_1556_n287#" 487.325
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/_c0" 9.2
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/GND!" "m2_1556_n287#" 20.97
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/Vdd!" 183.096
cap "sreg_64_0/sreg_10b_0[3]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "m2_1556_n287#" "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/i0" 151.227
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
subcap "m2_1505_n221#" -738.791
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/GND!" "m2_1556_n287#" 513.918
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/Vdd!" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_1/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/w_24_18#" "m2_1556_n287#" 183.096
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_1/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[2]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_0/i0" "m2_1556_n287#" 151.227
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_0/_c0" "m2_1556_n287#" 9.2
cap "sreg_64_0/sreg_10b_0[1]/sreg_pair_0[0]/sreg_0/a_0_n39#" "m2_1556_n287#" 64.786
subcap "m2_1556_n287#" -19225.4
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 66.013
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/a_0_n39#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/w_24_18#" 6.102
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/c1" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/w_24_18#" 183.096
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/_c1" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[0]/a_n9_n219#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 64.786
cap "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/_c0" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" 9.2
cap "_loop_latch_control" "inv_4/w_n27_n9#" 67.14
cap "loop_latch_control" "new_latch_2[9]/in" 35.012
cap "new_latch_2[9]/in" "new_latch_2[9]/w_31_28#" 2.467
cap "new_latch_2[9]/w_31_9#" "new_latch_2[9]/in" 219.063
cap "_loop_latch_control" "new_latch_2[9]/w_31_28#" 59.68
cap "new_latch_2[9]/w_31_9#" "loop_latch_control" 59.68
subcap "m1_1693_n222#" -1766.29
cap "new_latch_2[9]/w_31_28#" "new_latch_2[9]/in" -20.34
cap "new_latch_2[9]/in" "new_latch_2[9]/w_31_9#" -2.034
subcap "out4" -74106.3
cap "InPad_1[4]/b/w_16_754#" "InPad_1[4]/b/m1_16_754#" 1839.16
cap "InPad_1[4]/b/w_16_754#" "in5" 21630.7
subcap "m1_n1817_n165#" -21378.7
cap "InPad_1[4]/br/GND!" "m1_n1817_n165#" 27.261
cap "m1_n1638_163#" "andstat_3/stat_0/w_27_n7#" 71.46
cap "andstat_3/stat_0/w_27_n7#" "andstat_3/stat_0/Vdd!" 131.112
subcap "in_uq13" -189881
subcap "w_n1553_n169#" -713.662
cap "andstat_3/and_0/Vdd!" "andstat_3/stat_0/a_3_17#" 346.218
cap "andstat_3/and_0/in2" "andstat_3/and_0/in1" 7.10543e-15
cap "andstat_3/and_0/Vdd!" "andstat_3/and_0/in1" 288.079
cap "andstat_3/and_0/GND!" "andstat_3/stat_0/a_3_17#" 25.5771
cap "andstat_3/and_0/GND!" "andstat_3/and_0/Vdd!" 200.942
cap "andstat_3/and_0/GND!" "andstat_3/and_0/in1" 320.749
cap "andstat_3/stat_0/a_1_9#" "andstat_3/and_0/Vdd!" -2.27374e-13
cap "in_uq13" "bus_10_1/m1_40_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_19_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_47_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_n2_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_33_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_12_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_n9_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_54_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_26_1974#" 74.388
cap "in_uq13" "bus_10_1/m1_5_1974#" 74.388
subcap "m1_1607_n173#" -1863.56
cap "inv_4/w_n27_n9#" "inv_4/Vdd" 151.358
subcap "loop_latch" -53082.8
cap "andstat_2/and_0/GND!" "andstat_2/and_0/in1" 320.749
cap "andstat_2/and_0/in1" "andstat_2/and_0/Vdd!" 288.079
cap "andstat_2/and_0/GND!" "andstat_2/stat_0/a_3_17#" 131.112
cap "andstat_2/and_0/GND!" "andstat_2/and_0/Vdd!" 404.807
cap "andstat_2/stat_0/a_3_17#" "andstat_2/and_0/Vdd!" 203.315
cap "andstat_2/and_0/in2" "andstat_2/and_0/Vdd!" 29.84
cap "andstat_2/stat_0/a_1_9#" "andstat_2/and_0/Vdd!" 28.302
cap "m1_1736_n1349#" "outPad_1[4]/br/GND!" 144.612
subcap "out4" -74425.4
cap "out4" "outPad_1[4]/b/w_16_754#" 20376.4
cap "outPad_1[4]/b/m1_16_754#" "outPad_1[4]/b/w_16_754#" 20029.2
subcap "in_latch" -22747.6
cap "andstat_3/and_0/Vdd!" "andstat_3/and_0/in2" 59.68
subcap "loop_latch" -52379.5
cap "andstat_2/and_0/Vdd!" "andstat_2/and_0/in2" 29.84
cap "outPad_1[4]/b/w_16_754#" "outPad_1[4]/b/m1_16_754#" 9556.39
cap "outPad_1[4]/b/m1_16_754#" "outPad_1[4]/b/w_16_754#" 9368.9
subcap "in4" -48189.4
cap "InPad_1[5]/b/w_16_754#" "InPad_1[5]/b/m1_16_754#" 617.256
subcap "in4" -48025.4
cap "InPad_1[5]/b/m1_16_754#" "InPad_1[5]/b/w_16_754#" 5655.98
subcap "m1_n1433_23#" -416.464
cap "sreg_01_0/sreg_01_right_0[0]/m2_0_n25#" "a_n1214_1176#" 44.592
cap "sreg_02_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" "a_n1054_1176#" 44.592
cap "a_n838_1176#" "sreg_04_0/out0" 211.08
cap "sreg_08_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" "a_n510_1176#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "m1_n497_n100#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "in_uq13" 211.08
cap "new_latch_0[0]/CLK" "last_bit0" 35.012
cap "new_latch_0[0]/CLK" "new_latch_0[0]/w_31_28#" -1.13687e-13
cap "new_latch_0[0]/w_31_9#" "last_bit0" 155.584
cap "new_latch_0[0]/w_31_28#" "last_bit0" 1.16
cap "new_latch_0[0]/w_31_28#" "new_latch_0[0]/w_31_9#" -5.68434e-14
cap "new_latch_0[0]/_CLK" "last_bit0" 35.012
cap "last_bit0" "new_latch_0[0]/w_31_28#" 155.584
cap "sreg_out_connection_8/m2_560_17#" "last_bit0" 210.816
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/Vdd!" 47.541
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/_cout" 204.898
cap "addsub_eight_0/addsub_one_0[0]/cin" "sreg_out_connection_8/m2_560_17#" 1204.78
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/GND!" 130.694
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/b" 29.186
cap "addsub_eight_0/addsub_one_0[0]/_a" "sreg_out_connection_8/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[0]/a" "sreg_out_connection_8/m2_560_17#" 30.455
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/cin" 30.205
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/_a" 29.82
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/_cin" 38.068
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/GND!" 299.291
cap "addsub_eight_0/addsub_one_0[0]/s" "sreg_out_connection_8/m2_560_17#" 460.676
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/cout" 122.205
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/b" 19.034
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/_b" 48.854
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/a" 45.682
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/_cout" 29.82
cap "latch_shift_0[10]/a_42_61#" "add_latch_connections_0/m1_77_n83#" 54.79
cap "add_latch_connections_0/m1_1_n75#" "sreg_out_connection_8/m2_560_17#" 463.72
cap "latch_shift_0[10]/CLK" "add_latch_connections_0/m1_77_n83#" 24.216
cap "add_latch_connections_0/m1_77_n83#" "latch_shift_0[10]/_CLK" 24.216
cap "add_latch_connections_0/m1_1_n75#" "add_latch_connections_0/m1_n1_n1#" -1.13687e-13
cap "add_latch_connections_0/m1_n1_n1#" "sreg_out_connection_8/m2_560_17#" 840.178
cap "add_latch_connections_0/m1_1_n75#" "add_latch_connections_0/m1_77_n83#" -0.874
cap "sreg_out_connection_8/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/cout" 191.805
cap "latch_shift_0[10]/a_54_19#" "sreg_out_connection_8/m2_560_17#" 50.372
cap "latch_shift_0[10]/a_60_17#" "sreg_out_connection_8/m2_560_17#" 96.889
cap "latch_shift_0[10]/a_49_34#" "sreg_out_connection_8/m2_560_17#" 8.544
cap "add_latch_connections_0/m1_77_n83#" "sreg_out_connection_8/m2_560_17#" 28.193
cap "latch_shift_0[10]/CLK" "sreg_out_connection_8/m2_560_17#" 13.324
cap "sreg_out_connection_8/m2_560_17#" "latch_shift_0[10]/_CLK" 43.144
cap "add_latch_connections_0/m1_n1_n1#" "add_latch_connections_0/m1_77_n83#" 105.54
subcap "out5" -74421.6
cap "outPad_1[5]/b/w_16_754#" "outPad_1[5]/b/m1_16_754#" 2655.57
cap "outPad_1[5]/b/w_16_754#" "outPad_1[5]/b/m1_16_754#" 1949.57
cap "InPad_1[5]/b/m1_16_754#" "InPad_1[5]/b/w_16_754#" 2880.6
cap "in4" "InPad_1[5]/b/w_16_754#" 26207.7
cap "InPad_1[5]/br/Vdd!" "InPad_1[5]/br/GND!" 3537.56
subcap "m1_n1817_144#" -22541.5
cap "InPad_1[5]/br/GND!" "m1_n1817_144#" 27.261
cap "InPad_1[5]/br/GND!" "m1_n1638_163#" 8871.54
subcap "m1_n1440_147#" -388.576
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_47_1974#" 155.584
cap "sreg_01_0/sreg_01_right_0[1]/m2_0_n25#" "a_n1214_1176#" 44.592
cap "sreg_02_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" "a_n1054_1176#" 44.592
cap "sreg_04_0/out1" "a_n838_1176#" 211.08
cap "a_n510_1176#" "sreg_08_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "in_uq13" 211.08
cap "m1_n497_n100#" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" 211.08
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[0]/a_n2_n226#" "a_810_122#" 74.388
cap "sreg_01_2/sreg_0[0]/a_7_n29#" "a_810_122#" 26.43
cap "sreg_01_2/sreg_0[0]/Vdd!" "a_810_122#" 217.146
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[1]/a_5_n281#" "a_810_122#" 74.388
cap "sreg_01_2/sreg_0[0]/w_n9_n17#" "a_810_122#" 12.66
cap "sreg_01_2/sreg_0[1]/GND!" "a_810_122#" 131.274
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[0]/a_n9_n219#" "a_810_122#" 74.388
cap "sreg_01_2/sreg_0[1]/_c1" "a_810_122#" 74.388
cap "sreg_01_2/sreg_0[0]/i0" "a_810_122#" 261.647
cap "a_810_122#" "sreg_01_2/sreg_0[0]/w_n9_9#" 104.796
cap "new_latch_0[0]/CLK" "new_latch_0[1]/w_31_9#" -1.13687e-13
cap "a_810_122#" "new_latch_0[0]/CLK" 29.82
cap "last_bit1" "new_latch_0[1]/w_31_9#" 155.584
cap "last_bit1" "new_latch_0[1]/w_31_28#" 1.16
cap "new_latch_0[0]/CLK" "last_bit1" 35.012
cap "a_810_122#" "sreg_01_2/sreg_0[0]/w_n9_n17#" 11.394
cap "a_810_122#" "new_latch_0[1]/w_31_9#" 74.388
cap "new_latch_0[0]/_CLK" "a_810_122#" 29.82
cap "new_latch_0[1]/w_31_28#" "a_810_122#" 74.388
cap "new_latch_0[0]/_CLK" "last_bit1" 35.012
cap "new_latch_0[1]/w_31_28#" "last_bit1" 155.584
cap "last_bit1" "sreg_out_connection_7/m2_560_17#" 72.216
subcap "last_bit0" -3419.15
subcap "a_810_122#" -2374.74
cap "a_810_122#" "addsub_eight_0/addsub_one_0[0]/a" -1.42109e-14
cap "addsub_eight_0/addsub_one_0[1]/b" "sreg_out_connection_7/m2_560_17#" 6.662
cap "addsub_eight_0/addsub_one_0[1]/cin" "sreg_out_connection_7/m2_560_17#" 886.88
cap "addsub_eight_0/addsub_one_0[1]/Vdd!" "sreg_out_connection_7/m2_560_17#" 6.291
cap "addsub_eight_0/addsub_one_0[1]/_cout" "sreg_out_connection_7/m2_560_17#" 8.388
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_a" 6.662
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_a" 6.662
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_cin" 13.324
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/GND!" 45.819
cap "addsub_eight_0/addsub_one_0[1]/b" "sreg_out_connection_7/m2_560_17#" 6.662
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_b" 13.324
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/cout" 65.807
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/cin" 13.324
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_cout" 6.662
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/s" 17.99
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/a" 13.324
cap "add_latch_connections_1/m1_77_n83#" "latch_shift_0[9]/a_42_61#" 54.79
cap "addsub_eight_0/addsub_one_0[1]/cin" "addsub_eight_0/addsub_one_0[0]/Vdd!" 16.722
cap "add_latch_connections_1/m1_77_n83#" "sreg_out_connection_7/m2_560_17#" 21.271
cap "add_latch_connections_1/m1_1_n75#" "add_latch_connections_1/m1_77_n83#" -0.874
cap "add_latch_connections_1/m1_77_n83#" "latch_shift_0[9]/_CLK" 28.302
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[0]/Vdd!" 325.245
cap "latch_shift_0[9]/in" "sreg_out_connection_7/m2_560_17#" 2.538
cap "latch_shift_0[9]/CLK" "add_latch_connections_1/m1_77_n83#" 28.302
cap "sreg_out_connection_7/m2_560_17#" "latch_shift_0[9]/a_60_17#" 14.541
cap "add_latch_connections_1/m1_1_n75#" "sreg_out_connection_7/m2_560_17#" 289.548
cap "sreg_out_connection_7/m2_560_17#" "latch_shift_0[9]/_CLK" 9.2
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/cout" 30.957
cap "add_latch_connections_1/m1_77_n83#" "addsub_eight_0/addsub_one_0[0]/Vdd!" 127.836
cap "latch_shift_0[9]/CLK" "sreg_out_connection_7/m2_560_17#" 2.538
cap "outPad_1[5]/br/GND!" "m1_1746_n1349#" 144.612
cap "out5" "outPad_1[5]/b/w_16_754#" 22699.2
cap "outPad_1[5]/b/w_16_754#" "outPad_1[5]/b/m1_16_754#" 17032.7
cap "InPad_1[5]/b/m1_16_754#" "InPad_1[5]/b/w_16_754#" 300.39
cap "InPad_1[5]/b/w_16_754#" "InPad_1[5]/b/m1_16_754#" 2768.61
subcap "m1_n1447_271#" -360.688
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_54_1974#" 155.584
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_40_1974#" 155.584
cap "sreg_01_0/sreg_01_right_0[2]/m2_0_n25#" "a_n1214_1176#" 44.592
cap "a_n1054_1176#" "sreg_02_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" 44.592
cap "sreg_04_0/out2" "a_n838_1176#" 211.08
cap "a_n510_1176#" "sreg_08_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" 211.08
cap "in_uq13" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" 211.08
cap "m1_n497_n100#" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" 211.08
cap "a_810_246#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[1]/a_n2_n226#" 74.388
cap "a_810_246#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[2]/a_5_n281#" 74.388
cap "a_810_246#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[1]/a_n9_n219#" 74.388
cap "a_810_246#" "sreg_01_2/sreg_0[2]/_c1" 74.388
cap "a_810_246#" "sreg_01_2/sreg_0[1]/i0" 261.647
cap "a_810_246#" "sreg_01_2/sreg_0[1]/w_n9_n17#" 12.66
cap "a_810_246#" "sreg_01_2/sreg_0[1]/a_7_n29#" 26.43
cap "a_810_246#" "sreg_01_2/sreg_0[1]/Vdd!" 217.146
cap "a_810_246#" "sreg_01_2/sreg_0[2]/GND!" 131.274
cap "sreg_01_2/sreg_0[1]/w_n9_n17#" "a_810_246#" 11.394
cap "sreg_01_2/sreg_0[1]/w_n9_n53#" "a_810_246#" 104.796
cap "new_latch_0[1]/w_31_28#" "new_latch_0[1]/w_31_9#" -5.68434e-14
cap "new_latch_0[1]/w_31_9#" "sreg_01_2/sreg_01_right_0[2]/m2_0_n25#" 155.584
cap "a_810_246#" "new_latch_0[1]/w_31_9#" 74.388
cap "new_latch_0[1]/CLK" "sreg_01_2/sreg_01_right_0[2]/m2_0_n25#" 35.012
cap "a_810_246#" "new_latch_0[1]/CLK" 29.82
cap "a_810_246#" "new_latch_0[1]/_CLK" 29.82
cap "last_bit2" "new_latch_0[1]/_CLK" 35.012
cap "new_latch_0[1]/w_31_28#" "a_810_246#" 74.388
cap "new_latch_0[1]/w_31_28#" "last_bit2" 155.584
cap "last_bit1" "sreg_out_connection_7/m2_560_17#" 183.096
subcap "last_bit1" -3400.82
subcap "a_810_246#" -2374.74
cap "addsub_eight_0/addsub_one_0[1]/b" "sreg_out_connection_7/m2_560_17#" 27.6
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/Vdd!" 53.832
cap "addsub_eight_0/addsub_one_0[1]/GND!" "sreg_out_connection_7/m2_560_17#" 130.694
cap "addsub_eight_0/addsub_one_0[1]/cin" "sreg_out_connection_7/m2_560_17#" 701.007
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_cout" 213.286
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/a" 32.993
cap "a_810_246#" "addsub_eight_0/addsub_one_0[1]/a" -1.42109e-14
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_a" 9.2
cap "addsub_eight_0/addsub_one_0[1]/GND!" "sreg_out_connection_7/m2_560_17#" 281.282
cap "addsub_eight_0/addsub_one_0[1]/b" "sreg_out_connection_7/m2_560_17#" 14.91
cap "addsub_eight_0/addsub_one_0[1]/s" "sreg_out_connection_7/m2_560_17#" 451.074
cap "addsub_eight_0/addsub_one_0[1]/a" "sreg_out_connection_7/m2_560_17#" 37.434
cap "addsub_eight_0/addsub_one_0[1]/_cout" "sreg_out_connection_7/m2_560_17#" 25.696
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_cin" 14.91
cap "addsub_eight_0/addsub_one_0[1]/_cin" "sreg_out_connection_7/m2_560_17#" 14.91
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/cin" 21.957
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_a" 25.696
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_b" 25.696
cap "addsub_eight_0/addsub_one_0[1]/cout" "sreg_out_connection_7/m2_560_17#" 89.95
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/_b" 14.91
cap "latch_shift_0[9]/CLK" "sreg_out_connection_7/m2_560_17#" 10.786
cap "add_latch_connections_1/m1_1_n75#" "addsub_eight_0/addsub_one_0[1]/Vdd!" -11.148
cap "sreg_out_connection_7/m2_560_17#" "latch_shift_0[9]/a_60_17#" 82.348
cap "sreg_out_connection_7/m2_560_17#" "add_latch_connections_2/m1_77_n83#" 150.581
cap "addsub_eight_0/addsub_one_0[1]/cout" "addsub_eight_0/addsub_one_0[1]/Vdd!" 16.722
cap "latch_shift_0[9]/CLK" "add_latch_connections_2/m1_77_n83#" 28.302
cap "sreg_out_connection_7/m2_560_17#" "add_latch_connections_1/m1_1_n75#" 171.634
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/Vdd!" 690.181
cap "sreg_out_connection_7/m2_560_17#" "latch_shift_0[9]/_CLK" 33.944
cap "latch_shift_0[9]/a_49_34#" "sreg_out_connection_7/m2_560_17#" 8.544
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/cout" 160.848
cap "sreg_out_connection_7/m2_560_17#" "latch_shift_0[9]/a_54_19#" 50.372
cap "sreg_out_connection_7/m2_560_17#" "addsub_eight_0/addsub_one_0[1]/GND!" -88.869
cap "add_latch_connections_2/m1_77_n83#" "addsub_eight_0/addsub_one_0[1]/Vdd!" 127.836
cap "add_latch_connections_2/m1_77_n83#" "latch_shift_0[9]/_CLK" 28.302
cap "outPad_1[5]/b/w_16_754#" "outPad_1[5]/b/m1_16_754#" 8557.36
cap "outPad_1[5]/b/w_16_754#" "outPad_1[5]/b/m1_16_754#" 6390.11
subcap "in3" -48615.7
subcap "in3" -48115.9
cap "InPad_1[6]/b/m1_16_754#" "InPad_1[6]/b/w_16_754#" 6896.96
subcap "m1_n1454_395#" -555.608
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_33_1974#" 155.584
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_33_1974#" 155.584
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_40_1974#" 155.584
cap "a_n1214_1176#" "sreg_01_0/sreg_01_right_0[3]/m2_0_n25#" 44.592
cap "sreg_02_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" "a_n1054_1176#" 44.592
cap "a_n838_1176#" "sreg_04_0/out3" 211.08
cap "a_n510_1176#" "sreg_08_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "in_uq13" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "m1_n497_n100#" 211.08
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[2]/a_n9_n219#" "a_810_370#" 74.388
cap "a_810_370#" "sreg_01_2/sreg_0[2]/Vdd!" 217.146
cap "sreg_01_2/sreg_0[2]/w_n9_n17#" "a_810_370#" 12.66
cap "a_810_370#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[2]/a_n2_n226#" 74.388
cap "a_810_370#" "sreg_01_2/sreg_0[3]/_c1" 74.388
cap "sreg_01_2/sreg_0[2]/i0" "a_810_370#" 261.647
cap "a_810_370#" "sreg_01_2/sreg_0[3]/GND!" 131.274
cap "a_810_370#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[3]/a_5_n281#" 74.388
cap "a_810_370#" "sreg_01_2/sreg_0[2]/a_7_n29#" 26.43
cap "new_latch_0[2]/CLK" "sreg_01_2/sreg_01_right_0[3]/m2_0_n25#" 35.012
cap "a_810_370#" "sreg_01_2/sreg_0[2]/w_n9_n53#" 104.796
cap "a_810_370#" "new_latch_0[2]/w_31_9#" 74.388
cap "new_latch_0[2]/w_31_28#" "new_latch_0[2]/w_31_9#" -5.68434e-14
cap "a_810_370#" "new_latch_0[2]/CLK" 29.82
cap "a_810_370#" "sreg_01_2/sreg_0[2]/w_n9_n17#" 11.394
cap "new_latch_0[2]/w_31_9#" "sreg_01_2/sreg_01_right_0[3]/m2_0_n25#" 155.584
cap "last_bit2" "new_latch_0[2]/w_31_28#" 1.16
cap "new_latch_0[2]/_CLK" "a_810_370#" 29.82
cap "a_810_370#" "new_latch_0[2]/w_31_28#" 74.388
cap "new_latch_0[2]/_CLK" "last_bit3" 35.012
cap "last_bit3" "new_latch_0[2]/w_31_28#" 155.584
cap "last_bit2" "sreg_out_connection_6/m2_560_17#" 210.816
subcap "last_bit2" -3325.74
subcap "a_810_370#" -2374.74
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/_cout" 204.898
cap "addsub_eight_0/addsub_one_0[2]/_a" "sreg_out_connection_6/m2_560_17#" 13.324
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/b" 29.186
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/a" 30.455
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/Vdd!" 47.541
cap "a_810_370#" "addsub_eight_0/addsub_one_0[2]/a" -1.42109e-14
cap "addsub_eight_0/addsub_one_0[2]/cin" "sreg_out_connection_6/m2_560_17#" 1204.78
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/GND!" 130.694
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/b" 19.034
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/a" 45.682
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/cin" 30.205
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/_b" 48.854
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/s" 460.676
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/_cout" 29.82
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/_cin" 38.068
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/_a" 29.82
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/cout" 122.205
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/GND!" 299.291
cap "add_latch_connections_2/m1_1_n75#" "sreg_out_connection_6/m2_560_17#" 463.72
cap "add_latch_connections_3/m1_77_n83#" "latch_shift_0[8]/_CLK" 28.302
cap "add_latch_connections_2/m1_1_n75#" "addsub_eight_0/addsub_one_0[2]/Vdd!" -4.54747e-13
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/GND!" -140.34
cap "sreg_out_connection_6/m2_560_17#" "latch_shift_0[8]/CLK" 13.324
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/Vdd!" 840.178
cap "sreg_out_connection_6/m2_560_17#" "latch_shift_0[8]/a_54_19#" 50.372
cap "sreg_out_connection_6/m2_560_17#" "latch_shift_0[8]/a_60_17#" 96.889
cap "addsub_eight_0/addsub_one_0[3]/Vdd!" "add_latch_connections_3/m1_77_n83#" -7.10543e-15
cap "sreg_out_connection_6/m2_560_17#" "latch_shift_0[8]/_CLK" 43.144
cap "add_latch_connections_3/m1_77_n83#" "add_latch_connections_2/m1_1_n75#" -0.874
cap "addsub_eight_0/addsub_one_0[2]/Vdd!" "addsub_eight_0/addsub_one_0[2]/GND!" 7.10543e-15
cap "sreg_out_connection_6/m2_560_17#" "latch_shift_0[8]/a_49_34#" 8.544
cap "add_latch_connections_3/m1_77_n83#" "latch_shift_0[8]/CLK" 28.302
cap "add_latch_connections_3/m1_77_n83#" "sreg_out_connection_6/m2_560_17#" 223.323
cap "add_latch_connections_3/m1_77_n83#" "addsub_eight_0/addsub_one_0[2]/Vdd!" 127.836
cap "sreg_out_connection_6/m2_560_17#" "addsub_eight_0/addsub_one_0[2]/cout" 191.805
cap "addsub_eight_0/addsub_one_0[2]/cout" "addsub_eight_0/addsub_one_0[2]/Vdd!" 16.722
subcap "out6" -75207.1
cap "in3" "InPad_1[6]/b/w_16_754#" 29617.9
subcap "m1_n1818_453#" -31428.5
cap "InPad_1[6]/br/GND!" "m1_n1818_453#" 27.261
subcap "m1_n1454_395#" -1025.3
subcap "m2_n1214_395#" -81.622
subcap "m2_n1054_395#" -82.929
subcap "m2_14_395#" -718.071
cap "sreg_01_2/sreg_0[3]/i0" "a_810_494#" 261.647
cap "sreg_01_2/sreg_0[3]/c0" "a_810_494#" 74.388
cap "sreg_01_2/sreg_0[3]/c1" "a_810_494#" 74.388
cap "sreg_01_2/sreg_0[3]/a_7_n29#" "a_810_494#" 26.43
cap "sreg_01_2/sreg_0[3]/_c0" "a_810_494#" 74.388
cap "sreg_01_2/sreg_0[3]/w_n9_9#" "a_810_494#" 81.636
cap "a_810_494#" "sreg_01_2/sreg_0[3]/Vdd!" 229.806
cap "sreg_01_2/sreg_0[3]/_c1" "a_810_494#" 74.388
cap "sreg_01_2/sreg_0[3]/GND!" "a_810_494#" 49.638
cap "last_bit3" "new_latch_0[3]/w_31_28#" 1.16
cap "new_latch_0[3]/w_31_28#" "new_latch_0[3]/w_31_9#" -5.68434e-14
cap "new_latch_0[3]/CLK" "a_810_494#" 29.82
cap "sreg_01_2/sreg_0[3]/w_n9_n79#" "a_810_494#" 11.394
cap "sreg_01_2/sreg_0[3]/w_n9_9#" "a_810_494#" 42.714
cap "new_latch_0[3]/w_31_9#" "a_810_494#" 74.388
cap "new_latch_0[3]/CLK" "new_latch_0[3]/w_31_9#" -1.13687e-13
cap "sreg_01_2/sreg_0[3]/w_n9_n97#" "a_810_494#" 62.082
cap "a_810_494#" "new_latch_0[3]/_CLK" 29.82
cap "a_810_494#" "new_latch_0[3]/w_31_28#" 74.388
cap "last_bit3" "sreg_out_connection_5/m2_560_17#" 210.816
subcap "last_bit3" -3325.74
subcap "a_810_494#" -2374.74
cap "addsub_eight_0/addsub_one_0[3]/_cout" "sreg_out_connection_5/m2_560_17#" 204.898
cap "addsub_eight_0/addsub_one_0[3]/b" "sreg_out_connection_5/m2_560_17#" 29.186
cap "addsub_eight_0/addsub_one_0[3]/_a" "sreg_out_connection_5/m2_560_17#" 13.324
cap "sreg_out_connection_5/m2_560_17#" "addsub_eight_0/addsub_one_0[3]/cin" 1204.78
cap "sreg_out_connection_5/m2_560_17#" "addsub_eight_0/addsub_one_0[3]/Vdd!" 47.541
cap "addsub_eight_0/addsub_one_0[3]/a" "sreg_out_connection_5/m2_560_17#" 30.455
cap "addsub_eight_0/addsub_one_0[3]/GND!" "sreg_out_connection_5/m2_560_17#" 130.694
cap "addsub_eight_0/addsub_one_0[3]/a" "a_810_494#" -1.42109e-14
cap "addsub_eight_0/addsub_one_0[3]/a" "sreg_out_connection_5/m2_560_17#" 45.682
cap "addsub_eight_0/addsub_one_0[3]/cin" "sreg_out_connection_5/m2_560_17#" 30.205
cap "addsub_eight_0/addsub_one_0[3]/GND!" "sreg_out_connection_5/m2_560_17#" 299.291
cap "addsub_eight_0/addsub_one_0[3]/_b" "sreg_out_connection_5/m2_560_17#" 48.854
cap "addsub_eight_0/addsub_one_0[3]/_a" "sreg_out_connection_5/m2_560_17#" 29.82
cap "addsub_eight_0/addsub_one_0[3]/_cout" "sreg_out_connection_5/m2_560_17#" 29.82
cap "addsub_eight_0/addsub_one_0[3]/_cin" "sreg_out_connection_5/m2_560_17#" 38.068
cap "addsub_eight_0/addsub_one_0[3]/b" "sreg_out_connection_5/m2_560_17#" 19.034
cap "addsub_eight_0/addsub_one_0[3]/s" "sreg_out_connection_5/m2_560_17#" 460.676
cap "addsub_eight_0/addsub_one_0[3]/cout" "sreg_out_connection_5/m2_560_17#" 122.205
cap "sreg_out_connection_5/m2_560_17#" "add_latch_connections_3/m1_n1_n1#" 840.178
cap "sreg_out_connection_5/m2_560_17#" "add_latch_connections_3/m1_1_n75#" 463.72
cap "addsub_eight_0/addsub_one_0[3]/cout" "add_latch_connections_3/m1_n1_n1#" 16.722
cap "sreg_out_connection_5/m2_560_17#" "addsub_eight_0/addsub_one_0[3]/cout" 191.805
cap "sreg_out_connection_5/m2_560_17#" "latch_shift_0[7]/a_49_34#" 8.544
cap "add_latch_connections_3/m1_77_n83#" "add_latch_connections_3/m1_n1_n1#" 2.62901e-13
cap "sreg_out_connection_5/m2_560_17#" "latch_shift_0[7]/CLK" 13.324
cap "add_latch_connections_3/m1_1_n75#" "add_latch_connections_3/m1_77_n83#" -0.874
cap "add_latch_connections_3/m1_1_n75#" "add_latch_connections_3/m1_n1_n1#" -4.54747e-13
cap "sreg_out_connection_5/m2_560_17#" "latch_shift_0[7]/a_54_19#" 50.372
cap "sreg_out_connection_5/m2_560_17#" "latch_shift_0[7]/a_60_17#" 96.889
cap "sreg_out_connection_5/m2_560_17#" "latch_shift_0[7]/_CLK" 43.144
cap "sreg_out_connection_5/m2_560_17#" "add_latch_connections_3/m1_77_n83#" 28.193
cap "outPad_1[6]/br/GND!" "m1_1757_n1349#" 144.612
subcap "out6" -74425.4
cap "out6" "outPad_1[6]/b/w_16_754#" 14660
cap "outPad_1[6]/b/w_16_754#" "out6" 24154.4
cap "InPad_1[6]/b/w_16_754#" "InPad_1[6]/b/m1_16_754#" 2527.55
subcap "m1_n1461_519#" -343.256
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_33_1974#" 155.584
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "sreg_01_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "a_n1351_1176#" 138.74
cap "sreg_01_0/sreg_01_right_0[4]/m2_0_n25#" "a_n1214_1176#" 44.592
cap "sreg_02_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" "a_n1054_1176#" 44.592
cap "a_n838_1176#" "sreg_04_0/out4" 211.08
cap "sreg_08_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" "a_n510_1176#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "m1_n497_n100#" 211.08
cap "in_uq13" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" 211.08
cap "last_bit4" "new_latch_0[4]/w_31_9#" 155.584
cap "last_bit4" "new_latch_0[4]/w_31_28#" 1.16
cap "new_latch_0[4]/w_31_28#" "new_latch_0[4]/w_31_9#" -5.68434e-14
cap "last_bit4" "new_latch_0[4]/CLK" 35.012
cap "new_latch_0[4]/w_31_9#" "new_latch_0[4]/CLK" -1.13687e-13
cap "new_latch_0[4]/w_31_28#" "last_bit4" 155.584
cap "new_latch_0[4]/_CLK" "last_bit4" 35.012
cap "last_bit4" "sreg_out_connection_4/m2_560_17#" 210.816
subcap "a_810_494#" -8602.12
cap "addsub_eight_0/addsub_one_0[4]/GND!" "sreg_out_connection_4/m2_560_17#" 130.694
cap "addsub_eight_0/addsub_one_0[4]/cin" "sreg_out_connection_4/m2_560_17#" 1204.78
cap "sreg_out_connection_4/m2_560_17#" "addsub_eight_0/addsub_one_0[4]/_a" 13.324
cap "addsub_eight_0/addsub_one_0[4]/_cout" "sreg_out_connection_4/m2_560_17#" 204.898
cap "addsub_eight_0/addsub_one_0[4]/a" "sreg_out_connection_4/m2_560_17#" 30.455
cap "addsub_eight_0/addsub_one_0[4]/b" "sreg_out_connection_4/m2_560_17#" 29.186
cap "addsub_eight_0/addsub_one_0[4]/Vdd!" "sreg_out_connection_4/m2_560_17#" 47.541
cap "addsub_eight_0/addsub_one_0[4]/GND!" "sreg_out_connection_4/m2_560_17#" 299.291
cap "addsub_eight_0/addsub_one_0[4]/_b" "sreg_out_connection_4/m2_560_17#" 48.854
cap "addsub_eight_0/addsub_one_0[4]/a" "sreg_out_connection_4/m2_560_17#" 45.682
cap "addsub_eight_0/addsub_one_0[4]/cin" "sreg_out_connection_4/m2_560_17#" 30.205
cap "addsub_eight_0/addsub_one_0[4]/s" "sreg_out_connection_4/m2_560_17#" 460.676
cap "addsub_eight_0/addsub_one_0[4]/_a" "sreg_out_connection_4/m2_560_17#" 29.82
cap "addsub_eight_0/addsub_one_0[4]/_cin" "sreg_out_connection_4/m2_560_17#" 38.068
cap "addsub_eight_0/addsub_one_0[4]/b" "sreg_out_connection_4/m2_560_17#" 19.034
cap "addsub_eight_0/addsub_one_0[4]/_cout" "sreg_out_connection_4/m2_560_17#" 29.82
cap "addsub_eight_0/addsub_one_0[4]/cout" "sreg_out_connection_4/m2_560_17#" 122.205
cap "latch_shift_0[6]/a_60_17#" "sreg_out_connection_4/m2_560_17#" 96.889
cap "add_latch_connections_4/m1_77_n83#" "latch_shift_0[6]/a_42_61#" 54.79
cap "add_latch_connections_4/m1_1_n75#" "sreg_out_connection_4/m2_560_17#" 463.72
cap "add_latch_connections_4/m1_77_n83#" "add_latch_connections_4/m1_1_n75#" -0.874
cap "latch_shift_0[6]/a_54_19#" "sreg_out_connection_4/m2_560_17#" 50.372
cap "latch_shift_0[6]/a_49_34#" "sreg_out_connection_4/m2_560_17#" 8.544
cap "add_latch_connections_4/m1_77_n83#" "sreg_out_connection_4/m2_560_17#" 28.193
cap "add_latch_connections_4/m1_n1_n1#" "add_latch_connections_4/m1_1_n75#" -2.27374e-13
cap "latch_shift_0[6]/_CLK" "sreg_out_connection_4/m2_560_17#" 43.144
cap "latch_shift_0[6]/_CLK" "add_latch_connections_4/m1_77_n83#" 28.302
cap "addsub_eight_0/addsub_one_0[4]/cout" "sreg_out_connection_4/m2_560_17#" 191.805
cap "add_latch_connections_4/m1_n1_n1#" "sreg_out_connection_4/m2_560_17#" 840.178
cap "add_latch_connections_4/m1_77_n83#" "add_latch_connections_4/m1_n1_n1#" 127.836
cap "latch_shift_0[6]/CLK" "sreg_out_connection_4/m2_560_17#" 13.324
cap "add_latch_connections_4/m1_77_n83#" "latch_shift_0[6]/CLK" 28.302
cap "outPad_1[6]/b/m1_16_754#" "outPad_1[6]/b/w_16_754#" 7756.16
cap "outPad_1[6]/b/m1_16_754#" "outPad_1[6]/b/w_16_754#" 12760.3
subcap "in2" -48191.9
cap "InPad_1[7]/b/w_16_754#" "InPad_1[7]/b/m1_16_754#" 621.762
cap "InPad_1[7]/b/m1_16_754#" "InPad_1[7]/b/w_16_754#" 4189.86
subcap "m1_n1468_643#" -332.8
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_33_1974#" 155.584
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_54_1974#" 155.584
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_47_1974#" 155.584
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_40_1974#" 155.584
cap "sreg_01_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "a_n1351_1176#" 211.08
cap "a_n1214_1176#" "sreg_01_0/sreg_01_right_0[5]/m2_0_n25#" 44.592
cap "a_n1054_1176#" "sreg_02_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" 44.592
cap "a_n838_1176#" "sreg_04_0/out5" 211.08
cap "sreg_08_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" "a_n510_1176#" 211.08
cap "m1_n497_n100#" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" 211.08
cap "in_uq13" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" 211.08
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[4]/a_n2_n226#" "a_810_618#" 74.388
cap "sreg_01_2/sreg_0[4]/w_n9_n17#" "a_810_618#" 12.66
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[4]/a_n9_n219#" "a_810_618#" 74.388
cap "a_810_618#" "sreg_01_2/sreg_0[4]/i0" 261.647
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[5]/a_5_n281#" "a_810_618#" 74.388
cap "a_810_618#" "sreg_01_2/sreg_0[5]/_c1" 74.388
cap "sreg_01_2/sreg_0[5]/GND!" "a_810_618#" 131.274
cap "a_810_618#" "sreg_01_2/sreg_0[4]/Vdd!" 217.146
cap "sreg_01_2/sreg_0[4]/a_7_n29#" "a_810_618#" 26.43
cap "last_bit5" "new_latch_0[4]/CLK" 35.012
cap "new_latch_0[4]/CLK" "new_latch_0[5]/w_31_9#" -1.13687e-13
cap "new_latch_0[4]/CLK" "a_810_618#" 29.82
cap "last_bit5" "new_latch_0[5]/w_31_28#" 1.16
cap "a_810_618#" "sreg_01_2/sreg_0[4]/w_n9_n17#" 11.394
cap "last_bit5" "new_latch_0[5]/w_31_9#" 155.584
cap "a_810_618#" "sreg_01_2/sreg_0[4]/w_n9_9#" 104.796
cap "a_810_618#" "new_latch_0[5]/w_31_9#" 74.388
cap "new_latch_0[5]/_CLK" "a_810_618#" 29.82
cap "new_latch_0[5]/w_31_28#" "last_bit5" 155.584
cap "last_bit5" "new_latch_0[5]/_CLK" 35.012
cap "new_latch_0[5]/w_31_28#" "a_810_618#" 74.388
cap "last_bit5" "sreg_out_connection_3/m2_560_17#" 183.096
subcap "last_bit4" -3419.15
subcap "a_810_618#" -2374.74
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/cin" 1196.54
cap "addsub_eight_0/addsub_one_0[5]/b" "sreg_out_connection_3/m2_560_17#" 6.662
cap "addsub_eight_0/addsub_one_0[5]/Vdd!" "sreg_out_connection_3/m2_560_17#" 39.291
cap "addsub_eight_0/addsub_one_0[5]/_cout" "sreg_out_connection_3/m2_560_17#" 195.296
cap "a_810_618#" "addsub_eight_0/addsub_one_0[4]/a" -1.42109e-14
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/GND!" 117.098
cap "addsub_eight_0/addsub_one_0[5]/_a" "sreg_out_connection_3/m2_560_17#" 9.2
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/a" 22.207
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/b" 9.2
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/cout" 112.603
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/GND!" 356.457
cap "addsub_eight_0/addsub_one_0[5]/_b" "sreg_out_connection_3/m2_560_17#" 47.268
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/_cout" 25.696
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/s" 375.362
cap "addsub_eight_0/addsub_one_0[5]/a" "sreg_out_connection_3/m2_560_17#" 58.372
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/_cin" 43.144
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/_a" 25.696
cap "addsub_eight_0/addsub_one_0[5]/cin" "sreg_out_connection_3/m2_560_17#" 28.619
cap "addsub_eight_0/addsub_one_0[5]/b" "sreg_out_connection_3/m2_560_17#" 21.572
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/a_49_34#" 2.373
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/a_54_19#" 19.656
cap "addsub_eight_0/addsub_one_0[5]/cin" "addsub_eight_0/addsub_one_0[4]/Vdd!" 16.722
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/_CLK" 29.82
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/CLK" 6.662
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/a_60_17#" 51.781
cap "add_latch_connections_5/m1_77_n83#" "latch_shift_0[5]/_CLK" 28.302
cap "add_latch_connections_5/m1_77_n83#" "latch_shift_0[5]/CLK" 28.302
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[4]/Vdd!" 789.032
cap "sreg_out_connection_3/m2_560_17#" "add_latch_connections_5/m1_77_n83#" 51.707
cap "sreg_out_connection_3/m2_560_17#" "add_latch_connections_5/m1_1_n75#" 407.09
cap "add_latch_connections_5/m1_77_n83#" "addsub_eight_0/addsub_one_0[4]/Vdd!" 127.836
cap "add_latch_connections_5/m1_77_n83#" "add_latch_connections_5/m1_1_n75#" -0.874
cap "add_latch_connections_5/m1_77_n83#" "latch_shift_0[5]/a_42_61#" 54.79
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/cout" 141.837
cap "latch_shift_0[5]/a_60_17#" "sreg_out_connection_3/m2_560_17#" 8.089
cap "InPad_1[7]/b/w_16_754#" "InPad_1[7]/b/m1_16_754#" 3768
cap "InPad_1[7]/b/w_16_754#" "in2" 25315.1
subcap "m1_n1817_762#" -36434.6
cap "m1_n1817_762#" "InPad_1[7]/br/GND!" 27.261
subcap "m1_n1475_767#" -304.912
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_19_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_47_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_12_1974#" 155.584
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_12_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_40_1974#" 155.584
cap "sreg_01_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "a_n1351_1176#" 211.08
cap "sreg_01_0/sreg_01_right_0[6]/m2_0_n25#" "a_n1214_1176#" 44.592
cap "a_n1054_1176#" "sreg_02_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" 44.592
cap "sreg_04_0/out6" "a_n838_1176#" 211.08
cap "a_n510_1176#" "sreg_08_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" 211.08
cap "in_uq13" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "m1_n497_n100#" 211.08
cap "sreg_01_2/sreg_0[5]/Vdd!" "a_810_742#" 217.146
cap "sreg_01_2/sreg_0[5]/i0" "a_810_742#" 261.647
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[5]/a_n9_n219#" "a_810_742#" 74.388
cap "a_810_742#" "sreg_01_2/sreg_0[6]/_c1" 74.388
cap "a_810_742#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[5]/a_n2_n226#" 74.388
cap "sreg_01_2/sreg_0[6]/GND!" "a_810_742#" 131.274
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[6]/a_5_n281#" "a_810_742#" 74.388
cap "a_810_742#" "sreg_01_2/sreg_0[5]/w_n9_n17#" 12.66
cap "sreg_01_2/sreg_0[5]/a_7_n29#" "a_810_742#" 26.43
cap "a_810_742#" "sreg_01_2/sreg_0[5]/w_n9_n53#" 104.796
cap "new_latch_0[5]/CLK" "sreg_01_2/sreg_01_right_0[6]/m2_0_n25#" 35.012
cap "sreg_01_2/sreg_0[5]/w_n9_n17#" "a_810_742#" 11.394
cap "new_latch_0[6]/w_31_9#" "a_810_742#" 74.388
cap "new_latch_0[6]/w_31_9#" "new_latch_0[5]/CLK" 5.68434e-14
cap "a_810_742#" "new_latch_0[5]/CLK" 29.82
cap "new_latch_0[6]/w_31_9#" "sreg_01_2/sreg_01_right_0[6]/m2_0_n25#" 155.584
cap "last_bit6" "new_latch_0[5]/_CLK" 35.012
cap "new_latch_0[5]/w_31_28#" "last_bit6" 155.584
cap "a_810_742#" "new_latch_0[5]/_CLK" 29.82
cap "a_810_742#" "new_latch_0[5]/w_31_28#" 74.388
cap "sreg_out_connection_3/m2_560_17#" "last_bit5" 72.216
subcap "last_bit5" -3417.4
subcap "a_810_742#" -2374.74
cap "addsub_eight_0/addsub_one_0[5]/GND!" "sreg_out_connection_3/m2_560_17#" 108.546
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/Vdd!" 14.541
cap "addsub_eight_0/addsub_one_0[5]/a" "sreg_out_connection_3/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[5]/_cout" "sreg_out_connection_3/m2_560_17#" 17.99
cap "addsub_eight_0/addsub_one_0[5]/_a" "sreg_out_connection_3/m2_560_17#" 6.662
cap "a_810_742#" "addsub_eight_0/addsub_one_0[5]/a" -1.42109e-14
cap "addsub_eight_0/addsub_one_0[5]/cin" "sreg_out_connection_3/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[5]/b" "sreg_out_connection_3/m2_560_17#" 18.4
cap "addsub_eight_0/addsub_one_0[5]/_b" "sreg_out_connection_3/m2_560_17#" 6.662
cap "addsub_eight_0/addsub_one_0[5]/a" "sreg_out_connection_3/m2_560_17#" 7.614
cap "addsub_eight_0/addsub_one_0[5]/s" "sreg_out_connection_3/m2_560_17#" 328.566
cap "addsub_eight_0/addsub_one_0[5]/_cout" "sreg_out_connection_3/m2_560_17#" 6.662
cap "addsub_eight_0/addsub_one_0[5]/_a" "sreg_out_connection_3/m2_560_17#" 6.662
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/cout" 17.99
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/cin" 6.662
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/GND!" 85.85
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/GND!" -56.694
cap "latch_shift_0[5]/_CLK" "sreg_out_connection_3/m2_560_17#" 13.324
cap "latch_shift_0[5]/_CLK" "add_latch_connections_6/m1_77_n83#" 28.302
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/CLK" 6.662
cap "add_latch_connections_6/m1_77_n83#" "latch_shift_0[5]/CLK" 28.302
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/a_54_19#" 30.716
cap "sreg_out_connection_3/m2_560_17#" "latch_shift_0[5]/a_60_17#" 39.116
cap "sreg_out_connection_3/m2_560_17#" "add_latch_connections_6/m1_77_n83#" 87.97
cap "latch_shift_0[5]/a_49_34#" "sreg_out_connection_3/m2_560_17#" 6.171
cap "sreg_out_connection_3/m2_560_17#" "add_latch_connections_5/m1_1_n75#" 56.63
cap "sreg_out_connection_3/m2_560_17#" "addsub_eight_0/addsub_one_0[5]/cout" 49.968
cap "addsub_eight_0/addsub_one_0[5]/Vdd!" "sreg_out_connection_3/m2_560_17#" 51.146
cap "addsub_eight_0/addsub_one_0[5]/Vdd!" "add_latch_connections_6/m1_77_n83#" 127.836
cap "addsub_eight_0/addsub_one_0[5]/Vdd!" "add_latch_connections_5/m1_1_n75#" -11.148
cap "addsub_eight_0/addsub_one_0[5]/Vdd!" "addsub_eight_0/addsub_one_0[5]/cout" 16.722
cap "outPad_1[7]/br/GND!" "m1_1767_n1349#" 144.612
subcap "out7" -74336.8
cap "out7" "outPad_1[7]/b/w_16_754#" 17760.5
cap "outPad_1[7]/b/w_16_754#" "outPad_1[7]/b/m1_16_754#" 15484.9
cap "InPad_1[7]/b/m1_16_754#" "InPad_1[7]/b/w_16_754#" 584.082
cap "InPad_1[7]/b/w_16_754#" "InPad_1[7]/b/m1_16_754#" 3936.25
subcap "m1_n1482_891#" -398.712
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "bus_10_1/m1_26_1974#" "bus_10_1/m1_5_1974#" 155.584
cap "a_n1351_1176#" "sreg_01_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" 211.08
cap "a_n1214_1176#" "sreg_01_0/sreg_01_right_0[7]/m2_0_n25#" 44.592
cap "sreg_02_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" "a_n1054_1176#" 44.592
cap "sreg_04_0/out7" "a_n838_1176#" 211.08
cap "sreg_08_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" "a_n510_1176#" 211.08
cap "in_uq13" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" 211.08
cap "m1_n497_n100#" "sreg_16_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" 211.08
cap "a_810_866#" "sreg_01_2/sreg_0[6]/Vdd!" 217.146
cap "sreg_01_2/sreg_left_control_0/sreg_left_one_0[7]/a_5_n281#" "a_810_866#" 74.388
cap "a_810_866#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[6]/a_n9_n219#" 74.388
cap "sreg_01_2/sreg_0[7]/GND!" "a_810_866#" 131.274
cap "a_810_866#" "sreg_01_2/sreg_0[6]/i0" 261.647
cap "sreg_01_2/sreg_0[7]/_c1" "a_810_866#" 74.388
cap "a_810_866#" "sreg_01_2/sreg_0[6]/w_n9_n17#" 12.66
cap "a_810_866#" "sreg_01_2/sreg_0[6]/a_7_n29#" 26.43
cap "a_810_866#" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[6]/a_n2_n226#" 74.388
cap "new_latch_0[6]/CLK" "sreg_01_2/sreg_01_right_0[7]/m2_0_n25#" 35.012
cap "sreg_01_2/sreg_0[6]/w_n9_n17#" "a_810_866#" 11.394
cap "sreg_01_2/sreg_01_right_0[7]/m2_0_n25#" "new_latch_0[6]/w_31_9#" 155.584
cap "a_810_866#" "sreg_01_2/sreg_0[6]/w_n9_n53#" 104.796
cap "new_latch_0[6]/w_31_28#" "new_latch_0[6]/w_31_9#" -5.68434e-14
cap "new_latch_0[6]/CLK" "a_810_866#" 29.82
cap "a_810_866#" "new_latch_0[6]/w_31_9#" 74.388
cap "last_bit6" "new_latch_0[6]/w_31_28#" 1.16
cap "new_latch_0[6]/_CLK" "a_810_866#" 29.82
cap "new_latch_0[6]/w_31_28#" "a_810_866#" 74.388
cap "last_bit7" "new_latch_0[6]/_CLK" 35.012
cap "new_latch_0[6]/w_31_28#" "last_bit7" 155.584
cap "last_bit6" "sreg_out_connection_2/m2_560_17#" 210.816
subcap "last_bit6" -3325.74
subcap "a_810_866#" -2374.74
cap "addsub_eight_0/addsub_one_0[6]/_a" "sreg_out_connection_2/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[6]/GND!" "sreg_out_connection_2/m2_560_17#" 130.694
cap "addsub_eight_0/addsub_one_0[6]/a" "sreg_out_connection_2/m2_560_17#" 30.455
cap "addsub_eight_0/addsub_one_0[6]/b" "sreg_out_connection_2/m2_560_17#" 29.186
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/_cout" 204.898
cap "addsub_eight_0/addsub_one_0[6]/Vdd!" "sreg_out_connection_2/m2_560_17#" 47.541
cap "addsub_eight_0/addsub_one_0[6]/cin" "sreg_out_connection_2/m2_560_17#" 1204.78
cap "a_810_866#" "addsub_eight_0/addsub_one_0[6]/a" -1.42109e-14
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/_cin" 38.068
cap "addsub_eight_0/addsub_one_0[6]/_cout" "sreg_out_connection_2/m2_560_17#" 29.82
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/cout" 122.205
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/s" 460.676
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/a" 45.682
cap "addsub_eight_0/addsub_one_0[6]/b" "sreg_out_connection_2/m2_560_17#" 19.034
cap "addsub_eight_0/addsub_one_0[6]/_b" "sreg_out_connection_2/m2_560_17#" 48.854
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/cin" 30.205
cap "addsub_eight_0/addsub_one_0[6]/GND!" "sreg_out_connection_2/m2_560_17#" 299.291
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/_a" 29.82
cap "addsub_eight_0/addsub_one_0[6]/Vdd!" "addsub_eight_0/addsub_one_0[6]/cout" 16.722
cap "sreg_out_connection_2/m2_560_17#" "add_latch_connections_7/m1_77_n83#" 223.323
cap "latch_shift_0[4]/a_60_17#" "sreg_out_connection_2/m2_560_17#" 96.889
cap "latch_shift_0[4]/CLK" "add_latch_connections_7/m1_77_n83#" 28.302
cap "add_latch_connections_7/m1_77_n83#" "addsub_eight_0/addsub_one_0[6]/Vdd!" 127.836
cap "latch_shift_0[4]/CLK" "sreg_out_connection_2/m2_560_17#" 13.324
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/Vdd!" 840.178
cap "latch_shift_0[4]/a_49_34#" "sreg_out_connection_2/m2_560_17#" 8.544
cap "add_latch_connections_6/m1_1_n75#" "add_latch_connections_7/m1_77_n83#" -0.874
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/GND!" -140.34
cap "add_latch_connections_6/m1_1_n75#" "sreg_out_connection_2/m2_560_17#" 463.72
cap "latch_shift_0[4]/_CLK" "add_latch_connections_7/m1_77_n83#" 28.302
cap "latch_shift_0[4]/a_54_19#" "sreg_out_connection_2/m2_560_17#" 50.372
cap "sreg_out_connection_2/m2_560_17#" "addsub_eight_0/addsub_one_0[6]/cout" 191.805
cap "latch_shift_0[4]/_CLK" "sreg_out_connection_2/m2_560_17#" 43.144
cap "add_latch_connections_6/m1_1_n75#" "addsub_eight_0/addsub_one_0[6]/Vdd!" -4.54747e-13
cap "outPad_1[7]/b/m1_16_754#" "outPad_1[7]/b/w_16_754#" 13940.9
cap "outPad_1[7]/b/w_16_754#" "outPad_1[7]/b/m1_16_754#" 12144.5
subcap "m2_n1214_891#" -343.022
subcap "m2_n1054_891#" -349.557
subcap "m2_14_891#" -1182.67
cap "a_810_990#" "sreg_01_2/sreg_0[7]/_c0" 74.388
cap "a_810_990#" "sreg_01_2/sreg_0[7]/a_7_n29#" 26.43
cap "a_810_990#" "sreg_01_2/sreg_0[7]/c1" 74.388
cap "a_810_990#" "sreg_01_2/sreg_0[7]/i0" 261.647
cap "a_810_990#" "sreg_01_2/sreg_0[7]/c0" 74.388
cap "a_810_990#" "sreg_01_2/sreg_0[7]/Vdd!" 229.806
cap "a_810_990#" "sreg_01_2/sreg_0[8]/GND!" 49.638
cap "a_810_990#" "sreg_01_2/sreg_0[7]/w_n9_9#" 81.636
cap "sreg_01_2/sreg_0[7]/_c1" "a_810_990#" 74.388
cap "sreg_01_2/sreg_0[7]/w_n9_9#" "a_810_990#" 42.714
cap "new_latch_0[7]/w_31_9#" "new_latch_0[7]/CLK" -1.13687e-13
cap "new_latch_0[7]/w_31_28#" "last_bit7" 1.16
cap "new_latch_0[7]/CLK" "a_810_990#" 29.82
cap "a_810_990#" "sreg_01_2/sreg_0[7]/w_n9_n79#" 11.394
cap "sreg_01_2/sreg_0[7]/w_n9_n97#" "a_810_990#" 62.082
cap "new_latch_0[7]/w_31_9#" "new_latch_0[7]/w_31_28#" -5.68434e-14
cap "new_latch_0[7]/w_31_9#" "a_810_990#" 74.388
cap "a_810_990#" "new_latch_0[7]/w_31_28#" 74.388
cap "a_810_990#" "new_latch_0[7]/_CLK" 29.82
cap "sreg_out_connection_1/m2_560_17#" "last_bit7" 210.816
subcap "last_bit7" -3325.74
subcap "a_810_990#" -2374.74
cap "addsub_eight_0/addsub_one_0[7]/Vdd!" "sreg_out_connection_1/m2_560_17#" 47.541
cap "a_810_990#" "addsub_eight_0/addsub_one_0[7]/a" -1.42109e-14
cap "addsub_eight_0/addsub_one_0[7]/a" "sreg_out_connection_1/m2_560_17#" 30.455
cap "addsub_eight_0/addsub_one_0[7]/_a" "sreg_out_connection_1/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[7]/GND!" "sreg_out_connection_1/m2_560_17#" 130.694
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/b" 29.186
cap "addsub_eight_0/addsub_one_0[7]/_cout" "sreg_out_connection_1/m2_560_17#" 204.898
cap "addsub_eight_0/addsub_one_0[7]/cin" "sreg_out_connection_1/m2_560_17#" 1204.78
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/_a" 29.82
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/_b" 48.854
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/_cin" 38.068
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/_cout" 29.82
cap "addsub_eight_0/addsub_one_0[7]/cout" "sreg_out_connection_1/m2_560_17#" 122.205
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/b" 19.034
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/s" 460.676
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/cin" 30.205
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/GND!" 299.291
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/a" 45.682
cap "latch_shift_0[3]/a_54_19#" "sreg_out_connection_1/m2_560_17#" 50.372
cap "addsub_eight_0/addsub_one_0[7]/s" "sreg_out_connection_1/m2_560_17#" 463.72
cap "addsub_eight_0/addsub_one_0[7]/s" "addsub_eight_0/addsub_one_0[7]/Vdd!" -4.54747e-13
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/GND!" 28.193
cap "sreg_out_connection_1/m2_560_17#" "addsub_eight_0/addsub_one_0[7]/cout" 191.805
cap "sreg_out_connection_1/m2_560_17#" "latch_shift_0[3]/_CLK" 43.144
cap "addsub_eight_0/addsub_one_0[7]/Vdd!" "addsub_eight_0/addsub_one_0[7]/GND!" 2.62901e-13
cap "latch_shift_0[3]/CLK" "sreg_out_connection_1/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[7]/Vdd!" "addsub_eight_0/addsub_one_0[7]/cout" 16.722
cap "latch_shift_0[3]/a_49_34#" "sreg_out_connection_1/m2_560_17#" 8.544
cap "latch_shift_0[3]/a_60_17#" "sreg_out_connection_1/m2_560_17#" 96.889
cap "addsub_eight_0/addsub_one_0[7]/Vdd!" "sreg_out_connection_1/m2_560_17#" 840.178
cap "addsub_eight_0/addsub_one_0[7]/s" "addsub_eight_0/addsub_one_0[7]/GND!" -0.874
subcap "in1" -48105.8
cap "InPad_1[8]/b/w_16_754#" "InPad_1[8]/b/m1_16_754#" 5168.82
cap "InPad_1[8]/b/w_16_754#" "in1" 16246.6
subcap "m1_n1817_1071#" -41478.2
cap "InPad_1[8]/br/GND!" "m1_n1817_1071#" 27.261
subcap "m1_n1489_1015#" -249.136
cap "bus_10_1/m1_54_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_40_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_19_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_5_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_33_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_47_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_12_1974#" "bus_10_1/m1_n2_1974#" 155.584
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "a_n1351_1176#" "sreg_01_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" 211.08
cap "a_n1214_1176#" "sreg_01_0/sreg_01_right_0[8]/m2_0_n25#" 44.592
cap "a_n1054_1176#" "sreg_02_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" 44.592
cap "sreg_04_0/out8" "a_n838_1176#" 211.08
cap "sreg_08_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" "a_n510_1176#" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "in_uq13" 211.08
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "m1_n497_n100#" 211.08
cap "new_latch_0[8]/w_31_9#" "last_bit8" 155.584
cap "new_latch_0[8]/w_31_28#" "last_bit8" 1.16
cap "new_latch_0[8]/CLK" "new_latch_0[8]/w_31_9#" -1.13687e-13
cap "new_latch_0[8]/w_31_28#" "new_latch_0[8]/w_31_9#" -5.68434e-14
cap "new_latch_0[8]/CLK" "last_bit8" 35.012
cap "new_latch_0[8]/w_31_28#" "last_bit8" 155.584
cap "new_latch_0[8]/_CLK" "last_bit8" 35.012
cap "last_bit8" "sreg_out_connection_0/m2_560_17#" 210.816
subcap "last_bit8" -6574.49
cap "addsub_eight_0/addsub_one_0[8]/_cout" "sreg_out_connection_0/m2_560_17#" 204.898
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/b" 29.186
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/cin" 1204.78
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/_a" 13.324
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/GND!" 130.694
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/Vdd!" 47.541
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/a" 30.455
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/cin" 30.205
cap "addsub_eight_0/addsub_one_0[8]/_cout" "sreg_out_connection_0/m2_560_17#" 29.82
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/_cin" 38.068
cap "addsub_eight_0/addsub_one_0[8]/b" "sreg_out_connection_0/m2_560_17#" 19.034
cap "addsub_eight_0/addsub_one_0[8]/_a" "sreg_out_connection_0/m2_560_17#" 29.82
cap "addsub_eight_0/addsub_one_0[8]/s" "sreg_out_connection_0/m2_560_17#" 460.676
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/cout" 122.205
cap "addsub_eight_0/addsub_one_0[8]/GND!" "sreg_out_connection_0/m2_560_17#" 299.291
cap "addsub_eight_0/addsub_one_0[8]/_b" "sreg_out_connection_0/m2_560_17#" 48.854
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/a" 45.682
cap "sreg_out_connection_0/m2_560_17#" "add_latch_connections_8/m1_n1_n1#" 840.178
cap "add_latch_connections_8/m1_77_n83#" "latch_shift_0[2]/CLK" 28.302
cap "sreg_out_connection_0/m2_560_17#" "latch_shift_0[2]/a_60_17#" 96.889
cap "add_latch_connections_8/m1_77_n83#" "add_latch_connections_8/m1_1_n75#" -0.874
cap "add_latch_connections_8/m1_77_n83#" "latch_shift_0[2]/_CLK" 28.302
cap "sreg_out_connection_0/m2_560_17#" "latch_shift_0[2]/CLK" 13.324
cap "sreg_out_connection_0/m2_560_17#" "latch_shift_0[2]/a_49_34#" 8.544
cap "sreg_out_connection_0/m2_560_17#" "add_latch_connections_8/m1_77_n83#" 28.193
cap "sreg_out_connection_0/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/cout" 191.805
cap "sreg_out_connection_0/m2_560_17#" "add_latch_connections_8/m1_1_n75#" 463.72
cap "add_latch_connections_8/m1_77_n83#" "add_latch_connections_8/m1_n1_n1#" 127.836
cap "sreg_out_connection_0/m2_560_17#" "latch_shift_0[2]/_CLK" 43.144
cap "add_latch_connections_8/m1_77_n83#" "latch_shift_0[2]/a_42_61#" 54.79
cap "latch_shift_0[2]/a_54_19#" "sreg_out_connection_0/m2_560_17#" 50.372
cap "addsub_eight_0/addsub_one_0[8]/cout" "add_latch_connections_8/m1_n1_n1#" 16.722
cap "add_latch_connections_8/m1_1_n75#" "add_latch_connections_8/m1_n1_n1#" -4.54747e-13
cap "m1_1776_n1349#" "outPad_1[8]/br/GND!" 144.612
subcap "out8" -74325.4
cap "outPad_1[8]/b/w_16_754#" "out8" 19989.8
cap "outPad_1[8]/b/m1_16_754#" "outPad_1[8]/b/w_16_754#" 12062.3
cap "InPad_1[8]/b/m1_16_754#" "InPad_1[8]/b/w_16_754#" 4115.55
cap "InPad_1[8]/b/w_16_754#" "InPad_1[8]/b/m1_16_754#" 12930.4
subcap "m1_n1496_1139#" -1627.19
subcap "m1_n1496_1139#" -286.32
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_26_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_54_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_40_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_33_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_47_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_19_1974#" 155.584
cap "bus_10_1/m1_n2_1974#" "bus_10_1/m1_n9_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_12_1974#" 155.584
cap "bus_10_1/m1_n9_1974#" "bus_10_1/m1_5_1974#" 155.584
subcap "a_n1351_1176#" -157370
cap "sreg_01_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "a_n1351_1176#" 211.08
cap "sreg_01_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" "phi1_connection_4/a_4_9#" 74.388
cap "phi1_connection_4/a_4_9#" "sreg_01_0/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" 74.388
cap "sreg_01_0/sreg_left_control_0/sreg_control_0/Vdd!" "a_n1351_1176#" 103.092
cap "sreg_01_0/sreg_left_control_0/sreg_control_0/Vdd!" "sreg_01_0/sreg_left_control_0/sreg_control_0/GND!" -25.28
cap "a_n1351_1176#" "sreg_01_0/sreg_left_control_0/sreg_control_0/GND!" 130.946
cap "sreg_01_0/sreg_left_control_0/sreg_control_0/Vdd!" "phi1_connection_4/a_4_9#" 44.76
cap "a_n1351_1176#" "phi1_connection_4/a_4_9#" 174.567
cap "sreg_01_0/sreg_left_control_0/sreg_control_0/GND!" "phi1_connection_4/a_4_9#" -5.68434e-14
subcap "a_n1214_1176#" -143390
cap "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_0[9]/_c0" -56.619
cap "sreg_01_0/sreg_0[9]/GND!" "phi1_connection_5/a_4_9#" 410.773
cap "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_0[9]/a_0_n39#" 21.572
cap "sreg_02_0/sreg_left_control_0/sreg_control_0/Vdd!" "sreg_02_0/sreg_left_control_0/sreg_control_0/GND!" -25.28
cap "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_0[9]/_c1" 74.388
cap "a_n1214_1176#" "sreg_02_0/sreg_left_control_0/sreg_control_0/GND!" 130.946
cap "sreg_02_0/sreg_left_control_0/sreg_control_0/Vdd!" "a_n1214_1176#" 103.092
cap "sreg_01_0/sreg_0[9]/GND!" "sreg_01_0/sreg_0[8]/Vdd!" 4.54747e-13
cap "a_n1214_1176#" "1_bit9" 44.592
cap "sreg_01_0/sreg_0[9]/c1" "phi1_connection_5/a_4_9#" 74.388
cap "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_0[9]/a_0_n91#" 77.236
cap "sreg_01_0/sreg_0[9]/GND!" "sreg_01_0/sreg_0[9]/a_0_n39#" -2.27374e-13
cap "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_0[9]/i0" 174.798
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_left_control_0/sreg_control_0/Vdd!" 44.76
cap "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_0[8]/Vdd!" 428.808
cap "phi1_connection_5/a_4_9#" "a_n1214_1176#" 174.567
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/a_7_n62#" 2.848
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/GND!" 168.676
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/a_0_n39#" "phi1_connection_5/a_4_9#" 21.572
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/c1" 74.388
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" 74.388
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[8]/sreg_0/Vdd!" 334.542
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/_c1" 74.388
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "phi1_connection_5/a_4_9#" "sreg_02_0/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" 74.388
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/i0" "phi1_connection_5/a_4_9#" 174.798
subcap "a_n1054_1176#" -130202
cap "sreg_04_0/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" "phi1_connection_3/a_4_9#" 74.388
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[8]/sreg_1/Vdd!" "phi1_connection_3/a_4_9#" 210.816
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/w_n9_n79#" "phi1_connection_3/a_4_9#" -12.348
cap "2_bit9" "a_n1054_1176#" 44.592
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[8]/sreg_1/Vdd!" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/w_n9_n53#" -1.13687e-13
cap "a_n1054_1176#" "phi1_connection_3/a_4_9#" 174.567
cap "sreg_04_0/sreg_left_control_0/sreg_left_one_0[9]/a_n2_n226#" "phi1_connection_3/a_4_9#" 74.388
cap "sreg_04_0/sreg_left_control_0/sreg_control_0/Vdd!" "a_n1054_1176#" 103.092
cap "a_n1054_1176#" "sreg_04_0/sreg_left_control_0/sreg_control_0/GND!" 130.946
cap "sreg_04_0/sreg_left_control_0/sreg_control_0/Vdd!" "phi1_connection_3/a_4_9#" 44.76
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/a_7_n62#" "phi1_connection_3/a_4_9#" 113.544
cap "sreg_04_0/sreg_left_control_0/sreg_control_0/Vdd!" "sreg_04_0/sreg_left_control_0/sreg_control_0/GND!" -25.28
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" "p1" 174.798
cap "sreg_04_0/sreg_left_control_0/sreg_left_one_0[9]/a_12_n288#" "p1" 74.388
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n91#" "p1" 77.236
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "p1" 174.798
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n91#" "p1" 77.236
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_7_n62#" "p1" 102.262
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "sreg_04_0/sreg_left_control_0/sreg_left_one_0[9]/a_5_n281#" "p1" 74.388
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_18#" "p1" 647.25
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" "p1" 210.816
cap "p1" "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 49.914
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" "p1" 174.798
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_7_n62#" "p1" 72.904
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_7_n62#" "p1" 118.762
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" "p1" 21.572
subcap "a_n838_1176#" -115328
cap "phi1_connection_2/a_4_9#" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_18#" 31.32
cap "phi1_connection_2/a_4_9#" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "phi1_connection_2/a_4_9#" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[8]/sreg_1/Vdd!" 210.816
cap "sreg_08_0/sreg_left_control_0/sreg_control_0/GND!" "a_n838_1176#" 130.946
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/GND!" "phi1_connection_2/a_4_9#" 99.061
cap "4_bit9" "a_n838_1176#" 211.08
cap "phi1_connection_2/a_4_9#" "a_n838_1176#" 174.567
cap "sreg_08_0/sreg_left_control_0/sreg_control_0/GND!" "sreg_08_0/sreg_left_control_0/sreg_control_0/Vdd!" -25.28
cap "sreg_08_0/sreg_left_control_0/sreg_control_0/Vdd!" "a_n838_1176#" 103.092
cap "phi1_connection_2/a_4_9#" "sreg_08_0/sreg_left_control_0/sreg_control_0/Vdd!" 44.76
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/GND!" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" -2.27374e-13
cap "phi1_connection_2/a_4_9#" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" "phi1_connection_2/a_4_9#" 174.798
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 49.914
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_18#" "p1" 393.557
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_7_n62#" 118.762
cap "sreg_08_0/sreg_left_control_0/sreg_left_one_0[9]/a_12_n288#" "p1" 74.388
cap "sreg_08_0/sreg_left_control_0/sreg_left_one_0[9]/a_5_n281#" "p1" 74.388
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "p1" "sreg_08_0/sreg_left_control_0/sreg_left_one_0[9]/a_n9_n219#" 74.388
cap "p1" "sreg_08_0/sreg_left_control_0/sreg_left_one_0[9]/a_n2_n226#" 74.388
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_7_n62#" 118.762
cap "p1" "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_7_n62#" "p1" 66.751
cap "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_18#" "p1" 671.455
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" "p1" 174.798
cap "p1" "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" "p1" 210.816
cap "p1" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n91#" -11.394
cap "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" "p1" 174.798
cap "p1" "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "p1" "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_7_n62#" "p1" 118.762
cap "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "p1" "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
subcap "a_n510_1176#" -109487
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/GND!" "a_n510_1176#" 130.946
cap "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/Vdd!" -9.09495e-13
cap "phi1_connection_1/a_4_9#" "a_n510_1176#" 162.737
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[8]/sreg_0/Vdd!" 525.732
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" 247.319
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" "a_n510_1176#" 103.092
cap "phi1_connection_1/a_4_9#" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" "sreg_16_0/sreg_left_control_0/sreg_control_0/GND!" -25.28
cap "phi1_connection_1/a_4_9#" "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" 11.19
cap "8_bit9" "a_n510_1176#" 211.08
cap "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" -2.27374e-13
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n91#" "phi1_connection_1/a_4_9#" 74.388
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/c1" "phi1_connection_1/a_4_9#" 74.388
cap "phi1_connection_1/a_4_9#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "phi1_connection_1/a_4_9#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" 385.878
cap "phi1_connection_1/a_4_9#" "in_uq13" -2.27374e-13
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/Vdd!" "phi1_connection_1/a_4_9#" 319.986
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c1" "phi1_connection_1/a_4_9#" 74.388
cap "sreg_16_0/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" "phi1_connection_1/a_4_9#" 74.388
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/c1" "in_uq13" 275.429
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" "phi1_connection_1/a_4_9#" 33.57
cap "in_uq13" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" 211.08
cap "phi1_connection_1/a_4_9#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 168.676
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c1" "in_uq13" 69.492
cap "a_n510_1176#" "phi1_connection_1/a_4_9#" 68.42
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n91#" "phi1_connection_1/a_4_9#" 77.236
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" "in_uq13" 12.342
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/GND!" "in_uq13" 50.157
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/_c0" "phi1_connection_1/a_4_9#" 74.388
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" -1.13687e-13
cap "phi1_connection_1/a_4_9#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/i0" "p1" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "p1" "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" -46.292
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" "p1" 210.816
cap "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/i0" "p1" 174.798
cap "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n91#" "p1" 77.236
cap "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n39#" "p1" 21.572
cap "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n91#" "p1" 77.236
cap "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_7_n62#" "p1" 118.762
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_7_n62#" "p1" 102.262
cap "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "p1" 672.246
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/a_7_n62#" 72.904
cap "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "sreg_16_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/i0" "p1" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/w_24_18#" 510.495
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/GND!" -2.373
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_7_n62#" 118.762
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_7_n62#" "p1" 102.262
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_7_n62#" 9.139
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "p1" "sreg_16_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/a_7_n62#" 118.762
cap "p1" "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/Vdd!" 210.816
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n91#" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/i0" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/a_7_n62#" 77.259
cap "p1" "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/w_24_18#" 539.958
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_7_n62#" 102.262
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n91#" "p1" 77.236
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_7_n62#" "p1" 9.139
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/i0" "p1" 174.798
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[8]/sreg_1/Vdd!" "p1" 210.816
cap "p1" "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n91#" 77.236
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_0_n39#" "p1" 21.572
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n91#" "p1" 77.236
cap "p1" "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[8]/sreg_1/Vdd!" 210.816
cap "sreg_16_0/sreg_10b_0[5]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "p1" 668.607
cap "p1" "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/i0" 174.798
cap "p1" "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/GND!" 302.04
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_0/a_0_n39#" "p1" 21.572
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/i0" "p1" 174.798
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/i0" "p1" -50.058
cap "p1" "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_1/a_0_n39#" 21.572
cap "p1" "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/a_7_n62#" 99.774
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/Vdd!" "p1" -50.058
cap "sreg_16_0/sreg_10b_0[7]/sreg_pair_0[9]/sreg_1/w_n9_n79#" "p1" 10.44
cap "sreg_01_1/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" "phi1_connection_0/a_4_9#" 74.388
cap "phi1_connection_0/a_4_9#" "sreg_01_1/sreg_left_control_0/sreg_left_one_0[8]/a_n2_n226#" 74.388
cap "sreg_01_1/sreg_0[9]/a_0_n91#" "phi1_connection_0/a_4_9#" 77.236
cap "sreg_01_1/sreg_0[9]/_c1" "phi1_connection_0/a_4_9#" 74.388
cap "sreg_01_1/sreg_0[9]/w_n9_n79#" "phi1_connection_0/a_4_9#" 341.202
cap "sreg_01_1/sreg_0[9]/i0" "phi1_connection_0/a_4_9#" 174.798
cap "sreg_01_1/sreg_0[9]/a_0_n39#" "phi1_connection_0/a_4_9#" 21.572
cap "sreg_01_1/sreg_0[9]/GND!" "phi1_connection_0/a_4_9#" 108.553
cap "sreg_01_1/sreg_0[9]/c1" "phi1_connection_0/a_4_9#" 74.388
cap "sreg_01_1/sreg_left_control_0/sreg_control_0/Vdd!" "phi1_connection_0/a_4_9#" 44.76
cap "p1" "sreg_01_1/sreg_0[8]/w_n9_9#" 264.474
cap "p1" "sreg_01_1/sreg_0[9]/w_n9_n79#" 53.424
subcap "stage_3" -116.976
subcap "stage_2" -191.956
subcap "p1" -53804.8
cap "penultimate_bit8" "sreg_01_2/sreg_0[8]/w_n9_n17#" 12.66
cap "penultimate_bit8" "sreg_01_2/sreg_0[9]/GND!" 131.274
cap "sreg_01_2/sreg_0[9]/i0" "sreg_01_2/sreg_0[8]/Vdd!" 1.42109e-14
cap "penultimate_bit8" "sreg_01_2/sreg_0[9]/_c1" 74.388
cap "penultimate_bit8" "sreg_01_2/sreg_0[8]/Vdd!" 217.146
cap "penultimate_bit8" "sreg_01_2/sreg_0[8]/i0" 261.647
cap "sreg_01_2/sreg_left_control_0/sreg_control_0/Vdd!" "sreg_01_2/sreg_left_control_0/phi1" 44.76
cap "penultimate_bit8" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[8]/a_n9_n219#" 74.388
cap "penultimate_bit8" "sreg_01_2/sreg_0[9]/c1" 74.388
cap "penultimate_bit8" "sreg_01_2/sreg_0[8]/a_7_n29#" 26.43
cap "penultimate_bit8" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[9]/a_n2_n226#" 74.388
cap "new_latch_0[9]/w_31_28#" "last_bit9" 1.16
cap "sreg_01_2/sreg_0[8]/w_n9_n17#" "penultimate_bit8" 11.394
cap "new_latch_0[9]/w_31_9#" "last_bit9" 155.584
cap "new_latch_0[8]/CLK" "penultimate_bit8" 29.82
cap "new_latch_0[8]/CLK" "new_latch_0[9]/w_31_28#" 5.68434e-14
cap "new_latch_0[8]/CLK" "new_latch_0[9]/w_31_9#" -1.13687e-13
cap "new_latch_0[9]/w_31_9#" "penultimate_bit8" 74.388
cap "sreg_01_2/sreg_0[8]/w_n9_9#" "penultimate_bit8" 104.796
cap "new_latch_0[8]/CLK" "last_bit9" 35.012
cap "new_latch_0[9]/w_31_28#" "new_latch_0[9]/w_31_9#" -5.68434e-14
cap "last_bit9" "new_latch_0[9]/_CLK" 35.012
cap "new_latch_0[9]/w_31_28#" "last_bit9" 155.584
cap "penultimate_bit8" "new_latch_0[9]/_CLK" 29.82
cap "new_latch_0[9]/w_31_28#" "penultimate_bit8" 74.388
cap "sreg_out_connection_9/m2_560_17#" "a_106_1252#" 174.798
cap "sreg_out_connection_9/m2_560_17#" "last_bit9" 210.816
subcap "last_bit8" -5905.36
subcap "penultimate_bit8" -2374.74
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/_a" 13.324
cap "addsub_eight_0/addsub_one_0[9]/b" "sreg_out_connection_9/m2_560_17#" 13.324
cap "addsub_eight_0/addsub_one_0[9]/b" "sreg_out_connection_9/m2_560_17#" 10.786
cap "penultimate_bit8" "addsub_eight_0/addsub_one_0[8]/a" -1.42109e-14
cap "addsub_eight_0/addsub_one_0[9]/b" "sreg_out_connection_9/m2_560_17#" 5.076
cap "addsub_eight_0/addsub_one_0[9]/GND!" "sreg_out_connection_9/m2_560_17#" 130.694
cap "addsub_eight_0/addsub_one_0[9]/a" "sreg_out_connection_9/m2_560_17#" 30.455
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/_cout" 204.898
cap "addsub_eight_0/addsub_one_0[9]/Vdd!" "sreg_out_connection_9/m2_560_17#" 47.541
cap "addsub_eight_0/addsub_one_0[9]/cin" "sreg_out_connection_9/m2_560_17#" 1204.78
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/b" 19.034
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/_cin" 38.068
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/_cout" 29.82
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/GND!" 299.291
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/s" 460.676
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/a" 45.682
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/cout" 122.205
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/cin" 30.205
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/_a" 29.82
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[9]/_b" 48.854
cap "sum_bit9" "sreg_out_connection_9/m2_560_17#" 463.72
cap "sum_bit9" "add_latch_connections_9/m1_77_n83#" -0.874
cap "sreg_out_connection_9/m2_560_17#" "latch_shift_0[1]/a_60_17#" 71.828
cap "sreg_out_connection_9/m2_560_17#" "addsub_eight_0/addsub_one_0[8]/Vdd!" 840.178
cap "add_latch_connections_9/m1_77_n83#" "addsub_eight_0/addsub_one_0[8]/Vdd!" 127.836
cap "latch_shift_0[1]/CLK" "sreg_out_connection_9/m2_560_17#" 13.324
cap "latch_shift_0[1]/_CLK" "sreg_out_connection_9/m2_560_17#" 43.144
cap "add_latch_connections_9/m1_77_n83#" "latch_shift_0[1]/CLK" 28.302
cap "sreg_out_connection_9/m2_560_17#" "latch_shift_0[1]/a_60_17#" 25.061
cap "latch_shift_0[1]/a_49_34#" "sreg_out_connection_9/m2_560_17#" 8.544
cap "addsub_eight_0/addsub_one_0[9]/cout" "sreg_out_connection_9/m2_560_17#" 191.805
cap "latch_shift_0[1]/_CLK" "add_latch_connections_9/m1_77_n83#" 28.302
cap "add_latch_connections_9/m1_77_n83#" "sreg_out_connection_9/m2_560_17#" 28.193
cap "sum_bit9" "addsub_eight_0/addsub_one_0[8]/Vdd!" 5.68434e-14
cap "latch_shift_0[1]/a_42_61#" "add_latch_connections_9/m1_77_n83#" 54.79
cap "latch_shift_0[1]/a_54_19#" "sreg_out_connection_9/m2_560_17#" 50.372
cap "outPad_1[8]/b/m1_16_754#" "outPad_1[8]/b/w_16_754#" 17017.4
cap "outPad_1[8]/b/m1_16_754#" "outPad_1[8]/b/w_16_754#" 10261.3
cap "a_106_1252#" "bus_10_1/m1_26_1974#" 266.576
cap "a_106_1252#" "bus_10_1/m1_19_1974#" 266.576
cap "bus_10_1/m1_47_1974#" "a_106_1252#" 266.576
cap "bus_10_1/m1_54_1974#" "a_106_1252#" 266.576
cap "bus_10_1/m1_n2_1974#" "a_106_1252#" 266.576
cap "bus_10_1/m1_n9_1974#" "a_106_1252#" 266.576
cap "a_106_1252#" "bus_10_1/m1_33_1974#" 266.576
cap "bus_10_1/m1_40_1974#" "a_106_1252#" 266.576
cap "a_106_1252#" "bus_10_1/m1_12_1974#" 266.576
cap "bus_10_1/m1_5_1974#" "a_106_1252#" 266.576
subcap "m3_n1367_1251#" -4909.3
subcap "1_c1" -769.302
cap "sreg_01_0/sreg_left_control_0/Vdd!" "phi0_connection_0/a_0_n13#" 44.76
cap "phi0_connection_0/a_0_n13#" "sreg_01_0/sreg_left_control_0/en" 84.138
cap "sreg_01_0/sreg_left_control_0/GND!" "phi0_connection_0/a_0_n13#" 487.854
cap "sreg_01_0/sreg_left_control_0/bp" "sreg_01_0/sreg_left_control_0/en" 9.2
cap "1_c0" "sreg_01_0/sreg_left_control_0/en" 74.388
cap "sreg_01_0/sreg_left_control_0/GND!" "sreg_01_0/sreg_left_control_0/Vdd!" 14.996
cap "1_c0-" "sreg_01_0/sreg_left_control_0/en" 74.388
cap "sreg_01_0/sreg_left_control_0/GND!" "sreg_01_0/sreg_left_control_0/en" 87.664
cap "1_c0-" "1_c1" -22.38
cap "1_c0-" "1_c0" -44.76
cap "sreg_01_0/sreg_0[9]/w_n9_9#" "sreg_02_0/sreg_left_control_0/en" 111.225
cap "sreg_01_0/sreg_0[9]/w_n9_n53#" "sreg_02_0/sreg_left_control_0/en" 53.832
cap "sreg_01_0/sreg_0[9]/GND!" "sreg_02_0/sreg_left_control_0/en" 89.623
cap "1_c0-" "1_c1" -22.38
cap "sreg_01_0/sreg_0[9]/GND!" "sreg_02_0/sreg_left_control_0/Vdd!" 72.038
cap "sreg_01_0/sreg_0[9]/GND!" "phi0_connection_1/a_0_n13#" 487.854
cap "sreg_02_0/sreg_left_control_0/en" "1_c1" 74.388
cap "1_c1-" "sreg_02_0/sreg_left_control_0/en" 74.388
cap "sreg_01_0/sreg_0[9]/Vdd!" "sreg_01_0/sreg_0[9]/a_7_n29#" 29.84
cap "sreg_01_0/sreg_0[9]/i0" "sreg_01_0/sreg_0[9]/w_n9_9#" -1.13687e-13
cap "sreg_01_0/sreg_0[9]/Vdd!" "sreg_02_0/sreg_left_control_0/en" 474.554
cap "sreg_02_0/sreg_left_control_0/bp" "sreg_02_0/sreg_left_control_0/en" 9.2
cap "sreg_01_0/sreg_0[9]/Vdd!" "phi0_connection_1/a_0_n13#" 1.42109e-14
cap "1_c0-" "sreg_02_0/sreg_left_control_0/en" -56.619
cap "sreg_01_0/sreg_0[9]/GND!" "sreg_01_0/sreg_0[9]/w_n9_9#" 44.748
cap "sreg_02_0/sreg_left_control_0/Vdd!" "sreg_02_0/sreg_left_control_0/en" -5.68434e-13
cap "sreg_01_0/sreg_0[9]/w_n9_n53#" "sreg_01_0/sreg_0[9]/Vdd!" -2.27374e-13
cap "1_c0" "sreg_01_0/sreg_0[9]/Vdd!" 2.27374e-13
cap "1_c1-" "sreg_01_0/sreg_0[9]/GND!" 22.38
cap "sreg_01_0/sreg_0[9]/Vdd!" "sreg_01_0/sreg_0[9]/w_n9_9#" 82.528
cap "phi0_connection_1/a_0_n13#" "sreg_02_0/sreg_left_control_0/en" 84.138
cap "sreg_01_0/sreg_0[9]/Vdd!" "sreg_01_0/sreg_0[9]/GND!" 21.022
cap "sreg_02_0/sreg_left_control_0/Vdd!" "phi0_connection_1/a_0_n13#" 44.76
cap "sreg_01_0/sreg_0[9]/w_n9_n53#" "1_c0-" 2.27374e-13
cap "1_c1-" "1_c1" -44.76
cap "2_c1-" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/GND!" 22.38
cap "2_c0-" "2_c0" -44.76
cap "m3_n1367_1251#" "2_c1-" 74.388
cap "m3_n1367_1251#" "2_c0" 74.388
cap "m3_n1367_1251#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/GND!" 10.209
cap "2_c1-" "2_c1" -44.76
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/GND!" 58.9067
cap "2_c0-" "m3_n1367_1251#" 74.388
cap "m3_n1367_1251#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/w_24_44#" 136.04
cap "2_c0-" "2_c1" -44.76
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/w_24_44#" 21.534
cap "m3_n1367_1251#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/Vdd!" 955.92
cap "m3_n1367_1251#" "2_c1" 74.388
cap "phi0_connection_2/a_0_n13#" "sreg_04_0/en" 84.138
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/w_n9_n17#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/Vdd!" -1.42109e-14
cap "sreg_04_0/GND!" "sreg_04_0/en" 87.664
cap "phi0_connection_2/a_0_n13#" "sreg_04_0/GND!" 287.622
cap "sreg_04_0/Vdd!" "sreg_04_0/en" -3.41061e-13
cap "sreg_04_0/sreg_left_control_0/c0" "sreg_04_0/en" 74.388
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/a_7_n29#" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/w_n9_9#" 2.84217e-14
cap "sreg_04_0/Vdd!" "phi0_connection_2/a_0_n13#" 44.76
cap "sreg_04_0/Vdd!" "sreg_04_0/GND!" 48.44
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_04_0/en" 160.668
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_04_0/GND!" 69.4007
cap "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_1/w_n9_9#" "sreg_04_0/en" -13.296
cap "sreg_04_0/bp" "sreg_04_0/en" 9.2
cap "sreg_04_0/sreg_left_control_0/_c0" "sreg_04_0/en" 74.388
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "m3_n1367_1251#" 20.418
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "m3_n1367_1251#" 1860.32
cap "sreg_04_0/sreg_left_control_0/c1" "m3_n1367_1251#" 74.388
cap "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 131.96
cap "sreg_04_0/sreg_10b_0[0]/w_21_1239#" "m3_n1367_1251#" 216.673
cap "sreg_04_0/sreg_10b_0[0]/w_21_1239#" "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 21.534
cap "sreg_04_0/sreg_left_control_0/_c1" "m3_n1367_1251#" 74.388
cap "sreg_04_0/sreg_left_control_0/_c1" "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 22.38
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_08_0/sreg_left_control_0/GND!" 63.9217
cap "sreg_08_0/sreg_left_control_0/GND!" "sreg_08_0/sreg_left_control_0/en" 87.664
cap "sreg_08_0/sreg_left_control_0/GND!" "sreg_08_0/sreg_left_control_0/Vdd!" 72.038
cap "sreg_08_0/sreg_left_control_0/GND!" "phi0_connection_3/a_0_n13#" 487.854
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_08_0/sreg_left_control_0/en" 379.692
cap "sreg_08_0/sreg_left_control_0/bp" "sreg_08_0/sreg_left_control_0/en" 9.2
cap "sreg_08_0/sreg_left_control_0/Vdd!" "sreg_08_0/sreg_left_control_0/en" -3.41061e-13
cap "phi0_connection_3/a_0_n13#" "sreg_08_0/sreg_left_control_0/en" 84.138
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_44#" -1.13687e-13
cap "sreg_08_0/sreg_left_control_0/Vdd!" "phi0_connection_3/a_0_n13#" 44.76
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_44#" "sreg_08_0/sreg_left_control_0/en" -14.67
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_80#" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/c0" -4.54747e-13
cap "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/w_24_80#" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" -1.42109e-14
cap "m3_n1367_1251#" "sreg_08_0/sreg_10b_0[0]/w_21_1239#" 162.934
cap "m3_n1367_1251#" "sreg_08_0/sreg_left_control_0/_c1" 74.388
cap "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 95.4333
cap "sreg_08_0/sreg_left_control_0/c1" "m3_n1367_1251#" 74.388
cap "m3_n1367_1251#" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 1494.13
cap "m3_n1367_1251#" "sreg_08_0/sreg_left_control_0/c0" 74.388
cap "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "m3_n1367_1251#" 10.209
cap "m3_n1367_1251#" "sreg_08_0/sreg_left_control_0/_c0" 74.388
cap "sreg_08_0/sreg_10b_0[0]/w_21_1239#" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 21.534
cap "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!" "m3_n1367_1251#" 22.791
cap "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_08_0/sreg_left_control_0/_c1" 22.38
cap "a_106_1252#" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" 146.107
cap "m3_n1367_1251#" "sreg_08_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_1/Vdd!" 2139.07
cap "m3_n1367_1251#" "sreg_08_0/sreg_10b_0[1]/w_21_1239#" 274.924
cap "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_0/GND!" "m3_n1367_1251#" 22.791
subcap "m1_n517_1252#" -6066.58
cap "sreg_16_0/sreg_left_control_0/Vdd!" "sreg_16_0/sreg_left_control_0/GND!" 48.44
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/en" 7.82714
cap "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/GND!" "sreg_16_0/sreg_left_control_0/en" 22.791
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/GND!" 144.26
cap "sreg_16_0/sreg_left_control_0/en" "sreg_16_0/sreg_left_control_0/GND!" 87.664
cap "sreg_16_0/sreg_left_control_0/en" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/Vdd!" 987.336
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/Vdd!" 11.19
cap "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/c0" "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/Vdd!" 4.54747e-13
cap "sreg_16_0/sreg_left_control_0/en" "sreg_16_0/sreg_left_control_0/Vdd!" -3.41061e-13
cap "sreg_08_0/sreg_10b_0[3]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_16_0/sreg_left_control_0/GND!" 105.927
cap "sreg_16_0/sreg_left_control_0/en" "sreg_08_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/w_n9_n53#" 124.326
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/sreg_control_0/a_39_n48#" 70.801
cap "sreg_16_0/sreg_left_control_0/sreg_control_0/GND!" "phi0_connection_4/a_0_n13#" 2.057
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/_c1" 315.65
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/sreg_control_0/GND!" 80.238
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/w_24_44#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 21.534
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/c0" 158.691
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" 110.752
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/sreg_control_0/Vdd!" 45.912
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/_c0" 380.507
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_16_0/sreg_left_control_0/_c1" 22.38
cap "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" 58.9067
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_left_control_0/sreg_control_0/GND!" 64.87
cap "phi0_connection_4/a_0_n13#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" 159.652
cap "phi0_connection_4/a_0_n13#" "m1_n517_1252#" 23.4814
cap "a_106_1252#" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_1/Vdd!" 146.107
cap "sreg_16_0/sreg_10b_0[2]/sreg_pair_0[9]/sreg_1/Vdd!" "a_106_1252#" 118.712
cap "sreg_16_0/sreg_10b_0[4]/sreg_pair_0[9]/sreg_0/Vdd!" "a_106_1252#" 136.975
cap "sreg_16_0/sreg_10b_0[6]/sreg_pair_0[9]/sreg_0/Vdd!" "a_106_1252#" 146.107
subcap "a_106_1252#" -245908
cap "sreg_01_1/sreg_left_control_0/GND!" "sreg_01_1/sreg_left_control_0/en" 95.5507
cap "sreg_01_1/sreg_left_control_0/GND!" "sreg_01_1/sreg_left_control_0/Vdd!" 48.44
subcap "a_106_1252#" -246558
cap "sreg_01_1/sreg_left_control_0/bp" "sreg_01_1/sreg_left_control_0/sreg_control_0/Vdd!" 44.76
cap "sreg_01_1/sreg_left_control_0/en" "sreg_01_1/sreg_0[9]/w_n9_9#" 41.134
cap "sreg_01_1/sreg_left_control_0/en" "sreg_01_1/sreg_left_control_0/c1" 74.388
cap "sreg_01_1/sreg_0[9]/Vdd!" "sreg_01_1/sreg_left_control_0/bp" 58.9067
cap "sreg_01_1/sreg_left_control_0/sreg_control_0/Vdd!" "phi0_connection_5/a_0_n13#" 44.76
cap "sreg_01_1/sreg_0[9]/Vdd!" "sreg_01_1/sreg_left_control_0/en" 597.888
cap "sreg_01_1/sreg_left_control_0/bp" "sreg_01_1/sreg_left_control_0/en" 37.993
cap "sreg_01_1/sreg_left_control_0/en" "sreg_01_1/sreg_left_control_0/_c0" 74.388
cap "sreg_01_1/sreg_left_control_0/bp" "phi0_connection_5/a_0_n13#" 601.034
cap "sreg_01_1/sreg_left_control_0/c0" "sreg_01_1/sreg_left_control_0/en" 74.388
cap "sreg_01_1/sreg_left_control_0/en" "phi0_connection_5/a_0_n13#" 38.004
cap "sreg_01_1/sreg_left_control_0/_c1" "sreg_01_1/sreg_left_control_0/bp" 22.38
cap "sreg_01_1/sreg_0[9]/Vdd!" "sreg_01_1/sreg_0[9]/w_n9_9#" 21.534
cap "sreg_01_1/sreg_left_control_0/_c1" "sreg_01_1/sreg_left_control_0/en" 74.388
cap "sreg_01_2/sreg_left_control_0/GND!" "penultimate_bit9" 295.457
cap "sreg_01_2/sreg_left_control_0/en" "sreg_01_1/sreg_0[9]/w_n9_9#" 26.097
cap "sreg_01_2/sreg_left_control_0/en" "sreg_01_1/sreg_0[9]/w_n9_n17#" -100.116
cap "sreg_01_2/sreg_left_control_0/en" "sreg_01_2/sreg_left_control_0/Vdd!" 1.42109e-14
cap "sreg_01_2/sreg_left_control_0/en" "sreg_01_2/sreg_left_control_0/GND!" 110.471
cap "sreg_01_2/sreg_left_control_0/en" "penultimate_bit9" 11.103
cap "sreg_01_2/sreg_left_control_0/GND!" "sreg_01_2/sreg_left_control_0/Vdd!" 48.44
cap "sreg_01_1/sreg_01_right_0[9]/w_0_n33#" "sreg_01_2/sreg_left_control_0/en" 53.832
cap "sreg_01_2/sreg_left_control_0/Vdd!" "penultimate_bit9" 104.672
subcap "stage_2" -493.592
subcap "stage_1" -116.976
cap "sreg_01_2/sreg_0[9]/Vdd!" "penultimate_bit9" 229.806
cap "last_c0" "penultimate_bit9" 203.061
cap "penultimate_bit9" "sreg_01_2/sreg_left_control_0/sreg_control_0/GND!" 34.015
cap "last_c1" "penultimate_bit9" 74.388
cap "last_c0-" "penultimate_bit9" 297.59
cap "penultimate_bit9" "sreg_01_2/sreg_0[9]/w_n9_9#" 81.636
cap "sreg_01_2/sreg_left_control_0/bp" "last_c1-" 22.38
cap "phi0_connection_6/a_0_n13#" "sreg_01_2/sreg_left_control_0/bp" 601.034
cap "penultimate_bit9" "last_c1-" 74.388
cap "last_c0-" "last_c0" -44.76
cap "phi0_connection_6/a_0_n13#" "penultimate_bit9" 27.282
cap "last_c1" "last_c0-" -44.76
cap "sreg_01_2/sreg_left_control_0/sreg_control_0/a_15_0#" "penultimate_bit9" 31.326
cap "sreg_01_2/sreg_0[9]/Vdd!" "sreg_01_2/sreg_0[9]/w_n9_9#" 21.534
cap "sreg_01_2/sreg_left_control_0/en" "sreg_01_2/sreg_left_control_0/bp" 68.42
cap "sreg_01_2/sreg_left_control_0/bp" "penultimate_bit9" 76.92
cap "sreg_01_2/sreg_0[9]/i0" "penultimate_bit9" 261.647
cap "stage_1" "penultimate_bit9" 26.43
cap "sreg_01_2/sreg_left_control_0/en" "penultimate_bit9" -11.739
cap "phi0_connection_6/a_0_n13#" "sreg_01_2/sreg_left_control_0/sreg_control_0/Vdd!" 44.76
cap "sreg_01_2/sreg_left_control_0/bp" "sreg_01_2/sreg_left_control_0/sreg_control_0/Vdd!" 44.76
cap "last_c1" "last_c1-" -44.76
cap "sreg_01_2/sreg_left_control_0/bp" "sreg_01_2/sreg_0[9]/Vdd!" 58.9067
cap "penultimate_bit9" "sreg_01_2/sreg_left_control_0/sreg_control_0/Vdd!" 104.12
subcap "a_499_1251#" -1155.98
cap "penultimate_bit9" "new_latch_0[9]/w_31_9#" 74.388
cap "penultimate_bit9" "new_latch_0[9]/CLK" 29.82
cap "new_latch_0[9]/CLK" "new_latch_0[9]/w_31_9#" 49.294
cap "penultimate_bit9" "sreg_01_2/sreg_0[9]/w_n9_n17#" 11.394
cap "sreg_01_2/sreg_0[9]/w_n9_9#" "penultimate_bit9" 42.714
cap "sreg_01_2/sreg_0[9]/w_n9_n53#" "penultimate_bit9" 62.082
subcap "a_499_1251#" -2461.42
cap "penultimate_bit9" "new_latch_0[9]/w_31_28#" 74.388
cap "new_latch_0[9]/w_31_28#" "new_latch_0[9]/_CLK" 59.68
cap "penultimate_bit9" "new_latch_0[9]/_CLK" 29.82
cap "new_latch_0[9]/CLK" "new_latch_0[9]/w_31_9#" 22.38
subcap "last_bit9" -3942.36
subcap "penultimate_bit9" -2288.35
cap "addsub_eight_0/addsub_one_0[9]/a" "addsub_eight_0/addsub_one_0[9]/Vdd!" 92.676
cap "addsub_eight_0/addsub_one_0[9]/a" "penultimate_bit9" -1.42109e-14
cap "penultimate_bit9" "addsub_eight_0/addsub_one_0[9]/Vdd!" 92.676
subcap "cout" -1528.72
subcap "cout" -321.713
cap "addsub_eight_0/addsub_one_0[9]/cout" "addsub_eight_0/addsub_one_0[9]/Vdd!" 16.722
subcap "in0" -48098.2
cap "InPad_1[9]/b/m1_16_754#" "InPad_1[9]/b/w_16_754#" 6060.45
cap "in0" "InPad_1[9]/b/w_16_754#" 16228.8
subcap "m1_n1817_1380#" -46503.1
cap "InPad_1[9]/br/GND!" "m1_n1817_1380#" 27.261
subcap "p2-" -2186.74
cap "inv_0/a_n14_n18#" "inv_0/a_n20_n11#" 7.10543e-15
cap "inv_0/w_n27_n9#" "inv_0/Vdd" 102.43
cap "inv_0/a_n20_n11#" "inv_0/Vdd" 25.5771
cap "inv_0/a_n14_n18#" "inv_0/w_n27_n9#" 67.14
subcap "p1-" -2079.08
cap "inv_1/w_n27_n9#" "inv_1/Vdd" 47.64
cap "inv_1/a_n20_n11#" "inv_1/Vdd" 171.792
cap "in_uq13" "andstat_0/and_0/a_71_16#" 245.727
cap "andstat_0/and_0/in2" "in_uq13" 14.91
cap "andstat_0/and_0/Vdd!" "in_uq13" 208.713
cap "andstat_0/and_0/in1" "andstat_0/and_0/GND!" 118.253
cap "andstat_0/and_0/Vdd!" "andstat_0/and_0/in1" 393.712
cap "andstat_0/stat_0/a_3_17#" "andstat_0/and_0/GND!" 270.168
cap "andstat_0/and_0/Vdd!" "andstat_0/stat_0/a_3_17#" 92.604
cap "andstat_0/and_0/Vdd!" "andstat_0/and_0/GND!" 232.884
cap "in_uq13" "andstat_0/and_0/in1" 8.248
cap "andstat_0/stat_0/a_3_17#" "in_uq13" 74.388
cap "in_uq13" "andstat_0/and_0/GND!" 111.414
cap "inv_2/Vdd" "inv_2/w_n27_n9#" 14.524
cap "inv_2/Vdd" "inv_2/a_n20_n11#" 167.496
cap "inv_2/a_n14_n18#" "inv_2/w_n27_n9#" 219.16
cap "inv_2/Vdd" "inv_2/a_n14_n18#" -5.68434e-14
subcap "m1_1036_1377#" -465.108
cap "andstat_1/stat_0/a_3_17#" "inv_3/w_n27_n9#" -3.55271e-15
cap "andstat_1/stat_0/Vdd!" "cout" -2.27374e-13
cap "andstat_1/stat_0/Vdd!" "inv_3/w_n27_n9#" 150.235
cap "inv_3/a_n14_n18#" "inv_3/w_n27_n9#" 167.475
cap "andstat_1/stat_0/Vdd!" "andstat_1/stat_0/Vdd!" 20.568
cap "andstat_1/stat_0/Vdd!" "andstat_1/stat_0/a_3_17#" 241.162
cap "andstat_1/stat_0/Vdd!" "inv_3/a_n14_n18#" 28.372
cap "andstat_1/stat_0/a_3_17#" "andstat_1/stat_0/w_27_n7#" 264.078
cap "andstat_1/stat_0/Vdd!" "andstat_1/stat_0/w_27_n7#" 66.82
cap "cout" "inv_3/w_n27_n9#" -0.874
subcap "m1_1119_1377#" -119.936
cap "inv_3/a_n14_n18#" "inv_3/w_n27_n9#" 133.372
cap "inv_3/a_n14_n18#" "inv_3/Vdd" 181.672
cap "inv_3/Vdd" "inv_3/w_n27_n9#" -29.048
cap "outPad_1[9]/br/GND!" "m1_1787_n1349#" 192.097
subcap "out9" -74319.1
cap "out9" "outPad_1[9]/b/w_16_754#" 21228.3
cap "outPad_1[9]/b/w_16_754#" "outPad_1[9]/b/m1_16_754#" 12812.7
cap "InPad_1[9]/b/w_16_754#" "InPad_1[9]/b/m1_16_754#" 4399.52
cap "InPad_1[9]/b/m1_16_754#" "InPad_1[9]/b/w_16_754#" 11772.6
cap "fsm_0/a_40_n196#" "in_latch" 52.884
cap "fsm_0/a_72_n196#" "m1_454_1440#" 30.4195
cap "fsm_0/a_72_n196#" "in_latch" 52.884
cap "s0" "fsm_0/a_88_n196#" 24.8455
cap "s0" "fsm_0/a_104_n196#" 4.56583
cap "in_uq3" "fsm_0/a_56_n196#" 10.958
cap "fsm_0/a_88_n196#" "m1_454_1440#" 10.958
cap "fsm_0/a_88_n196#" "in_latch" 52.884
cap "fsm_0/a_56_n196#" "m1_763_1426#" 30.4195
cap "fsm_0/a_40_n196#" "in_uq3" 30.4195
cap "fsm_0/a_56_n196#" "in_latch" 52.884
cap "fsm_0/a_72_n196#" "m1_763_1426#" 10.958
subcap "s1" -1072.56
subcap "s0" -1250.79
subcap "p2-" -815.598
cap "s0" "fsm_0/a_88_n196#" 10.1398
cap "s1" "fsm_0/a_104_n196#" 30.4195
cap "s0" "fsm_0/a_104_n196#" 10.958
cap "in_latch" "fsm_0/a_104_n196#" 52.884
cap "fsm_0/p2" "fsm_0/Vdd!" -44.76
cap "p2-" "fsm_0/p2" -35.808
subcap "p1-" -707.943
cap "p1-" "p1" 5.68434e-14
cap "sreg_latch" "fsm_0/GND!" 16.722
cap "fsm_0/GND!" "sreg_en" 16.722
cap "fsm_0/GND!" "s1" 16.722
cap "p1-" "p1" 5.68434e-14
cap "add_latch" "in_latch" -5.68434e-14
cap "add_latch" "fsm_0/GND!" 16.722
cap "s0" "fsm_0/GND!" 16.722
cap "in_latch" "fsm_0/GND!" 16.722
cap "fsm_0/GND!" "loop_latch" 16.722
cap "in_latch" "loop_latch" 1.42109e-14
cap "s0" "m1_810_1457#" -2.84217e-14
cap "m1_810_1457#" "fsm_0/GND!" 16.722
cap "add_latch" "sreg_latch" 1.13687e-13
subcap "sreg_latch" -2962.82
cap "andstat_0/and_0/in2" "andstat_0/and_0/Vdd!" 59.68
cap "andstat_1/and_0/GND!" "in_uq13" 12.783
subcap "m1_1065_1393#" -1253.66
subcap "add_latch" -5667.95
cap "andstat_1/and_0/in1" "andstat_1/and_0/Vdd!" 393.712
cap "andstat_1/and_0/Vdd!" "andstat_1/stat_0/a_3_17#" 10.284
cap "andstat_1/and_0/Vdd!" "andstat_1/and_0/GND!" 141.926
cap "andstat_1/and_0/Vdd!" "andstat_1/and_0/in2" 59.68
cap "andstat_1/and_0/in1" "andstat_1/and_0/GND!" 12.384
cap "outPad_1[9]/b/w_16_754#" "outPad_1[9]/b/m1_16_754#" 15778.9
cap "outPad_1[9]/b/m1_16_754#" "outPad_1[9]/b/w_16_754#" 9510.89
cap "fsm_0/p2-" "fsm_0/p2" -35.808
cap "fsm_0/Vdd!" "fsm_0/p2" -44.76
cap "fsm_0/GND!" "in_latch" 16.722
cap "s0" "fsm_0/GND!" 16.722
cap "fsm_0/GND!" "s1" 16.722
cap "fsm_0/GND!" "sreg_latch" 16.722
cap "fsm_0/GND!" "sreg_en" 16.722
cap "loop_latch" "fsm_0/GND!" 16.722
cap "m1_810_1457#" "fsm_0/GND!" 16.722
cap "fsm_0/GND!" "add_latch" 16.722
cap "clt/GND!" "inpad_0/m1_9_n128#" 3611.01
cap "inpad_0/m1_9_n128#" "inpad_0/br/GND!" 5960.39
cap "inpad_0/br/GND!" "in_uq3" 588.341
cap "a_106_1252#" "t1/br/GND!" 117.183
cap "a_106_1252#" "t1/br/GND!" 98.393
cap "in_uq13" "t2/br/GND!" 27.261
cap "t3/br/GND!" "p1" 27.261
cap "t4/br/GND!" "m1_n1638_163#" 113.238
cap "t5/Raw" "fsm_0/GND!" 859.392
cap "inpad_1/br/GND!" "m1_454_1440#" 27.261
cap "inpad_2/br/GND!" "m1_763_1426#" 27.261
cap "outpad_1/br/GND!" "m1_810_1457#" 27.261
cap "outpad_0/br/GND!" "m1_1381_1758#" 27.261
cap "clt/Vdd!" "clt/GND!" 5.68434e-14
cap "in_uq3" "inpad_0/a_144_n197#" 25.5771
cap "in_uq3" "inpad_0/br/Vdd!" 392.08
cap "inpad_0/br/GND!" "in_uq3" 226.805
cap "inpad_0/br/Vdd!" "t1/Vdd!" 1.13687e-13
cap "t1/br/Vdd!" "t2/Vdd!" 1.13687e-13
cap "t3/Vdd!" "t2/br/Vdd!" 1.13687e-13
cap "t4/Vdd!0" "t3/br/Vdd!" 1.13687e-13
cap "inpad_1/Vdd!" "t5/br/Vdd!" 1.13687e-13
cap "t5/br/GND!" "t5/br/Vdd!" -1.42109e-14
cap "inpad_2/Vdd!" "inpad_1/br/Vdd!" 1.13687e-13
cap "inpad_2/br/Vdd!" "outpad_1/Vdd!" 1.13687e-13
cap "outpad_1/br/Vdd!" "outpad_0/Vdd!" 1.13687e-13
cap "outpad_0/br/Vdd!" "outpad_0/br/GND!" -14.505
subcap "RESET" -46569.2
cap "RESET" "inpad_0/b/w_16_754#" 17303.6
cap "inpad_0/b/m1_16_754#" "inpad_0/b/w_16_754#" 9515.26
subcap "t1" -46604.6
cap "t1/b/w_16_754#" "t1" 11527.6
cap "t1/b/w_16_754#" "t1" 14531.2
subcap "phi0" -21975.5
cap "t2/b/m1_16_754#" "t2/b/w_16_754#" 3185.41
cap "t2/b/w_16_754#" "phi0" 13137
subcap "phi1" -21927.7
cap "t3/b/w_16_754#" "t3/b/m1_16_754#" 926.466
subcap "phi1" -21805.9
cap "t3/b/w_16_754#" "phi1" 13940.2
subcap "t4" -46064.3
cap "t4/b/m1_16_754#" "t4/b/w_16_754#" 4747.51
cap "t4/b/w_16_754#" "t4" 19975.3
cap "t4/b/w_16_754#" "t4/b/m1_16_754#" 894.204
subcap "iter" -46064.3
cap "inpad_1/b/w_16_754#" "inpad_1/b/m1_16_754#" 1221.63
subcap "iter" -46606.8
cap "inpad_1/b/w_16_754#" "iter" 18236.5
cap "inpad_1/b/m1_16_754#" "inpad_1/b/w_16_754#" 3914.68
subcap "load" -46064.3
cap "inpad_2/b/w_16_754#" "inpad_2/b/m1_16_754#" 4345.36
cap "load" "inpad_2/b/w_16_754#" 19082.8
cap "inpad_2/b/w_16_754#" "inpad_2/b/m1_16_754#" 1043.65
subcap "ready" -46569.2
cap "outpad_1/b/w_16_754#" "ready" 16984.1
cap "outpad_1/b/m1_16_754#" "outpad_1/b/w_16_754#" 7554.52
subcap "out10" -46585.6
cap "outpad_0/b/w_16_754#" "out10" 13678.2
cap "outpad_0/b/w_16_754#" "outpad_0/b/m1_16_754#" 6299.96
cap "inpad_0/b/m1_16_754#" "inpad_0/b/w_16_754#" 6779.74
cap "inpad_0/b/m1_16_754#" "inpad_0/b/w_16_754#" 3697.61
cap "t1/b/m1_16_754#" "t1/b/w_16_754#" 4982.11
cap "t1/b/w_16_754#" "t1/b/m1_16_754#" 6255.32
cap "t2/b/w_16_754#" "t2/b/m1_16_754#" 328.422
cap "t2/b/m1_16_754#" "t2/b/w_16_754#" 1335.08
cap "t3/b/w_16_754#" "t3/b/m1_16_754#" 169.602
cap "t3/b/m1_16_754#" "t3/b/w_16_754#" 2641.06
cap "t4/b/m1_16_754#" "t4/b/w_16_754#" 2149.45
cap "t4/b/w_16_754#" "t4/b/m1_16_754#" 9030.7
cap "t4/b/m1_16_754#" "t4/b/w_16_754#" 375.612
cap "inpad_1/b/w_16_754#" "inpad_1/b/m1_16_754#" 723.33
cap "inpad_1/b/w_16_754#" "inpad_1/b/m1_16_754#" 10841.5
cap "inpad_1/b/w_16_754#" "inpad_1/b/m1_16_754#" 2307.13
cap "inpad_2/b/m1_16_754#" "inpad_2/b/w_16_754#" 2260.3
cap "inpad_2/b/w_16_754#" "inpad_2/b/m1_16_754#" 9912.95
cap "inpad_2/b/w_16_754#" "inpad_2/b/m1_16_754#" 517.458
cap "outpad_1/b/w_16_754#" "outpad_1/b/m1_16_754#" 8846.97
cap "outpad_1/b/m1_16_754#" "outpad_1/b/w_16_754#" 3910.59
cap "outpad_0/b/m1_16_754#" "outpad_0/b/w_16_754#" 11861.5
cap "outpad_0/b/m1_16_754#" "outpad_0/b/w_16_754#" 5456.44
merge "fsm_0/loop_latch" "andstat_2/and_0/in2" -30.977 0 0 0 0 0 0 0 0 0 0 2 -4 0 0 0 0 1 -6 0 0
merge "andstat_2/and_0/in2" "loop_latch"
merge "outPad_1[6]/b/m1_16_754#" "out6" -74436.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_eight_0/addsub_one_0[2]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" 496.376 0 0 0 0 0 0 0 0 0 0 172 170 0 0 24 0 28 -26 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[2]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[2]/m2_0_n25#" "a_810_370#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" -528.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -8 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" "bus_10_1/m1_n2_1974#"
merge "bus_10_1/m1_n2_1974#" "m1_n1489_n1225#"
merge "m1_n1489_n1225#" "m1_n1489_n1101#"
merge "m1_n1489_n1101#" "m1_n1489_n977#"
merge "m1_n1489_n977#" "m1_n1489_n853#"
merge "m1_n1489_n853#" "m1_n1489_n729#"
merge "m1_n1489_n729#" "m1_n1489_n605#"
merge "m1_n1489_n605#" "m1_n1489_n481#"
merge "m1_n1489_n481#" "m1_n1489_n357#"
merge "m1_n1489_n357#" "m1_n1489_n233#"
merge "m1_n1489_n233#" "m1_n1489_1015#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" -505.248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 -8 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" "bus_10_1/m1_n9_1974#"
merge "bus_10_1/m1_n9_1974#" "32_bit9"
merge "32_bit9" "m1_n1496_n1225#"
merge "m1_n1496_n1225#" "m1_n1496_n1101#"
merge "m1_n1496_n1101#" "m1_n1496_n977#"
merge "m1_n1496_n977#" "m1_n1496_n853#"
merge "m1_n1496_n853#" "m1_n1496_n729#"
merge "m1_n1496_n729#" "m1_n1496_n605#"
merge "m1_n1496_n605#" "m1_n1496_n481#"
merge "m1_n1496_n481#" "m1_n1496_n357#"
merge "m1_n1496_n357#" "m1_n1496_n233#"
merge "m1_n1496_n233#" "m1_n1496_1139#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" -667.488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -196 -106 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" "bus_10_1/m1_47_1974#"
merge "bus_10_1/m1_47_1974#" "m1_n1440_n1225#"
merge "m1_n1440_n1225#" "m1_n1440_n1101#"
merge "m1_n1440_n1101#" "m1_n1440_n977#"
merge "m1_n1440_n977#" "m1_n1440_n853#"
merge "m1_n1440_n853#" "m1_n1440_n729#"
merge "m1_n1440_n729#" "m1_n1440_n605#"
merge "m1_n1440_n605#" "m1_n1440_n481#"
merge "m1_n1440_n481#" "m1_n1440_n357#"
merge "m1_n1440_n357#" "m1_n1440_n233#"
merge "m1_n1440_n233#" "m1_n1440_147#"
merge "latch_shift_0[3]/m2_92_39#" "new_latch_0[7]/a_42_61#" -11051.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1600 -814 -461 -218 6 0
merge "new_latch_0[7]/a_42_61#" "sreg_out_connection_1/m2_560_17#"
merge "sreg_out_connection_1/m2_560_17#" "outPad_1[7]/out"
merge "outPad_1[7]/out" "new_latch_2[2]/in"
merge "new_latch_2[2]/in" "m1_1767_n1349#"
merge "outPad_1[9]/Vdd!" "outPad_1[9]/br/Vdd!" -1980.8 80 -882 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 532 -1922
merge "outPad_1[9]/br/Vdd!" "crt/Vdd!"
merge "crt/Vdd!" "outpad_0/Vdd!"
merge "outpad_0/Vdd!" "outpad_0/br/Vdd!"
merge "outpad_0/br/Vdd!" "outpad_1/Vdd!"
merge "outpad_1/Vdd!" "outpad_1/br/Vdd!"
merge "outpad_1/br/Vdd!" "inpad_2/Vdd!"
merge "inpad_2/Vdd!" "inpad_2/br/Vdd!"
merge "inpad_2/br/Vdd!" "inpad_1/Vdd!"
merge "inpad_1/Vdd!" "inpad_1/br/Vdd!"
merge "inpad_1/br/Vdd!" "t5/br/Vdd!"
merge "t5/br/Vdd!" "t4/Vdd!0"
merge "t4/Vdd!0" "t4/br/Vdd!"
merge "t4/br/Vdd!" "t3/Vdd!"
merge "t3/Vdd!" "t3/br/Vdd!"
merge "t3/br/Vdd!" "t2/Vdd!"
merge "t2/Vdd!" "t2/br/Vdd!"
merge "t2/br/Vdd!" "t1/Vdd!"
merge "t1/Vdd!" "t1/br/Vdd!"
merge "t1/br/Vdd!" "inpad_0/Vdd!"
merge "inpad_0/Vdd!" "inpad_0/br/Vdd!"
merge "inpad_0/br/Vdd!" "InPad_1[9]/br/Vdd!"
merge "InPad_1[9]/br/Vdd!" "clt/Vdd!"
merge "latch_shift_0[5]/w_31_9#" "latch_shift_0[6]/w_31_9#" -125.867 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -12 0 0 0 0
merge "latch_shift_0[6]/w_31_9#" "addsub_eight_0/addsub_one_0[4]/Vdd!"
merge "addsub_eight_0/addsub_one_0[4]/Vdd!" "add_latch_connections_4/m1_n1_n1#"
merge "sreg_04_0/in1" "sreg_02_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" "m2_n1054_147#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" -695.376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -224 -120 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" "bus_10_1/m1_54_1974#"
merge "bus_10_1/m1_54_1974#" "m1_n1433_n1225#"
merge "m1_n1433_n1225#" "m1_n1433_n1101#"
merge "m1_n1433_n1101#" "m1_n1433_n977#"
merge "m1_n1433_n977#" "m1_n1433_n853#"
merge "m1_n1433_n853#" "m1_n1433_n729#"
merge "m1_n1433_n729#" "m1_n1433_n605#"
merge "m1_n1433_n605#" "m1_n1433_n481#"
merge "m1_n1433_n481#" "m1_n1433_n357#"
merge "m1_n1433_n357#" "m1_n1433_n233#"
merge "m1_n1433_n233#" "m1_n1433_23#"
merge "addsub_eight_0/addsub_one_0[5]/a" "new_latch_0[5]/in" -2897.3 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -680 -368 0 0
merge "new_latch_0[5]/in" "sreg_01_2/sreg_01_right_0[5]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[5]/m2_0_n25#" "last_bit5"
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[5]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[5]/m2_0_n25#" "m2_n1214_643#"
merge "InPad_1[3]/in" "new_latch_3[3]/in" -957.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 0 -8 0 0
merge "new_latch_3[3]/in" "m1_n1817_n474#"
merge "outPad_1[9]/br/GND!" "crt/GND!" -30314.3 0 0 -808 -621 0 0 0 0 0 0 0 -8 0 0 -2935 -648 -6540 -2434 -614 -705
merge "crt/GND!" "outpad_0/br/GND!"
merge "outpad_0/br/GND!" "outpad_1/br/GND!"
merge "outpad_1/br/GND!" "inpad_2/br/GND!"
merge "inpad_2/br/GND!" "inpad_1/br/GND!"
merge "inpad_1/br/GND!" "t5/br/GND!"
merge "t5/br/GND!" "t4/br/GND!"
merge "t4/br/GND!" "t3/br/GND!"
merge "t3/br/GND!" "t2/br/GND!"
merge "t2/br/GND!" "t1/br/GND!"
merge "t1/br/GND!" "inpad_0/br/GND!"
merge "inpad_0/br/GND!" "InPad_1[9]/br/GND!"
merge "InPad_1[9]/br/GND!" "clt/GND!"
merge "clt/GND!" "t1/GND!"
merge "t1/GND!" "inpad_0/m1_9_n128#"
merge "inpad_0/m1_9_n128#" "andstat_1/and_0/GND!"
merge "andstat_1/and_0/GND!" "fsm_0/GND!"
merge "fsm_0/GND!" "andstat_1/stat_0/GND!"
merge "andstat_1/stat_0/GND!" "inv_2/w_n27_n9#"
merge "inv_2/w_n27_n9#" "andstat_0/and_0/GND!"
merge "andstat_0/and_0/GND!" "inv_1/w_n27_n9#"
merge "inv_1/w_n27_n9#" "inv_0/w_n27_n9#"
merge "inv_0/w_n27_n9#" "new_latch_0[9]/w_31_28#"
merge "new_latch_0[9]/w_31_28#" "sreg_01_2/sreg_0[9]/GND!"
merge "sreg_01_2/sreg_0[9]/GND!" "sreg_01_2/sreg_left_control_0/GND!"
merge "sreg_01_2/sreg_left_control_0/GND!" "sreg_01_2/sreg_left_control_0/bp"
merge "sreg_01_2/sreg_left_control_0/bp" "sreg_01_1/sreg_0[9]/GND!"
merge "sreg_01_1/sreg_0[9]/GND!" "sreg_01_1/sreg_left_control_0/GND!"
merge "sreg_01_1/sreg_left_control_0/GND!" "sreg_01_1/sreg_left_control_0/bp"
merge "sreg_01_1/sreg_left_control_0/bp" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!"
merge "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_16_0/sreg_left_control_0/GND!"
merge "sreg_16_0/sreg_left_control_0/GND!" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!"
merge "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_08_0/sreg_left_control_0/GND!"
merge "sreg_08_0/sreg_left_control_0/GND!" "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!"
merge "sreg_04_0/sreg_10b_0[1]/sreg_pair_0[9]/sreg_0/GND!" "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!"
merge "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "sreg_04_0/GND!"
merge "sreg_04_0/GND!" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/GND!"
merge "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/GND!" "sreg_02_0/sreg_left_control_0/GND!"
merge "sreg_02_0/sreg_left_control_0/GND!" "sreg_01_0/sreg_0[9]/GND!"
merge "sreg_01_0/sreg_0[9]/GND!" "sreg_01_0/sreg_left_control_0/GND!"
merge "sreg_01_0/sreg_left_control_0/GND!" "latch_shift_0[1]/w_31_28#"
merge "latch_shift_0[1]/w_31_28#" "addsub_eight_0/addsub_one_0[9]/GND!"
merge "addsub_eight_0/addsub_one_0[9]/GND!" "andstat_3/and_0/GND!"
merge "andstat_3/and_0/GND!" "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!"
merge "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/GND!" "new_latch_3[9]/w_31_28#"
merge "new_latch_3[9]/w_31_28#" "inv_5/w_n27_n9#"
merge "inv_5/w_n27_n9#" "a_106_1252#"
merge "a_106_1252#" "add_latch_connections_9/m1_77_n83#"
merge "latch_shift_0[10]/in" "addsub_eight_0/addsub_one_0[0]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[0]/s" "add_latch_connections_0/m1_1_n75#"
merge "t4/Vdd!" "andstat_1/and_0/Vdd!" -5079.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -836 -316 -28 -8 0 0
merge "andstat_1/and_0/Vdd!" "fsm_0/Vdd!"
merge "fsm_0/Vdd!" "inv_2/Vdd"
merge "inv_2/Vdd" "andstat_0/and_0/Vdd!"
merge "andstat_0/and_0/Vdd!" "inv_1/Vdd"
merge "inv_1/Vdd" "inv_0/Vdd"
merge "inv_0/Vdd" "latch_shift_0[0]/w_31_9#"
merge "latch_shift_0[0]/w_31_9#" "add_latch_connections_9/m1_n1_n1#"
merge "add_latch_connections_9/m1_n1_n1#" "addsub_eight_0/addsub_one_0[9]/Vdd!"
merge "addsub_eight_0/addsub_one_0[9]/Vdd!" "new_latch_0[9]/w_31_9#"
merge "new_latch_0[9]/w_31_9#" "sreg_01_2/sreg_0[9]/Vdd!"
merge "sreg_01_2/sreg_0[9]/Vdd!" "sreg_01_2/sreg_left_control_0/Vdd!"
merge "sreg_01_2/sreg_left_control_0/Vdd!" "sreg_01_1/sreg_0[9]/Vdd!"
merge "sreg_01_1/sreg_0[9]/Vdd!" "sreg_01_1/sreg_left_control_0/Vdd!"
merge "sreg_01_1/sreg_left_control_0/Vdd!" "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!"
merge "sreg_16_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_16_0/sreg_left_control_0/Vdd!"
merge "sreg_16_0/sreg_left_control_0/Vdd!" "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!"
merge "sreg_08_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_08_0/sreg_left_control_0/Vdd!"
merge "sreg_08_0/sreg_left_control_0/Vdd!" "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!"
merge "sreg_04_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_04_0/Vdd!"
merge "sreg_04_0/Vdd!" "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/Vdd!"
merge "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_02_0/sreg_left_control_0/Vdd!"
merge "sreg_02_0/sreg_left_control_0/Vdd!" "sreg_01_0/sreg_0[9]/Vdd!"
merge "sreg_01_0/sreg_0[9]/Vdd!" "sreg_01_0/sreg_left_control_0/Vdd!"
merge "sreg_01_0/sreg_left_control_0/Vdd!" "InPad_1[5]/br/Vdd!"
merge "InPad_1[5]/br/Vdd!" "inv_5/Vdd"
merge "inv_5/Vdd" "andstat_3/and_0/Vdd!"
merge "andstat_3/and_0/Vdd!" "w_n1553_n169#"
merge "w_n1553_n169#" "andstat_3/stat_0/Vdd!"
merge "andstat_3/stat_0/Vdd!" "new_latch_3[9]/w_31_9#"
merge "new_latch_3[9]/w_31_9#" "m1_n1638_163#"
merge "m1_n1638_163#" "m1_n1266_1253#"
merge "m1_n1266_1253#" "inv_3/Vdd"
merge "inv_3/Vdd" "andstat_1/stat_0/Vdd!"
merge "andstat_1/stat_0/Vdd!" "m1_1036_1377#"
merge "addsub_eight_0/addsub_one_0[6]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" 496.376 0 0 0 0 0 0 0 0 0 0 172 170 0 0 24 0 28 -26 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[6]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[6]/m2_0_n25#" "a_810_866#"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" "m2_14_767#"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "sreg_04_0/out6" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[6]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[6]/m2_0_n25#" "m2_n1214_767#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" -583.824 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -56 -36 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" "bus_10_1/m1_12_1974#"
merge "bus_10_1/m1_12_1974#" "m1_n1475_n1225#"
merge "m1_n1475_n1225#" "m1_n1475_n977#"
merge "m1_n1475_n977#" "m1_n1475_n853#"
merge "m1_n1475_n853#" "m1_n1475_n729#"
merge "m1_n1475_n729#" "m1_n1475_n605#"
merge "m1_n1475_n605#" "m1_n1475_n481#"
merge "m1_n1475_n481#" "m1_n1475_n357#"
merge "m1_n1475_n357#" "m1_n1475_n233#"
merge "m1_n1475_n233#" "m1_n1475_767#"
merge "latch_shift_0[8]/m2_92_39#" "new_latch_0[2]/a_42_61#" -6312.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -804 -414 -541 -278 6 0
merge "new_latch_0[2]/a_42_61#" "sreg_out_connection_6/m2_560_17#"
merge "sreg_out_connection_6/m2_560_17#" "new_latch_2[7]/in"
merge "new_latch_2[7]/in" "outPad_1[2]/out"
merge "outPad_1[2]/out" "m1_1716_n1349#"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[6]/m2_n76_n293#" "m2_n426_n977#"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[7]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/Vdd!" 273.276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 810 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[7]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/Vdd!" "m2_n530_n1211#"
merge "outPad_1[8]/out" "latch_shift_0[2]/m2_92_39#" -12951.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2004 -1014 -9 -60 6 0
merge "latch_shift_0[2]/m2_92_39#" "new_latch_0[8]/a_42_61#"
merge "new_latch_0[8]/a_42_61#" "sreg_out_connection_0/m2_560_17#"
merge "sreg_out_connection_0/m2_560_17#" "new_latch_2[1]/in"
merge "new_latch_2[1]/in" "m1_1776_n1349#"
merge "outpad_1/out" "fsm_0/ready" -1701.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -156 -92 -276 -195 0 0
merge "fsm_0/ready" "m1_810_1457#"
merge "t3/in" "fsm_0/p1" -14626.8 0 0 0 0 0 0 0 0 0 0 0 -28 0 0 -617 -472 -482 -243 -5178 -1810
merge "fsm_0/p1" "inv_1/a_n20_n11#"
merge "inv_1/a_n20_n11#" "sreg_01_2/sreg_left_control_0/phi1"
merge "sreg_01_2/sreg_left_control_0/phi1" "sreg_01_1/sreg_left_control_0/phi1"
merge "sreg_01_1/sreg_left_control_0/phi1" "phi1_connection_0/a_4_9#"
merge "phi1_connection_0/a_4_9#" "sreg_16_0/sreg_left_control_0/phi1"
merge "sreg_16_0/sreg_left_control_0/phi1" "phi1_connection_1/a_4_9#"
merge "phi1_connection_1/a_4_9#" "sreg_64_0/phi1"
merge "sreg_64_0/phi1" "phi1_connection_7/a_4_9#"
merge "phi1_connection_7/a_4_9#" "sreg_32_0/sreg_left_control_0/phi1"
merge "sreg_32_0/sreg_left_control_0/phi1" "phi1_connection_6/a_4_9#"
merge "phi1_connection_6/a_4_9#" "m1_n497_n100#"
merge "m1_n497_n100#" "sreg_08_0/sreg_left_control_0/phi1"
merge "sreg_08_0/sreg_left_control_0/phi1" "phi1_connection_2/a_4_9#"
merge "phi1_connection_2/a_4_9#" "sreg_04_0/phi1"
merge "sreg_04_0/phi1" "phi1_connection_3/a_4_9#"
merge "phi1_connection_3/a_4_9#" "sreg_02_0/sreg_left_control_0/phi1"
merge "sreg_02_0/sreg_left_control_0/phi1" "phi1_connection_5/a_4_9#"
merge "phi1_connection_5/a_4_9#" "sreg_01_0/sreg_left_control_0/phi1"
merge "sreg_01_0/sreg_left_control_0/phi1" "phi1_connection_4/a_4_9#"
merge "phi1_connection_4/a_4_9#" "p1"
merge "latch_shift_0[10]/w_31_28#" "addsub_eight_0/addsub_one_0[0]/cin" -266.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -12 -26 0 0
merge "addsub_eight_0/addsub_one_0[0]/cin" "addsub_eight_0/addsub_one_0[0]/GND!"
merge "addsub_eight_0/addsub_one_0[0]/GND!" "m2_1007_13#"
merge "m2_1007_13#" "add_latch_connections_0/m1_77_n83#"
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "sreg_04_0/out0" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "andstat_2/and_0/GND!" "inv_4/w_n27_n9#" -300.798 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -24 0 0 0 0
merge "inv_4/w_n27_n9#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "m1_1519_n221#"
merge "sreg_02_0/sreg_10b_0/sreg_pair_0[9]/sreg_0/i0" "sreg_02_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" -99.952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -44 0 0
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[9]/m2_0_n25#"
merge "sreg_01_0/sreg_01_right_0[9]/m2_0_n25#" "1_bit9"
merge "1_bit9" "m2_n1214_1139#"
merge "latch_shift_0[8]/w_31_9#" "add_latch_connections_1/m1_n1_n1#" -163.254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3 -20 0 0 0 0
merge "add_latch_connections_1/m1_n1_n1#" "addsub_eight_0/addsub_one_0[1]/Vdd!"
merge "addsub_eight_0/addsub_one_0[1]/Vdd!" "m1_1028_229#"
merge "InPad_2[0]/br/Vdd!" "clb/Vdd!" -182.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -129
merge "clb/Vdd!" "InPad_1[0]/Vdd!"
merge "InPad_1[0]/Vdd!" "InPad_1[0]/br/Vdd!"
merge "sreg_64_0/bp" "InPad_2[6]/in" 493.528 0 0 0 0 0 0 0 0 0 0 32 -4 0 0 124 -42 0 0 0 0
merge "InPad_2[6]/in" "a_1588_n1462#"
merge "sreg_32_0/sreg_left_control_0/bp" "InPad_2[5]/in" -1380.23 0 0 0 0 0 0 0 0 0 0 -2 -6 0 0 -208 -100 0 0 0 0
merge "InPad_2[5]/in" "a_n458_n1461#"
merge "InPad_2[1]/b/m1_16_754#" "bp1" -44872.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inpad_2/b/m1_16_754#" "load" -46510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_eight_0/addsub_one_0[0]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" 496.376 0 0 0 0 0 0 0 0 0 0 172 170 0 0 24 0 28 -26 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[0]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[0]/m2_0_n25#" "a_810_122#"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" -46.349 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" "m2_14_891#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" -640.947 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -16 -105 -78 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" "bus_10_1/m1_33_1974#"
merge "bus_10_1/m1_33_1974#" "m1_n1454_n1225#"
merge "m1_n1454_n1225#" "m1_n1454_n1101#"
merge "m1_n1454_n1101#" "m1_n1454_n977#"
merge "m1_n1454_n977#" "m1_n1454_n853#"
merge "m1_n1454_n853#" "m1_n1454_n729#"
merge "m1_n1454_n729#" "m1_n1454_n605#"
merge "m1_n1454_n605#" "m1_n1454_n481#"
merge "m1_n1454_n481#" "m1_n1454_n357#"
merge "m1_n1454_n357#" "m1_n1454_n233#"
merge "m1_n1454_n233#" "m1_n1454_395#"
merge "InPad_1[4]/in" "new_latch_3[4]/in" -957.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 0 -8 0 0
merge "new_latch_3[4]/in" "m1_n1817_n165#"
merge "sreg_01_2/sreg_0[9]/a_0_n91#" "stage_3" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" -639.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -168 -92 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" "bus_10_1/m1_40_1974#"
merge "bus_10_1/m1_40_1974#" "m1_n1447_n1225#"
merge "m1_n1447_n1225#" "m1_n1447_n1101#"
merge "m1_n1447_n1101#" "m1_n1447_n977#"
merge "m1_n1447_n977#" "m1_n1447_n853#"
merge "m1_n1447_n853#" "m1_n1447_n729#"
merge "m1_n1447_n729#" "m1_n1447_n605#"
merge "m1_n1447_n605#" "m1_n1447_n481#"
merge "m1_n1447_n481#" "m1_n1447_n357#"
merge "m1_n1447_n357#" "m1_n1447_n233#"
merge "m1_n1447_n233#" "m1_n1447_271#"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[3]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[3]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/Vdd!" "Vdd!_uq4"
merge "sreg_02_0/sreg_left_control_0/_c0" "2_c0-" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "new_latch_3[0]/in" "InPad_1[0]/in" -957.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 0 -8 0 0
merge "InPad_1[0]/in" "i9"
merge "outPad_1[7]/b/m1_16_754#" "out7" -74436.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "sreg_04_0/out1" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[8]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[8]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/Vdd!" "Vdd!_uq0"
merge "fsm_0/sreg_en" "sreg_01_2/sreg_left_control_0/en" -25852.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2039 -977 47 -89 -10764 -3670
merge "sreg_01_2/sreg_left_control_0/en" "sreg_01_1/sreg_left_control_0/en"
merge "sreg_01_1/sreg_left_control_0/en" "sreg_16_0/sreg_left_control_0/en"
merge "sreg_16_0/sreg_left_control_0/en" "m1_n517_1252#"
merge "m1_n517_1252#" "sreg_08_0/sreg_left_control_0/en"
merge "sreg_08_0/sreg_left_control_0/en" "sreg_04_0/en"
merge "sreg_04_0/en" "sreg_02_0/sreg_left_control_0/en"
merge "sreg_02_0/sreg_left_control_0/en" "sreg_01_0/sreg_left_control_0/en"
merge "sreg_01_0/sreg_left_control_0/en" "m3_n1367_1251#"
merge "m3_n1367_1251#" "sreg_64_0/en"
merge "sreg_64_0/en" "sreg_32_0/sreg_left_control_0/en"
merge "sreg_32_0/sreg_left_control_0/en" "sreg_en"
merge "latch_shift_0[3]/w_31_28#" "addsub_eight_0/addsub_one_0[7]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[7]/GND!" "add_latch_connections_7/m1_77_n83#"
merge "latch_shift_0[0]/CLK" "inv_3/a_n20_n11#" -574.218 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 -6 -22 0 0 0 0
merge "inv_3/a_n20_n11#" "andstat_1/stat_0/a_3_17#"
merge "andstat_1/stat_0/a_3_17#" "m1_1065_1393#"
merge "m1_1065_1393#" "a_1043_1377#"
merge "t2/in" "andstat_1/and_0/in1" -62317.6 0 0 0 0 0 0 0 0 0 0 -92 -128 0 0 -10636 -3023 -244 -134 -2518 -1182
merge "andstat_1/and_0/in1" "fsm_0/p2"
merge "fsm_0/p2" "andstat_0/and_0/in1"
merge "andstat_0/and_0/in1" "inv_0/a_n20_n11#"
merge "inv_0/a_n20_n11#" "sreg_01_2/sreg_left_control_0/phi0"
merge "sreg_01_2/sreg_left_control_0/phi0" "phi0_connection_6/a_0_n13#"
merge "phi0_connection_6/a_0_n13#" "sreg_01_1/sreg_left_control_0/phi0"
merge "sreg_01_1/sreg_left_control_0/phi0" "phi0_connection_5/a_0_n13#"
merge "phi0_connection_5/a_0_n13#" "sreg_16_0/sreg_left_control_0/phi0"
merge "sreg_16_0/sreg_left_control_0/phi0" "phi0_connection_4/a_0_n13#"
merge "phi0_connection_4/a_0_n13#" "sreg_08_0/sreg_left_control_0/phi0"
merge "sreg_08_0/sreg_left_control_0/phi0" "phi0_connection_3/a_0_n13#"
merge "phi0_connection_3/a_0_n13#" "sreg_04_0/phi0"
merge "sreg_04_0/phi0" "phi0_connection_2/a_0_n13#"
merge "phi0_connection_2/a_0_n13#" "sreg_02_0/sreg_left_control_0/phi0"
merge "sreg_02_0/sreg_left_control_0/phi0" "phi0_connection_1/a_0_n13#"
merge "phi0_connection_1/a_0_n13#" "sreg_01_0/sreg_left_control_0/phi0"
merge "sreg_01_0/sreg_left_control_0/phi0" "phi0_connection_0/a_0_n13#"
merge "phi0_connection_0/a_0_n13#" "andstat_2/and_0/in1"
merge "andstat_2/and_0/in1" "andstat_3/and_0/in1"
merge "andstat_3/and_0/in1" "sreg_64_0/phi0"
merge "sreg_64_0/phi0" "sreg_32_0/sreg_left_control_0/phi0"
merge "sreg_32_0/sreg_left_control_0/phi0" "in_uq13"
merge "addsub_eight_0/addsub_one_0[4]/a" "new_latch_0[4]/in" -2905.44 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -680 -372 0 0
merge "new_latch_0[4]/in" "sreg_01_2/sreg_01_right_0[4]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[4]/m2_0_n25#" "last_bit4"
merge "new_latch_2[1]/a_42_61#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" -18750 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44 -30 -13871 -5584
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[8]/sreg_0/i0" "new_latch_3[1]/a_42_61#"
merge "new_latch_3[1]/a_42_61#" "m2_1554_n1225#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" -611.712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -50 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" "bus_10_1/m1_19_1974#"
merge "bus_10_1/m1_19_1974#" "m1_n1468_n1225#"
merge "m1_n1468_n1225#" "m1_n1468_n1101#"
merge "m1_n1468_n1101#" "m1_n1468_n853#"
merge "m1_n1468_n853#" "m1_n1468_n729#"
merge "m1_n1468_n729#" "m1_n1468_n605#"
merge "m1_n1468_n605#" "m1_n1468_n481#"
merge "m1_n1468_n481#" "m1_n1468_n357#"
merge "m1_n1468_n357#" "m1_n1468_n233#"
merge "m1_n1468_n233#" "m1_n1468_643#"
merge "addsub_eight_0/addsub_one_0[9]/a" "new_latch_0[9]/in" -2877.55 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -668 -366 0 0
merge "new_latch_0[9]/in" "sreg_01_2/sreg_01_right_0[9]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[9]/m2_0_n25#" "last_bit9"
merge "addsub_eight_0/addsub_one_0[7]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" 2592.72 0 0 0 0 0 0 0 0 0 0 196 170 0 0 36 0 -205 -26 243 -664
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[7]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[7]/m2_0_n25#" "a_810_990#"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "sreg_04_0/out7" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[7]/m2_0_n25#" -59.566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2 -28 0 0
merge "sreg_01_0/sreg_01_right_0[7]/m2_0_n25#" "m2_n1214_891#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" -510.191 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 7 -22 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" "bus_10_1/m1_5_1974#"
merge "bus_10_1/m1_5_1974#" "m1_n1482_n1101#"
merge "m1_n1482_n1101#" "m1_n1482_n977#"
merge "m1_n1482_n977#" "m1_n1482_n853#"
merge "m1_n1482_n853#" "m1_n1482_n729#"
merge "m1_n1482_n729#" "m1_n1482_n605#"
merge "m1_n1482_n605#" "m1_n1482_n481#"
merge "m1_n1482_n481#" "m1_n1482_n357#"
merge "m1_n1482_n357#" "m1_n1482_n233#"
merge "m1_n1482_n233#" "m1_n1482_891#"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[7]/m2_n76_n293#" "m2_n426_n1101#"
merge "new_latch_2[0]/w_31_28#" "sreg_64_0/GND!" -268.319 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19 -32 0 -8 0 0
merge "sreg_64_0/GND!" "m1_1643_n1444#"
merge "m1_1643_n1444#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "m1_1519_n1472#"
merge "sreg_32_0/sreg_left_control_0/GND!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" -68.655 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 -8 0 0
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/GND!" "m1_n527_n1478#"
merge "sreg_01_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "sreg_32_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" -622.168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -112 -64 0 0
merge "sreg_32_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" "bus_10_1/m1_26_1974#"
merge "bus_10_1/m1_26_1974#" "m1_n1461_n1225#"
merge "m1_n1461_n1225#" "m1_n1461_n1101#"
merge "m1_n1461_n1101#" "m1_n1461_n977#"
merge "m1_n1461_n977#" "m1_n1461_n729#"
merge "m1_n1461_n729#" "m1_n1461_n605#"
merge "m1_n1461_n605#" "m1_n1461_n481#"
merge "m1_n1461_n481#" "m1_n1461_n357#"
merge "m1_n1461_n357#" "m1_n1461_n233#"
merge "m1_n1461_n233#" "m1_n1461_519#"
merge "sreg_02_0/sreg_left_control_0/_c1" "2_c1-" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "sreg_04_0/out2" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "inv_2/a_n20_n11#" "andstat_0/stat_0/a_3_17#" -523.488 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 32 -16 0 0 0 0
merge "andstat_0/stat_0/a_3_17#" "new_latch_0[9]/CLK"
merge "new_latch_0[9]/CLK" "a_499_1251#"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[6]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[6]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/Vdd!" "Vdd!_uq1"
merge "InPad_1[5]/in" "new_latch_3[5]/in" -4819.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1092 -223 0 -8 0 0
merge "new_latch_3[5]/in" "m1_n1817_144#"
merge "outPad_1[0]/b/m1_16_754#" "out0" -74383.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "InPad_2[2]/b/m1_16_754#" "bp2" -45453.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fsm_0/in_latch" "andstat_3/and_0/in2" -459.982 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 3 -6 -306 -614
merge "andstat_3/and_0/in2" "in_latch"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/i0" "new_latch_2[4]/a_42_61#" -13423.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72 -48 -7026 -5786
merge "new_latch_2[4]/a_42_61#" "new_latch_3[4]/a_42_61#"
merge "new_latch_3[4]/a_42_61#" "m2_1554_n853#"
merge "addsub_eight_0/addsub_one_0[6]/a" "new_latch_0[6]/in" -2413.91 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -472 -264 0 0
merge "new_latch_0[6]/in" "sreg_01_2/sreg_01_right_0[6]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[6]/m2_0_n25#" "last_bit6"
merge "latch_shift_0[4]/m2_92_39#" "new_latch_0[6]/a_42_61#" -11231 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1604 -814 -413 -266 6 0
merge "new_latch_0[6]/a_42_61#" "sreg_out_connection_2/m2_560_17#"
merge "sreg_out_connection_2/m2_560_17#" "outPad_1[6]/out"
merge "outPad_1[6]/out" "new_latch_2[3]/in"
merge "new_latch_2[3]/in" "m1_1757_n1349#"
merge "sreg_64_0/sreg_left_control_0/c0" "64_c0" -142.256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "latch_shift_0[9]/m2_92_39#" "new_latch_0[1]/a_42_61#" -669.084 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2195 -1591 -128 -60 -58 -32
merge "new_latch_0[1]/a_42_61#" "sreg_out_connection_7/m2_560_17#"
merge "sreg_out_connection_7/m2_560_17#" "new_latch_2[8]/in"
merge "new_latch_2[8]/in" "outPad_1[1]/out"
merge "outPad_1[1]/out" "m1_1706_n1349#"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" "16_bit0"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_04_0/in0" "sreg_02_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" "m2_n1054_23#"
merge "new_latch_2[0]/w_31_9#" "sreg_64_0/Vdd!" -280.242 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -28 0 0 0 0
merge "sreg_64_0/Vdd!" "m1_1618_n1454#"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[0]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "64_bit0"
merge "addsub_eight_0/addsub_one_0[9]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" -3195.44 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 -8 -24 8 -44 -2286 -792
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[9]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[9]/m2_0_n25#" "penultimate_bit9"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[4]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[4]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/Vdd!" "Vdd!_uq3"
merge "andstat_2/stat_0/a_3_17#" "inv_4/a_n20_n11#" -483.024 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 -24 0 0 0 0
merge "inv_4/a_n20_n11#" "m1_1607_n173#"
merge "m1_1607_n173#" "new_latch_2[9]/CLK"
merge "new_latch_2[9]/CLK" "loop_latch_control"
merge "outPad_1[8]/b/m1_16_754#" "out8" -74436.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" -40.533 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "m2_n426_n605#"
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "sreg_04_0/out3" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[5]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[5]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[5]/sreg_0/Vdd!" "Vdd!_uq2"
merge "outPad_1[1]/b/m1_16_754#" "out1" -75052.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_01_2/sreg_left_control_0/_c1" "last_c1-" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "latch_shift_0[3]/in" "addsub_eight_0/addsub_one_0[7]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[7]/s" "add_latch_connections_7/m1_1_n75#"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" "m2_14_271#"
merge "sreg_64_0/sreg_left_control_0/c1" "64_c1" -142.256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "latch_shift_0[1]/in" "addsub_eight_0/addsub_one_0[9]/s" -215.334 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -22 -32 -8 0 0
merge "addsub_eight_0/addsub_one_0[9]/s" "add_latch_connections_9/m1_1_n75#"
merge "add_latch_connections_9/m1_1_n75#" "sum_bit9"
merge "addsub_eight_0/addsub_one_0[8]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" -3219.8 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 -8 -24 8 -44 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[8]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[8]/m2_0_n25#" "penultimate_bit8"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" "m2_14_1015#"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "sreg_04_0/out8" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[8]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[8]/m2_0_n25#" "m2_n1214_1015#"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[8]/m2_n76_n293#" "m2_n426_n1225#"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/Vdd!" -623.817 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 -210 -146 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_32_0/sreg_left_control_0/Vdd!"
merge "sreg_32_0/sreg_left_control_0/Vdd!" "Vdd!_uq8"
merge "crb/Vdd!" "InPad_2[9]/Vdd!" -236.732 -40 -82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80 -162
merge "InPad_2[9]/Vdd!" "InPad_2[9]/br/Vdd!"
merge "InPad_2[9]/br/Vdd!" "outPad_1[0]/br/Vdd!"
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/Vdd!" -1228.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -414 -291 0 0
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_n523_n343#"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/Vdd!" "m2_1505_n221#" -77.586 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -42 0 0
merge "latch_shift_0[8]/in" "addsub_eight_0/addsub_one_0[2]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[2]/s" "add_latch_connections_2/m1_1_n75#"
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "sreg_04_0/out4" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_01_0/sreg_left_control_0/_c1" "1_c1-" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "latch_shift_0[2]/w_31_28#" "addsub_eight_0/addsub_one_0[8]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[8]/GND!" "add_latch_connections_8/m1_77_n83#"
merge "outPad_1[2]/b/m1_16_754#" "out2" -75052.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "InPad_2[3]/b/m1_16_754#" "bp3" -45453.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_01_2/sreg_left_control_0/_c0" "last_c0-" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "InPad_1[7]/in" "new_latch_3[7]/in" -957.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 0 -8 0 0
merge "new_latch_3[7]/in" "m1_n1817_762#"
merge "sreg_16_0/sreg_left_control_0/sreg_control_0/bp" "InPad_2[4]/in" -18598 0 0 0 0 0 0 0 0 0 0 92 -8 0 0 -2016 -2292 0 0 0 0
merge "InPad_2[4]/in" "a_n510_1176#"
merge "sreg_08_0/sreg_left_control_0/sreg_control_0/bp" "InPad_2[3]/in" -37105.1 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 -6694 -2288 0 0 0 0
merge "InPad_2[3]/in" "a_n838_1176#"
merge "sreg_04_0/sreg_left_control_0/sreg_control_0/bp" "InPad_2[2]/in" -37341.2 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 -6746 -2296 0 0 0 0
merge "InPad_2[2]/in" "a_n1054_1176#"
merge "sreg_02_0/sreg_left_control_0/sreg_control_0/bp" "InPad_2[1]/in" -1658.73 0 0 0 0 0 0 0 0 0 0 44 -8 0 0 2660 -2300 0 0 0 0
merge "InPad_2[1]/in" "a_n1214_1176#"
merge "sreg_01_0/sreg_left_control_0/sreg_control_0/bp" "InPad_2[0]/in" -36897.9 0 0 0 0 0 0 0 0 0 0 -2 -6 0 0 -6646 -2290 0 0 0 0
merge "InPad_2[0]/in" "a_n1351_1176#"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/i0" "new_latch_2[0]/a_42_61#" -19679.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -14681 -5685
merge "new_latch_2[0]/a_42_61#" "new_latch_3[0]/a_42_61#"
merge "new_latch_3[0]/a_42_61#" "input_latch_9"
merge "sreg_04_0/in4" "sreg_02_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" "m2_n1054_519#"
merge "outpad_0/out" "m1_1381_1758#" -1055.98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -150 -96 0 0 0 0
merge "outpad_0/b/m1_16_754#" "out10" -46666.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "outPad_1[9]/b/m1_16_754#" "out9" -74436.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "sreg_04_0/out5" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "latch_shift_0[9]/w_31_9#" "latch_shift_0[10]/w_31_9#" -365.803 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -12 0 0 0 0
merge "latch_shift_0[10]/w_31_9#" "addsub_eight_0/addsub_one_0[0]/Vdd!"
merge "addsub_eight_0/addsub_one_0[0]/Vdd!" "add_latch_connections_0/m1_n1_n1#"
merge "latch_shift_0[10]/m2_92_39#" "new_latch_0[0]/a_42_61#" -13412.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2078 -1068 4 -16 6 0
merge "new_latch_0[0]/a_42_61#" "sreg_out_connection_8/m2_560_17#"
merge "sreg_out_connection_8/m2_560_17#" "o0"
merge "o0" "new_latch_2[9]/in"
merge "new_latch_2[9]/in" "outPad_1[0]/out"
merge "outPad_1[0]/out" "m1_1796_n1394#"
merge "outPad_1[3]/b/m1_16_754#" "out3" -74379 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_eight_0/addsub_one_0[7]/a" "new_latch_0[7]/in" -1976.07 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -137 -264 0 0
merge "new_latch_0[7]/in" "sreg_01_2/sreg_01_right_0[7]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[7]/m2_0_n25#" "last_bit7"
merge "addsub_eight_0/addsub_one_0[1]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" 496.376 0 0 0 0 0 0 0 0 0 0 172 170 0 0 24 0 28 -26 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[1]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[1]/m2_0_n25#" "a_810_246#"
merge "sreg_01_2/sreg_0[9]/a_7_n29#" "stage_1" -49.494 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -14 0 0 0 0
merge "InPad_1[1]/in" "new_latch_3[1]/in" -3491.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -529 -290 0 -8 0 0
merge "new_latch_3[1]/in" "m1_n1817_n1283#"
merge "t4/b/m1_16_754#" "t4" -46520.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" "16_bit9"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" -153.392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0
merge "sreg_08_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" "8_bit9"
merge "sreg_08_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "sreg_04_0/out9" -153.392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0
merge "sreg_04_0/out9" "4_bit9"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" "m2_14_147#"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_64_0/out9" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[9]/m2_n76_n293#" "o64_0"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[1]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "m2_n426_n357#"
merge "addsub_eight_0/addsub_one_0[5]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" 496.376 0 0 0 0 0 0 0 0 0 0 172 170 0 0 24 0 28 -26 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[5]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[5]/m2_0_n25#" "a_810_742#"
merge "InPad_1[8]/in" "new_latch_3[8]/in" -957.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 0 -8 0 0
merge "new_latch_3[8]/in" "m1_n1817_1071#"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[1]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[1]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/Vdd!" "Vdd!_uq6"
merge "inv_5/a_n20_n11#" "andstat_3/stat_0/a_3_17#" -434.82 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 -3 -16 0 0 0 0
merge "andstat_3/stat_0/a_3_17#" "new_latch_3[9]/CLK"
merge "new_latch_3[9]/CLK" "input_latch_control"
merge "addsub_eight_0/addsub_one_0[3]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" -960.748 0 0 0 0 0 0 0 0 0 0 -86 170 0 0 12 0 -99 -26 -1043 -664
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[3]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[3]/m2_0_n25#" "a_810_494#"
merge "sreg_01_2/sreg_left_control_0/c0" "last_c0" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "sreg_01_0/sreg_0[9]/c0" "sreg_01_0/sreg_left_control_0/c0" -38.247 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 -14 0 0 0 0
merge "sreg_01_0/sreg_left_control_0/c0" "1_c0"
merge "sreg_04_0/in8" "sreg_02_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[8]/m2_n11_9#" "m2_n1054_1015#"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[9]/sreg_0/Vdd!" "sreg_64_0/sreg_left_control_0/sreg_control_0/Vdd!" -403.434 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -9 -12 0 0
merge "sreg_64_0/sreg_left_control_0/sreg_control_0/Vdd!" "m1_1572_n1455#"
merge "latch_shift_0[7]/m2_92_39#" "new_latch_0[3]/a_42_61#" -6295.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -804 -414 -984 -221 6 0
merge "new_latch_0[3]/a_42_61#" "sreg_out_connection_5/m2_560_17#"
merge "sreg_out_connection_5/m2_560_17#" "outPad_1[3]/out"
merge "outPad_1[3]/out" "new_latch_2[6]/in"
merge "new_latch_2[6]/in" "m1_1726_n1349#"
merge "sreg_64_0/sreg_10b_0[29]/sreg_pair_0[2]/sreg_0/Vdd!" "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_0/Vdd!" -1420.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -486 -339 0 0
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[2]/sreg_0/Vdd!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/Vdd!"
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/Vdd!" "Vdd!_uq5"
merge "sreg_64_0/sreg_left_control_0/_c1" "64_c1-" -142.256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "outPad_1[4]/b/m1_16_754#" "out4" -74436.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "InPad_2[4]/b/m1_16_754#" "bp4" -44819.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_shift_0[7]/in" "addsub_eight_0/addsub_one_0[3]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[3]/s" "add_latch_connections_3/m1_1_n75#"
merge "addsub_eight_0/addsub_one_0[1]/a" "new_latch_0[1]/in" -2897.3 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -680 -368 0 0
merge "new_latch_0[1]/in" "sreg_01_2/sreg_01_right_0[1]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[1]/m2_0_n25#" "last_bit1"
merge "latch_shift_0[6]/w_31_28#" "addsub_eight_0/addsub_one_0[4]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[4]/GND!" "add_latch_connections_4/m1_77_n83#"
merge "latch_shift_0[6]/m2_92_39#" "new_latch_0[4]/a_42_61#" -6287.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -804 -414 -945 -201 6 0
merge "new_latch_0[4]/a_42_61#" "sreg_out_connection_4/m2_560_17#"
merge "sreg_out_connection_4/m2_560_17#" "outPad_1[4]/out"
merge "outPad_1[4]/out" "new_latch_2[5]/in"
merge "new_latch_2[5]/in" "m1_1736_n1349#"
merge "latch_shift_0[9]/in" "addsub_eight_0/addsub_one_0[1]/s" -52.466 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[1]/s" "add_latch_connections_1/m1_1_n75#"
merge "sreg_01_2/sreg_0[9]/a_0_n39#" "stage_2" -86.984 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -14 0 0 0 0
merge "addsub_eight_0/addsub_one_0[8]/a" "new_latch_0[8]/in" -2008.89 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 46 -96 -660 -368 0 0
merge "new_latch_0[8]/in" "sreg_01_2/sreg_01_right_0[8]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[8]/m2_0_n25#" "last_bit8"
merge "latch_shift_0[5]/m2_92_39#" "new_latch_0[5]/a_42_61#" -8362.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1204 -614 -13 -60 -422 -16
merge "new_latch_0[5]/a_42_61#" "sreg_out_connection_3/m2_560_17#"
merge "sreg_out_connection_3/m2_560_17#" "outPad_1[5]/out"
merge "outPad_1[5]/out" "new_latch_2[4]/in"
merge "new_latch_2[4]/in" "m1_1746_n1349#"
merge "sreg_01_2/sreg_left_control_0/c1" "last_c1" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "sreg_01_0/sreg_left_control_0/c1" "1_c1" -83.235 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3 -14 0 0 0 0
merge "new_latch_2[2]/a_42_61#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" -18750 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44 -30 -13871 -5584
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[7]/sreg_0/i0" "new_latch_3[2]/a_42_61#"
merge "new_latch_3[2]/a_42_61#" "m2_1554_n1101#"
merge "latch_shift_0[9]/w_31_28#" "addsub_eight_0/addsub_one_0[1]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[1]/GND!" "add_latch_connections_1/m1_77_n83#"
merge "outPad_1[5]/b/m1_16_754#" "out5" -74379 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "InPad_1[2]/in" "new_latch_3[2]/in" 2883.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1764 -722 0 -8 0 0
merge "new_latch_3[2]/in" "m1_n1817_n784#"
merge "sreg_64_0/sreg_10b_0[31]/sreg_pair_0[0]/sreg_0/GND!" "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" -1022.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 -332 -170 0 0
merge "sreg_32_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/GND!" "m1_n527_n225#"
merge "latch_shift_0[6]/in" "addsub_eight_0/addsub_one_0[4]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[4]/s" "add_latch_connections_4/m1_1_n75#"
merge "InPad_1[9]/in" "new_latch_3[9]/in" -694.868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 -88 0 -8 0 0
merge "new_latch_3[9]/in" "m1_n1817_1380#"
merge "outPad_1[9]/out" "latch_shift_0[1]/m2_92_39#" -14824.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2147 -1077 -43 -72 -1209 0
merge "latch_shift_0[1]/m2_92_39#" "new_latch_0[9]/a_42_61#"
merge "new_latch_0[9]/a_42_61#" "sreg_out_connection_9/m2_560_17#"
merge "sreg_out_connection_9/m2_560_17#" "new_latch_2[0]/in"
merge "new_latch_2[0]/in" "m1_1787_n1349#"
merge "andstat_0/and_0/in2" "fsm_0/sreg_latch" -47.136 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 -21 -25 0 0
merge "fsm_0/sreg_latch" "sreg_latch"
merge "latch_shift_0[5]/in" "addsub_eight_0/addsub_one_0[5]/s" -73.378 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 -8 0 0
merge "addsub_eight_0/addsub_one_0[5]/s" "add_latch_connections_5/m1_1_n75#"
merge "InPad_1[9]/b/m1_16_754#" "in0" -48132.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fsm_0/p2-" "inv_0/a_n14_n18#" -244.236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -30 0 0 0 0
merge "inv_0/a_n14_n18#" "p2-"
merge "latch_shift_0[4]/in" "addsub_eight_0/addsub_one_0[6]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[6]/s" "add_latch_connections_6/m1_1_n75#"
merge "sreg_32_0/sreg_10b_0[15]/sreg_pair_0[0]/sreg_1/Vdd!" "new_latch_3[8]/w_31_9#" -570.182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -6 -10 0 0
merge "new_latch_3[8]/w_31_9#" "m1_n1566_n343#"
merge "InPad_2[5]/b/m1_16_754#" "bp5" -44872.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_shift_0[2]/in" "addsub_eight_0/addsub_one_0[8]/s" -56.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "addsub_eight_0/addsub_one_0[8]/s" "add_latch_connections_8/m1_1_n75#"
merge "t1/b/m1_16_754#" "t1" -46666.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_04_0/in2" "sreg_02_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" "m2_n1054_271#"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[2]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "m2_n426_n481#"
merge "inpad_1/in" "fsm_0/iter" -4666.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 -2205 -682 0 0
merge "fsm_0/iter" "m1_454_1440#"
merge "InPad_1[8]/b/m1_16_754#" "in1" -48132.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" "m2_14_643#"
merge "latch_shift_0[0]/in" "addsub_eight_0/addsub_one_0[9]/cout" -436.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 -112 0 0
merge "addsub_eight_0/addsub_one_0[9]/cout" "cout"
merge "InPad_1[7]/b/m1_16_754#" "in2" -48074.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_04_0/in7" "sreg_02_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" -49.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[7]/m2_n11_9#" "m2_n1054_891#"
merge "InPad_2[6]/b/m1_16_754#" "bp6" -44872.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_shift_0[7]/w_31_9#" "add_latch_connections_2/m1_n1_n1#" -20.895 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -12 0 0 0 0
merge "add_latch_connections_2/m1_n1_n1#" "addsub_eight_0/addsub_one_0[2]/Vdd!"
merge "addsub_eight_0/addsub_one_0[2]/Vdd!" "addsub_eight_0/addsub_one_0[3]/Vdd!"
merge "addsub_eight_0/addsub_one_0[3]/Vdd!" "add_latch_connections_3/m1_n1_n1#"
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[3]/m2_0_n25#" -49.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -28 0 0
merge "sreg_01_0/sreg_01_right_0[3]/m2_0_n25#" "m2_n1214_395#"
merge "new_latch_2[6]/a_42_61#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" -18735.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -33 -30 -13871 -5584
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[3]/sreg_0/i0" "new_latch_3[6]/a_42_61#"
merge "new_latch_3[6]/a_42_61#" "m2_1554_n605#"
merge "latch_shift_0[3]/w_31_9#" "addsub_eight_0/addsub_one_0[6]/Vdd!" -20.895 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -12 0 0 0 0
merge "addsub_eight_0/addsub_one_0[6]/Vdd!" "add_latch_connections_6/m1_n1_n1#"
merge "add_latch_connections_6/m1_n1_n1#" "add_latch_connections_7/m1_n1_n1#"
merge "add_latch_connections_7/m1_n1_n1#" "addsub_eight_0/addsub_one_0[7]/Vdd!"
merge "InPad_1[6]/b/m1_16_754#" "in3" -48701.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "crb/GND!" "InPad_2[9]/br/GND!" -83.081 0 0 -31 -63 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -65
merge "InPad_2[9]/br/GND!" "outPad_1[0]/br/GND!"
merge "fsm_0/p1-" "inv_1/a_n14_n18#" 14.239 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 -14 0 0 0 0
merge "inv_1/a_n14_n18#" "p1-"
merge "InPad_1[6]/in" "new_latch_3[6]/in" -1075.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -156 -92 0 -8 0 0
merge "new_latch_3[6]/in" "m1_n1818_453#"
merge "latch_shift_0[4]/w_31_9#" "add_latch_connections_5/m1_n1_n1#" -20.895 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -12 0 0 0 0
merge "add_latch_connections_5/m1_n1_n1#" "addsub_eight_0/addsub_one_0[5]/Vdd!"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" -72.489 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" "m2_14_395#"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[3]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_04_0/in3" "sreg_02_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" -80.478 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[3]/m2_n11_9#" "m2_n1054_395#"
merge "andstat_2/stat_0/Vdd!" "inv_4/Vdd" -494.646 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -16 0 0
merge "inv_4/Vdd" "andstat_2/and_0/Vdd!"
merge "andstat_2/and_0/Vdd!" "new_latch_2[9]/w_31_9#"
merge "new_latch_2[9]/w_31_9#" "m1_1693_n222#"
merge "m1_1693_n222#" "m2_1615_n176#"
merge "InPad_1[5]/b/m1_16_754#" "in4" -48090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_shift_0[1]/w_31_9#" "latch_shift_0[2]/w_31_9#" -65.883 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -12 0 0 0 0
merge "latch_shift_0[2]/w_31_9#" "addsub_eight_0/addsub_one_0[8]/Vdd!"
merge "addsub_eight_0/addsub_one_0[8]/Vdd!" "add_latch_connections_8/m1_n1_n1#"
merge "latch_shift_0[0]/w_31_28#" "inv_3/w_n27_n9#" -208.672 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 0 0
merge "inv_3/w_n27_n9#" "m1_1090_1377#"
merge "andstat_1/and_0/in2" "fsm_0/add_latch" -193.405 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 -60 -54 0 0
merge "fsm_0/add_latch" "add_latch"
merge "InPad_1[4]/b/m1_16_754#" "in5" -48163.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "InPad_2[0]/b/m1_16_754#" "bp0" -44872.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "new_latch_3[9]/_CLK" "inv_5/a_n14_n18#" -108.536 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 8 -8 0 0 0 0
merge "inv_5/a_n14_n18#" "_input_latch_control"
merge "new_latch_2[9]/a_42_61#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" -18684.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -13870 -5584
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[0]/sreg_0/i0" "new_latch_3[9]/a_42_61#"
merge "new_latch_3[9]/a_42_61#" "m2_1556_n287#"
merge "InPad_1[3]/b/m1_16_754#" "in6" -48132.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv_2/a_n14_n18#" "new_latch_0[9]/_CLK" -146.664 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 -8 0 0 0 0
merge "new_latch_0[9]/_CLK" "a_535_1251#"
merge "addsub_eight_0/addsub_one_0[0]/a" "new_latch_0[0]/in" -2711.38 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -600 -328 0 0
merge "new_latch_0[0]/in" "sreg_01_2/sreg_01_right_0[0]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[0]/m2_0_n25#" "last_bit0"
merge "inpad_0/b/m1_16_754#" "RESET" -46666.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_eight_0/addsub_one_0[4]/b" "sreg_01_2/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" 496.376 0 0 0 0 0 0 0 0 0 0 172 170 0 0 24 0 28 -26 -2262 -786
merge "sreg_01_2/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "sreg_01_1/sreg_01_right_0[4]/m2_0_n25#"
merge "sreg_01_1/sreg_01_right_0[4]/m2_0_n25#" "a_810_618#"
merge "sreg_64_0/sreg_left_control_0/_c0" "64_c0-" -142.256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "InPad_1[0]/b/m1_16_754#" "in9" -48142.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[0]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[0]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[0]/m2_0_n25#" "m2_n1214_23#"
merge "sreg_01_1/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "sreg_16_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" -79.024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "sreg_16_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" "m2_14_519#"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[4]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "m2_n426_n729#"
merge "InPad_1[2]/b/m1_16_754#" "in7" -48132.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inpad_2/in" "fsm_0/load" -4666.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130 -88 -2205 -682 0 0
merge "fsm_0/load" "m1_763_1426#"
merge "InPad_1[1]/b/m1_16_754#" "in8" -48163.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_eight_0/addsub_one_0[2]/a" "new_latch_0[2]/in" -2413.91 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -472 -264 0 0
merge "new_latch_0[2]/in" "sreg_01_2/sreg_01_right_0[2]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[2]/m2_0_n25#" "last_bit2"
merge "new_latch_2[9]/_CLK" "inv_4/a_n14_n18#" -348.472 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 -56 -8 0 0 0 0
merge "inv_4/a_n14_n18#" "_loop_latch_control"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[6]/sreg_0/i0" "new_latch_2[3]/a_42_61#" -19461 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -168 -96 -14377 -5786
merge "new_latch_2[3]/a_42_61#" "new_latch_3[3]/a_42_61#"
merge "new_latch_3[3]/a_42_61#" "m2_1554_n977#"
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[1]/sreg_0/i0" "new_latch_2[8]/a_42_61#" -3913.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -88 -56 5040 -5784
merge "new_latch_2[8]/a_42_61#" "new_latch_3[8]/a_42_61#"
merge "new_latch_3[8]/a_42_61#" "m2_1554_n357#"
merge "latch_shift_0[0]/_CLK" "inv_3/a_n14_n18#" -293.936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0 0 0
merge "inv_3/a_n14_n18#" "a_1079_1377#"
merge "a_1079_1377#" "m1_1119_1377#"
merge "addsub_eight_0/addsub_one_0[3]/a" "new_latch_0[3]/in" -2326.34 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -184 -96 -405 -264 0 0
merge "new_latch_0[3]/in" "sreg_01_2/sreg_01_right_0[3]/m2_0_n25#"
merge "sreg_01_2/sreg_01_right_0[3]/m2_0_n25#" "last_bit3"
merge "sreg_16_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "sreg_08_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" -72.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "sreg_04_0/in5" "sreg_02_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" "m2_n1054_643#"
merge "sreg_64_0/sreg_right_0/sreg_right_one_0[5]/m2_n11_9#" "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" -41.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0
merge "sreg_32_0/sreg_left_control_0/sreg_left_one_0[5]/m2_n76_n293#" "m2_n426_n853#"
merge "latch_shift_0[4]/w_31_28#" "addsub_eight_0/addsub_one_0[6]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[6]/GND!" "add_latch_connections_6/m1_77_n83#"
merge "inpad_0/in" "fsm_0/RESET" -12753.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2167 -691 -105 -82 0 0
merge "fsm_0/RESET" "in_uq3"
merge "latch_shift_0[7]/w_31_28#" "addsub_eight_0/addsub_one_0[3]/GND!" -309.624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[3]/GND!" "add_latch_connections_3/m1_77_n83#"
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[1]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[1]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[1]/m2_0_n25#" "m2_n1214_147#"
merge "outpad_1/b/m1_16_754#" "ready" -46666.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[2]/sreg_0/i0" "new_latch_2[7]/a_42_61#" -19495 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -184 -104 -14373 -5786
merge "new_latch_2[7]/a_42_61#" "new_latch_3[7]/a_42_61#"
merge "new_latch_3[7]/a_42_61#" "m2_1554_n481#"
merge "t2/b/m1_16_754#" "phi0" -22291.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_04_0/in9" "sreg_02_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" -169.664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52 -50 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[9]/m2_n11_9#" "2_bit9"
merge "2_bit9" "m2_n1054_1139#"
merge "fsm_0/OutSt0*" "fsm_0/InSt0*" -1339.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -568 -404 0 0
merge "fsm_0/InSt0*" "s0"
merge "InPad_2[0]/br/GND!" "clb/GND!" -353.037 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -115 -232
merge "clb/GND!" "InPad_1[0]/br/GND!"
merge "sreg_02_0/sreg_left_control_0/c0" "2_c0" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "sreg_04_0/in6" "sreg_02_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" -88.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "sreg_02_0/sreg_right_0/sreg_right_one_0[6]/m2_n11_9#" "m2_n1054_767#"
merge "fsm_0/OutSt1*" "fsm_0/InSt1*" 193.466 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 538 -329 0 0
merge "fsm_0/InSt1*" "s1"
merge "inpad_1/b/m1_16_754#" "iter" -46592.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_02_0/sreg_left_control_0/c1" "2_c1" -116.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "latch_shift_0[8]/w_31_28#" "addsub_eight_0/addsub_one_0[2]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[2]/GND!" "add_latch_connections_2/m1_77_n83#"
merge "new_latch_2[5]/a_42_61#" "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" -18750 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44 -30 -13871 -5584
merge "sreg_64_0/sreg_10b_0[0]/sreg_pair_0[4]/sreg_0/i0" "new_latch_3[5]/a_42_61#"
merge "new_latch_3[5]/a_42_61#" "m2_1554_n729#"
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[4]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[4]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[4]/m2_0_n25#" "m2_n1214_519#"
merge "latch_shift_0[5]/w_31_28#" "addsub_eight_0/addsub_one_0[5]/GND!" -234.644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -6 0 0
merge "addsub_eight_0/addsub_one_0[5]/GND!" "add_latch_connections_5/m1_77_n83#"
merge "sreg_01_0/sreg_left_control_0/_c0" "1_c0-" -132.402 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -17 0 0 0 0
merge "t3/b/m1_16_754#" "phi1" -21982.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sreg_02_0/sreg_left_control_0/sreg_left_one_0[2]/m2_n76_n293#" "sreg_01_0/sreg_01_right_0[2]/m2_0_n25#" -46.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -28 0 0
merge "sreg_01_0/sreg_01_right_0[2]/m2_0_n25#" "m2_n1214_271#"
cap "latch_shift_0[1:10]/in" "latch_shift_0[1:10]/w_31_9#" 2.27374e-13
cap "latch_shift_0[1:10]/m2_92_39#" "latch_shift_0[1:10]/w_31_28#" 77.164
cap "latch_shift_0[1:10]/m2_92_39#" "latch_shift_0[1:10]/w_31_9#" 38.646
cap "InPad_2[0:8]/Vdd!" "InPad_2[0:8]/br/Vdd!" 1.13687e-13
merge "new_latch_2[1:9]/CLK" "new_latch_2[0:8]/CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "latch_shift_0[0:9]/w_31_9#" "latch_shift_0[1:10]/w_31_9#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "InPad_2[1:9]/br/Vdd!" "InPad_2[0:8]/br/Vdd!" -525.076 0 -80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -138 0 -160
merge "InPad_2[0:8]/br/Vdd!" "InPad_2[0:8]/Vdd!"
merge "new_latch_2[1:9]/w_31_28#" "new_latch_2[0:8]/w_31_28#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "InPad_2[1:9]/br/GND!" "InPad_2[0:8]/br/GND!" -291.18 0 0 0 -80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -230
merge "new_latch_2[1:9]/w_31_9#" "new_latch_2[0:8]/w_31_9#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "new_latch_0[1:9]/_CLK" "new_latch_0[0:8]/_CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "new_latch_3[1:9]/CLK" "new_latch_3[0:8]/CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "new_latch_2[1:9]/_CLK" "new_latch_2[0:8]/_CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "new_latch_3[1:9]/w_31_28#" "new_latch_3[0:8]/w_31_28#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "new_latch_3[1:9]/_CLK" "new_latch_3[0:8]/_CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "outPad_1[1:9]/br/Vdd!" "outPad_1[0:8]/br/Vdd!" -525.076 0 -80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -138 0 -160
merge "outPad_1[0:8]/br/Vdd!" "outPad_1[0:8]/Vdd!"
merge "latch_shift_0[0:9]/a_42_61#" "latch_shift_0[1:10]/m2_92_39#" -85.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "latch_shift_0[0:9]/_CLK" "latch_shift_0[1:10]/_CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "new_latch_0[1:9]/CLK" "new_latch_0[0:8]/CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "outPad_1[1:9]/br/GND!" "outPad_1[0:8]/br/GND!" -291.18 0 0 0 -80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -230
merge "latch_shift_0[0:9]/CLK" "latch_shift_0[1:10]/CLK" -38.412 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0
merge "latch_shift_0[0:9]/w_31_28#" "latch_shift_0[1:10]/w_31_28#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "new_latch_3[1:9]/w_31_9#" "new_latch_3[0:8]/w_31_9#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "InPad_1[1:9]/Vdd!" "InPad_1[1:9]/br/Vdd!" -525.076 0 -80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -138 0 -160
merge "InPad_1[1:9]/br/Vdd!" "InPad_1[0:8]/br/Vdd!"
merge "new_latch_0[1:9]/w_31_9#" "new_latch_0[0:8]/w_31_9#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "InPad_1[1:9]/br/GND!" "InPad_1[0:8]/br/GND!" -291.18 0 0 0 -80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -230
merge "new_latch_0[1:9]/w_31_28#" "new_latch_0[0:8]/w_31_28#" -41.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
