
*** Running vivado
    with args -log memoire_cache.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memoire_cache.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Dec 10 13:42:32 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source memoire_cache.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 513.789 ; gain = 200.023
Command: read_checkpoint -auto_incremental -incremental C:/Users/noliv/traitement_image/traitement_image.srcs/utils_1/imports/synth_1/memoire_cache.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/noliv/traitement_image/traitement_image.srcs/utils_1/imports/synth_1/memoire_cache.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top memoire_cache -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.070 ; gain = 449.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memoire_cache' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:45]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff1' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:130]
INFO: [Synth 8-638] synthesizing module 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:45]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'flipflop' (0#1) [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:45]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff2' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:137]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff3' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:144]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/noliv/traitement_image/traitement_image.runs/synth_1/.Xil/Vivado-11872-PDE/realtime/fifo_generator_0_stub.vhdl:6' bound to instance 'fifo1' of component 'fifo_generator_0' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:151]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/noliv/traitement_image/traitement_image.runs/synth_1/.Xil/Vivado-11872-PDE/realtime/fifo_generator_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'Compteur126' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/Compteur126.vhd:36' bound to instance 'compteur2' of component 'Compteur126' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Compteur126' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/Compteur126.vhd:44]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/Compteur126.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Compteur126' (0#1) [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/Compteur126.vhd:44]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff4' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:171]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff5' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:178]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff6' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:185]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/noliv/traitement_image/traitement_image.runs/synth_1/.Xil/Vivado-11872-PDE/realtime/fifo_generator_0_stub.vhdl:6' bound to instance 'fifo2' of component 'fifo_generator_0' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:192]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff7' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:204]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff8' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:211]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'ff9' of component 'flipflop' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:218]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:229]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:237]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:245]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'memoire_cache' (0#1) [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element reset_s1_reg was removed.  [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element enable_s1_reg was removed.  [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element enable_s1_reg was removed.  [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element reset_s1_reg was removed.  [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:290]
WARNING: [Synth 8-3848] Net count_s1 in module/entity memoire_cache does not have driver. [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:111]
WARNING: [Synth 8-7129] Port enable in module flipflop is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module memoire_cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1490.238 ; gain = 563.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1490.238 ; gain = 563.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1490.238 ; gain = 563.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1490.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/noliv/traitement_image/traitement_image.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo1'
Finished Parsing XDC File [c:/Users/noliv/traitement_image/traitement_image.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo1'
Parsing XDC File [c:/Users/noliv/traitement_image/traitement_image.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo2'
Finished Parsing XDC File [c:/Users/noliv/traitement_image/traitement_image.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo2'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fifo1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'memoire_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          initialisation |                               00 |                               00
                bascules |                               01 |                               01
                  fifo_2 |                               10 |                               11
                  fifo_1 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'memoire_cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port enable in module memoire_cache is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin reset with 1st driver pin 'reset_s2_reg/Q' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:291]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin reset with 2nd driver pin 'GND' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:291]
CRITICAL WARNING: [Synth 8-6858] multi-driven net reset is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:291]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin enable with 1st driver pin 'enable_s2_reg/Q' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:289]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin enable with 2nd driver pin 'VCC' [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:289]
CRITICAL WARNING: [Synth 8-6858] multi-driven net enable is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/noliv/traitement_image/traitement_image.srcs/sources_1/new/memoire_cache.vhd:289]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_etat_reg[1]) is unused and will be removed from module memoire_cache.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |fifo_generator_0_bbox |     2|
|3     |BUFG                  |     1|
|4     |LUT2                  |     1|
|5     |FDCE                  |     1|
|6     |FDRE                  |     1|
|7     |IBUF                  |     2|
|8     |OBUF                  |     8|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1587.277 ; gain = 563.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.277 ; gain = 660.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c4dd6bc2
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 16 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1587.277 ; gain = 1057.668
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/noliv/traitement_image/traitement_image.runs/synth_1/memoire_cache.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file memoire_cache_utilization_synth.rpt -pb memoire_cache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 13:43:44 2024...
