TimeQuest Timing Analyzer report for I2C_maquina_estado
Sat Nov 01 21:38:07 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'SCL'
 14. Slow 1200mV 85C Model Setup: 'Clock_registro'
 15. Slow 1200mV 85C Model Hold: 'SCL'
 16. Slow 1200mV 85C Model Hold: 'clock'
 17. Slow 1200mV 85C Model Hold: 'Clock_registro'
 18. Slow 1200mV 85C Model Recovery: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 19. Slow 1200mV 85C Model Recovery: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 20. Slow 1200mV 85C Model Removal: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 21. Slow 1200mV 85C Model Removal: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_registro'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clock'
 41. Slow 1200mV 0C Model Setup: 'SCL'
 42. Slow 1200mV 0C Model Setup: 'Clock_registro'
 43. Slow 1200mV 0C Model Hold: 'SCL'
 44. Slow 1200mV 0C Model Hold: 'clock'
 45. Slow 1200mV 0C Model Hold: 'Clock_registro'
 46. Slow 1200mV 0C Model Recovery: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 47. Slow 1200mV 0C Model Recovery: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 48. Slow 1200mV 0C Model Removal: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 49. Slow 1200mV 0C Model Removal: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'clock'
 68. Fast 1200mV 0C Model Setup: 'SCL'
 69. Fast 1200mV 0C Model Setup: 'Clock_registro'
 70. Fast 1200mV 0C Model Hold: 'SCL'
 71. Fast 1200mV 0C Model Hold: 'clock'
 72. Fast 1200mV 0C Model Hold: 'Clock_registro'
 73. Fast 1200mV 0C Model Recovery: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 74. Fast 1200mV 0C Model Recovery: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 75. Fast 1200mV 0C Model Removal: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 76. Fast 1200mV 0C Model Removal: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Progagation Delay
 95. Minimum Progagation Delay
 96. Board Trace Model Assignments
 97. Input Transition Times
 98. Slow Corner Signal Integrity Metrics
 99. Fast Corner Signal Integrity Metrics
100. Setup Transfers
101. Hold Transfers
102. Recovery Transfers
103. Removal Transfers
104. Report TCCS
105. Report RSKM
106. Unconstrained Paths
107. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; I2C_maquina_estado                                                ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                ;
+----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------+
; clock                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                              ;
; Clock_registro                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_registro }                                                                                     ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] }  ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] } ;
; SCL                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCL }                                                                                                ;
+----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                            ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; 359.45 MHz ; 250.0 MHz       ; SCL            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 477.55 MHz ; 250.0 MHz       ; clock          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 847.46 MHz ; 250.0 MHz       ; Clock_registro ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------+
; Slow 1200mV 85C Model Setup Summary     ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -2.968 ; -7.613        ;
; SCL            ; -1.782 ; -4.156        ;
; Clock_registro ; -0.180 ; -0.369        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow 1200mV 85C Model Hold Summary      ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; SCL            ; -2.350 ; -9.835        ;
; clock          ; 0.420  ; 0.000         ;
; Clock_registro ; 0.436  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                      ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; -1.683 ; -1.683        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; -0.961 ; -0.961        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                      ;
+----------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                              ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+-------+---------------+
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.088 ; 0.000         ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.211 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                           ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; SCL                                                                                                ; -3.000 ; -29.985       ;
; Clock_registro                                                                                     ; -3.000 ; -11.995       ;
; clock                                                                                              ; -3.000 ; -9.425        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; -1.285 ; -1.285        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                         ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.968 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 2.367      ;
; -2.816 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 2.215      ;
; -2.790 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 2.189      ;
; -2.723 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 2.122      ;
; -2.633 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 2.032      ;
; -2.586 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.985      ;
; -2.470 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.869      ;
; -2.465 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.864      ;
; -2.342 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.741      ;
; -2.332 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.731      ;
; -2.312 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.711      ;
; -2.251 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.650      ;
; -2.232 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.631      ;
; -2.203 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.579     ; 1.602      ;
; -1.637 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.502      ;
; -1.632 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.497      ;
; -1.603 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.468      ;
; -1.508 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.373      ;
; -1.179 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.044      ;
; -1.174 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.039      ;
; -1.161 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.026      ;
; -1.159 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 2.024      ;
; -1.132 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 1.997      ;
; -1.126 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 1.991      ;
; -1.122 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 1.987      ;
; -1.120 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 1.985      ;
; -1.094 ; I2C_maquina_estado:b2v_inst|fstate.AC                               ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 1.000        ; -0.944     ; 1.148      ;
; -1.040 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 1.905      ;
; -0.926 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 1.000        ; -0.944     ; 0.980      ;
; -0.707 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.113     ; 1.572      ;
; -0.680 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.337      ; 2.015      ;
; -0.456 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; -0.494     ; 0.960      ;
; -0.395 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; -0.081     ; 1.312      ;
; -0.240 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; 0.752      ; 1.990      ;
; -0.181 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; 0.752      ; 1.931      ;
; -0.129 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 1.396      ; 2.523      ;
; -0.122 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 1.396      ; 2.516      ;
; -0.039 ; I2C_maquina_estado:b2v_inst|fstate.R_W                              ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock                                                                                              ; clock       ; 1.000        ; -0.082     ; 0.955      ;
; 0.059  ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 0.565      ; 1.504      ;
; 0.099  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock                                                                                              ; clock       ; 1.000        ; 0.752      ; 1.651      ;
; 0.221  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 1.000        ; -0.043     ; 0.734      ;
; 0.221  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 1.000        ; -0.043     ; 0.734      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCL'                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.782 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 1.000        ; -1.937     ; 0.843      ;
; -0.839 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.046     ; 1.791      ;
; -0.803 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.046     ; 1.755      ;
; -0.714 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.043     ; 1.669      ;
; -0.311 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 1.000        ; 1.725      ; 3.034      ;
; -0.310 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 1.000        ; 1.725      ; 3.033      ;
; -0.284 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 1.202      ;
; -0.284 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 1.202      ;
; -0.196 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.043     ; 1.151      ;
; -0.065 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.983      ;
; -0.046 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.964      ;
; 0.104  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.814      ;
; 0.104  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.814      ;
; 0.104  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.814      ;
; 0.105  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.813      ;
; 0.106  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.812      ;
; 0.106  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.812      ;
; 0.107  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.811      ;
; 0.117  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.801      ;
; 0.118  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.800      ;
; 0.119  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.799      ;
; 0.119  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.080     ; 0.799      ;
; 0.238  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 2.690      ; 3.182      ;
; 0.300  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 4.531      ; 4.961      ;
; 0.321  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 4.484      ; 4.893      ;
; 0.739  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 2.690      ; 3.181      ;
; 0.803  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 2.290      ; 2.217      ;
; 0.831  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 4.484      ; 4.883      ;
; 0.920  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 4.531      ; 4.841      ;
; 1.199  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 2.290      ; 2.321      ;
; 1.351  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 2.290      ; 1.669      ;
; 1.910  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 2.290      ; 1.610      ;
; 2.339  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 4.484      ; 2.875      ;
; 2.833  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 4.484      ; 2.881      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock_registro'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.180 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 1.096      ;
; -0.065 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.981      ;
; -0.042 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.958      ;
; -0.041 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.957      ;
; -0.041 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.957      ;
; 0.115  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.801      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCL'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.350 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 4.662      ; 2.750      ;
; -2.347 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 4.662      ; 2.753      ;
; -1.919 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 2.794      ; 1.313      ;
; -1.846 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 4.662      ; 2.754      ;
; -1.845 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 4.662      ; 2.755      ;
; -1.561 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 2.378      ; 1.255      ;
; -1.347 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 2.794      ; 1.385      ;
; -1.004 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 2.378      ; 1.812      ;
; -0.898 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 2.378      ; 1.418      ;
; -0.654 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 4.713      ; 4.497      ;
; -0.462 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 2.378      ; 1.854      ;
; -0.064 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 4.713      ; 4.587      ;
; 0.436  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.702      ;
; 0.436  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.702      ;
; 0.436  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.702      ;
; 0.437  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.703      ;
; 0.440  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.450  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.716      ;
; 0.451  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.452  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.718      ;
; 0.453  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.719      ;
; 0.562  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.828      ;
; 0.608  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 0.874      ;
; 0.697  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.043      ; 0.926      ;
; 0.747  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 0.000        ; 1.937      ; 2.870      ;
; 0.750  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 0.000        ; 1.937      ; 2.873      ;
; 0.797  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 1.063      ;
; 0.797  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.080      ; 1.063      ;
; 1.010  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.046      ; 1.242      ;
; 1.249  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.046      ; 1.481      ;
; 2.263  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 0.000        ; -1.725     ; 0.724      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                         ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.420 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 0.730      ; 1.356      ;
; 0.422 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock                                                                                              ; clock       ; 0.000        ; 0.944      ; 1.552      ;
; 0.440 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.600 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 1.595      ; 2.401      ;
; 0.602 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 1.595      ; 2.403      ;
; 0.609 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.944      ; 1.739      ;
; 0.615 ; I2C_maquina_estado:b2v_inst|fstate.R_W                              ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock                                                                                              ; clock       ; 0.000        ; 0.081      ; 0.882      ;
; 0.636 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.018      ; 0.860      ;
; 0.640 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.944      ; 1.770      ;
; 0.703 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.883      ; 1.792      ;
; 0.912 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.081      ; 1.179      ;
; 1.102 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.442      ;
; 1.339 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.679      ;
; 1.402 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.742      ;
; 1.423 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.763      ;
; 1.426 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.766      ;
; 1.446 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.786      ;
; 1.456 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 0.000        ; -0.752     ; 0.890      ;
; 1.457 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.797      ;
; 1.480 ; I2C_maquina_estado:b2v_inst|fstate.AC                               ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 0.000        ; -0.751     ; 0.915      ;
; 1.483 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.823      ;
; 1.488 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.828      ;
; 1.501 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 1.841      ;
; 1.768 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 2.108      ;
; 1.880 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 2.220      ;
; 1.911 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 2.251      ;
; 1.923 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.114      ; 2.263      ;
; 2.496 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.434      ;
; 2.528 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.466      ;
; 2.546 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.484      ;
; 2.569 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.507      ;
; 2.630 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.568      ;
; 2.635 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.573      ;
; 2.752 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.690      ;
; 2.757 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.695      ;
; 2.795 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.733      ;
; 2.931 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.869      ;
; 3.043 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 1.981      ;
; 3.066 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 2.004      ;
; 3.068 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 2.006      ;
; 3.161 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.288     ; 2.099      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock_registro'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.436 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.704      ;
; 0.608 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.876      ;
; 0.610 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.878      ;
; 0.611 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.879      ;
; 0.615 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.883      ;
; 0.718 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.986      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                             ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.683 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir ; DFF_inst5 ; clock        ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.730     ; 1.951      ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                              ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node   ; Launch Clock ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.961 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; DFF_inst7 ; clock        ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.018     ; 1.941      ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                              ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node   ; Launch Clock ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.088 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; DFF_inst7 ; clock        ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.494      ; 1.788      ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                             ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.211 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir ; DFF_inst5 ; clock        ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.565     ; 1.852      ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|datad                                                                          ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|datad                                                                          ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|combout                                                                        ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|combout                                                                        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|inclk[0]                                                               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|outclk                                                                 ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18~clkctrl|inclk[0]                                                               ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18~clkctrl|outclk                                                                 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_registro'                                                                                                   ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock_registro ; Rise       ; Clock_registro                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.169  ; 0.357        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.169  ; 0.357        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                   ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.418  ; 0.638        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.418  ; 0.638        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                   ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                   ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|datad    ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|combout  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5|clk                                                        ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|combout  ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|datad    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                              ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.098  ; 0.318        ; 0.220          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7|clk                                                                ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|combout ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout      ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout      ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout      ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|cin     ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa     ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|combout ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7|clk                                                                ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout      ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin       ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout      ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin       ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout      ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|cin     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q         ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-----------------+----------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+-------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 1.235 ; 1.569 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.080 ; 0.406 ; Rise       ; SCL             ;
; SDA             ; clock          ; 2.524 ; 2.823 ; Rise       ; clock           ;
; reset           ; clock          ; 0.019 ; 0.182 ; Rise       ; clock           ;
+-----------------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.791 ; -1.103 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.981  ; 0.667  ; Rise       ; SCL             ;
; SDA             ; clock          ; -1.459 ; -1.791 ; Rise       ; clock           ;
; reset           ; clock          ; 1.324  ; 1.174  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 7.943 ; 7.956 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 7.854 ; 7.863 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 7.943 ; 7.954 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 7.796 ; 7.780 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 7.618 ; 7.641 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 7.605 ; 7.631 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 7.609 ; 7.633 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 7.608 ; 7.631 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 7.918 ; 7.956 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 7.733 ; 7.726 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 7.733 ; 7.726 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 5.866 ; 5.871 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 5.294 ; 5.318 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 5.261 ; 5.287 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 5.294 ; 5.318 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 6.974 ; 7.023 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.851 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.851 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.860 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.860 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.677 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.677 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.703 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.703 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 7.405 ; 7.429 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 7.644 ; 7.652 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 7.728 ; 7.738 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 7.587 ; 7.571 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 7.417 ; 7.440 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 7.405 ; 7.429 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 7.409 ; 7.431 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 7.407 ; 7.430 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 7.704 ; 7.741 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 5.737 ; 5.742 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 7.529 ; 7.523 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 5.737 ; 5.742 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 5.155 ; 5.179 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 5.155 ; 5.179 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 5.188 ; 5.210 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 6.733 ; 6.763 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.826 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.826 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.834 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.834 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.659 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.659 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.683 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.683 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.811 ; 5.020 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.738 ; 4.944 ;    ;
+------------+-------------+----+-------+-------+----+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                             ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; 405.02 MHz ; 250.0 MHz       ; SCL            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 541.71 MHz ; 250.0 MHz       ; clock          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 947.87 MHz ; 250.0 MHz       ; Clock_registro ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
; Slow 1200mV 0C Model Setup Summary      ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -2.647 ; -6.493        ;
; SCL            ; -1.469 ; -3.299        ;
; Clock_registro ; -0.055 ; -0.055        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow 1200mV 0C Model Hold Summary       ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; SCL            ; -2.149 ; -9.315        ;
; clock          ; 0.340  ; 0.000         ;
; Clock_registro ; 0.403  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                       ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; -1.463 ; -1.463        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; -0.831 ; -0.831        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                       ;
+----------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                              ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+-------+---------------+
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.024 ; 0.000         ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.046 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                            ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; SCL                                                                                                ; -3.000 ; -29.985       ;
; Clock_registro                                                                                     ; -3.000 ; -11.995       ;
; clock                                                                                              ; -3.000 ; -9.425        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; -1.285 ; -1.285        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                         ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.647 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 2.156      ;
; -2.546 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 2.055      ;
; -2.506 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 2.015      ;
; -2.432 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.941      ;
; -2.350 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.859      ;
; -2.300 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.809      ;
; -2.197 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.706      ;
; -2.185 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.694      ;
; -2.087 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.596      ;
; -2.068 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.577      ;
; -2.062 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.571      ;
; -2.003 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.512      ;
; -1.988 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.497      ;
; -1.959 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -1.470     ; 1.468      ;
; -1.424 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 2.302      ;
; -1.391 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 2.269      ;
; -1.382 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 2.260      ;
; -1.284 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 2.162      ;
; -0.969 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.847      ;
; -0.969 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.847      ;
; -0.968 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.846      ;
; -0.953 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.831      ;
; -0.947 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.825      ;
; -0.938 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.816      ;
; -0.937 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.815      ;
; -0.910 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.788      ;
; -0.846 ; I2C_maquina_estado:b2v_inst|fstate.AC                               ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 1.000        ; -0.815     ; 1.030      ;
; -0.837 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.715      ;
; -0.700 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 1.000        ; -0.815     ; 0.884      ;
; -0.563 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.101     ; 1.441      ;
; -0.491 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.317      ; 1.807      ;
; -0.262 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; -0.073     ; 1.188      ;
; -0.262 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; -0.397     ; 0.864      ;
; -0.146 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; 0.642      ; 1.787      ;
; -0.097 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; 0.642      ; 1.738      ;
; -0.087 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 1.263      ; 2.349      ;
; -0.077 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 1.263      ; 2.339      ;
; 0.066  ; I2C_maquina_estado:b2v_inst|fstate.R_W                              ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock                                                                                              ; clock       ; 1.000        ; -0.073     ; 0.860      ;
; 0.133  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock                                                                                              ; clock       ; 1.000        ; 0.642      ; 1.508      ;
; 0.155  ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 0.549      ; 1.393      ;
; 0.301  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 1.000        ; -0.039     ; 0.659      ;
; 0.301  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 1.000        ; -0.039     ; 0.659      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.469 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 1.000        ; -1.706     ; 0.762      ;
; -0.669 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.041     ; 1.627      ;
; -0.615 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.041     ; 1.573      ;
; -0.545 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.039     ; 1.505      ;
; -0.273 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 1.000        ; 1.513      ; 2.785      ;
; -0.273 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 1.000        ; 1.513      ; 2.785      ;
; -0.172 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 1.098      ;
; -0.169 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 1.095      ;
; -0.072 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.039     ; 1.032      ;
; 0.029  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.074     ; 0.896      ;
; 0.056  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.074     ; 0.869      ;
; 0.194  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.732      ;
; 0.194  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.732      ;
; 0.195  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.196  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.730      ;
; 0.197  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.729      ;
; 0.197  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.073     ; 0.729      ;
; 0.205  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.074     ; 0.720      ;
; 0.206  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.074     ; 0.719      ;
; 0.208  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.074     ; 0.717      ;
; 0.208  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.074     ; 0.717      ;
; 0.369  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 4.181      ; 4.524      ;
; 0.385  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 2.559      ; 2.886      ;
; 0.437  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 4.136      ; 4.411      ;
; 0.786  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 4.136      ; 4.562      ;
; 0.793  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 2.559      ; 2.978      ;
; 0.895  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 4.181      ; 4.498      ;
; 0.907  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 2.174      ; 1.979      ;
; 1.302  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 2.174      ; 2.084      ;
; 1.388  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 2.174      ; 1.498      ;
; 1.942  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 2.174      ; 1.444      ;
; 2.243  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 4.136      ; 2.605      ;
; 2.677  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 4.136      ; 2.671      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock_registro'                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.055 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.981      ;
; 0.032  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.894      ;
; 0.062  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.864      ;
; 0.069  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.857      ;
; 0.070  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.856      ;
; 0.207  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.719      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.149 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 4.296      ; 2.551      ;
; -2.147 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 4.296      ; 2.553      ;
; -1.852 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 2.654      ; 1.206      ;
; -1.708 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 4.296      ; 2.492      ;
; -1.705 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 4.296      ; 2.495      ;
; -1.516 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 2.253      ; 1.141      ;
; -1.313 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 2.654      ; 1.245      ;
; -1.013 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 2.253      ; 1.644      ;
; -0.891 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 2.253      ; 1.266      ;
; -0.638 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 4.344      ; 4.110      ;
; -0.479 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 2.253      ; 1.678      ;
; -0.062 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 4.344      ; 4.186      ;
; 0.387  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.399  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.074      ; 0.644      ;
; 0.400  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.074      ; 0.645      ;
; 0.400  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.074      ; 0.645      ;
; 0.400  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.074      ; 0.645      ;
; 0.414  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.658      ;
; 0.415  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.659      ;
; 0.415  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.659      ;
; 0.416  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.417  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.661      ;
; 0.417  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.661      ;
; 0.513  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.074      ; 0.758      ;
; 0.555  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.074      ; 0.800      ;
; 0.636  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.039      ; 0.846      ;
; 0.717  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.961      ;
; 0.717  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.073      ; 0.961      ;
; 0.754  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 0.000        ; 1.706      ; 2.631      ;
; 0.757  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 0.000        ; 1.706      ; 2.634      ;
; 0.919  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.041      ; 1.131      ;
; 1.144  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.041      ; 1.356      ;
; 1.999  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 0.000        ; -1.513     ; 0.657      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                         ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.340 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 0.700      ; 1.231      ;
; 0.387 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.417 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock                                                                                              ; clock       ; 0.000        ; 0.815      ; 1.403      ;
; 0.513 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 1.443      ; 2.147      ;
; 0.522 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 1.443      ; 2.156      ;
; 0.542 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.061      ; 0.794      ;
; 0.562 ; I2C_maquina_estado:b2v_inst|fstate.R_W                              ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock                                                                                              ; clock       ; 0.000        ; 0.073      ; 0.806      ;
; 0.610 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.815      ; 1.596      ;
; 0.651 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.815      ; 1.637      ;
; 0.663 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.804      ; 1.658      ;
; 0.832 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.073      ; 1.076      ;
; 0.976 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.288      ;
; 1.205 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.517      ;
; 1.262 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.574      ;
; 1.289 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.601      ;
; 1.289 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.601      ;
; 1.291 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 0.000        ; -0.642     ; 0.820      ;
; 1.308 ; I2C_maquina_estado:b2v_inst|fstate.AC                               ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 0.000        ; -0.642     ; 0.837      ;
; 1.323 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.635      ;
; 1.341 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.653      ;
; 1.344 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.656      ;
; 1.347 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.659      ;
; 1.357 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.669      ;
; 1.630 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 1.942      ;
; 1.718 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 2.030      ;
; 1.727 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 2.039      ;
; 1.727 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.101      ; 2.039      ;
; 2.285 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.288      ;
; 2.317 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.320      ;
; 2.326 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.329      ;
; 2.359 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.362      ;
; 2.413 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.416      ;
; 2.429 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.432      ;
; 2.525 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.528      ;
; 2.541 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.544      ;
; 2.563 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.566      ;
; 2.688 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.691      ;
; 2.764 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.767      ;
; 2.797 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.800      ;
; 2.798 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.801      ;
; 2.929 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -1.208     ; 1.932      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock_registro'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.403 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.647      ;
; 0.555 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.799      ;
; 0.564 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.808      ;
; 0.564 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.808      ;
; 0.568 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.812      ;
; 0.671 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.915      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                              ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.463 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir ; DFF_inst5 ; clock        ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.700     ; 1.762      ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                               ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node   ; Launch Clock ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.831 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; DFF_inst7 ; clock        ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 1.769      ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                               ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node   ; Launch Clock ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.024 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; DFF_inst7 ; clock        ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.397      ; 1.612      ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                              ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.046 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir ; DFF_inst5 ; clock        ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.549     ; 1.688      ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.217  ; 0.435        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.374  ; 0.560        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|datad                                                                          ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|datad                                                                          ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18~clkctrl|inclk[0]                                                               ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18~clkctrl|outclk                                                                 ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|combout                                                                        ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|combout                                                                        ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|inclk[0]                                                               ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|inclk[0]                                                               ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|outclk                                                                 ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock_registro ; Rise       ; Clock_registro                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.143  ; 0.329        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.143  ; 0.329        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.259  ; 0.445        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                   ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.451  ; 0.669        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.451  ; 0.669        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                   ;
; 0.707  ; 0.707        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.707  ; 0.707        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.381  ; 0.567        ; 0.186          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|datad    ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5|clk                                                        ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|combout  ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5|clk                                                        ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|datad    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                              ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.055  ; 0.273        ; 0.218          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7|clk                                                                ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|combout ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout      ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin       ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout      ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout      ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|cin     ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa     ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|combout ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout      ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin       ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin       ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout      ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|cin     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q         ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7|clk                                                                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------------+----------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 1.051  ; 1.285 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; -0.032 ; 0.211 ; Rise       ; SCL             ;
; SDA             ; clock          ; 2.177  ; 2.393 ; Rise       ; clock           ;
; reset           ; clock          ; 0.018  ; 0.220 ; Rise       ; clock           ;
+-----------------+----------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.657 ; -0.872 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.994  ; 0.759  ; Rise       ; SCL             ;
; SDA             ; clock          ; -1.267 ; -1.510 ; Rise       ; clock           ;
; reset           ; clock          ; 1.178  ; 0.980  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 7.496 ; 7.491 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 7.421 ; 7.397 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 7.496 ; 7.474 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 7.377 ; 7.321 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 7.199 ; 7.202 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 7.187 ; 7.192 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 7.190 ; 7.194 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 7.189 ; 7.192 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 7.479 ; 7.491 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 7.315 ; 7.270 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 7.315 ; 7.270 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 5.677 ; 5.642 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 5.119 ; 5.122 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 5.086 ; 5.091 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 5.119 ; 5.122 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 6.597 ; 6.597 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.818 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.818 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.787 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.787 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.645 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.645 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.649 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.649 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 7.007 ; 7.011 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 7.232 ; 7.208 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 7.302 ; 7.281 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 7.189 ; 7.134 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 7.019 ; 7.022 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 7.007 ; 7.011 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 7.010 ; 7.013 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 7.009 ; 7.012 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 7.286 ; 7.297 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 5.558 ; 5.524 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 7.130 ; 7.087 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 5.558 ; 5.524 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 4.991 ; 4.995 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 4.991 ; 4.995 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 5.023 ; 5.025 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 6.379 ; 6.364 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.794 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.794 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.764 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.764 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.628 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.628 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.632 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.632 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.626 ; 4.904 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.560 ; 4.833 ;    ;
+------------+-------------+----+-------+-------+----+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------+
; Fast 1200mV 0C Model Setup Summary      ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -0.874 ; -1.682        ;
; SCL            ; -0.501 ; -0.501        ;
; Clock_registro ; 0.423  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast 1200mV 0C Model Hold Summary       ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; SCL            ; -1.271 ; -5.002        ;
; clock          ; 0.029  ; 0.000         ;
; Clock_registro ; 0.194  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                       ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; -0.411 ; -0.411        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; -0.052 ; -0.052        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                       ;
+----------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                              ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+-------+---------------+
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 0.641 ; 0.000         ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.143 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                            ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; SCL                                                                                                ; -3.000 ; -26.502       ;
; Clock_registro                                                                                     ; -3.000 ; -10.406       ;
; clock                                                                                              ; -3.000 ; -8.209        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; -1.000 ; -1.000        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                         ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.874 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 1.127      ;
; -0.796 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 1.049      ;
; -0.792 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 1.045      ;
; -0.772 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 1.025      ;
; -0.718 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.971      ;
; -0.673 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.926      ;
; -0.642 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.895      ;
; -0.625 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.878      ;
; -0.568 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.821      ;
; -0.551 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.804      ;
; -0.536 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.789      ;
; -0.516 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.769      ;
; -0.514 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.767      ;
; -0.498 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 1.000        ; -0.714     ; 0.751      ;
; -0.314 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 1.219      ;
; -0.303 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 1.208      ;
; -0.289 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 1.194      ;
; -0.229 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 1.134      ;
; -0.110 ; I2C_maquina_estado:b2v_inst|fstate.AC                               ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 1.000        ; -0.546     ; 0.551      ;
; -0.076 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.981      ;
; -0.065 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.970      ;
; -0.059 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.964      ;
; -0.048 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.953      ;
; -0.047 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.952      ;
; -0.047 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.952      ;
; -0.033 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.938      ;
; -0.025 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 1.000        ; -0.547     ; 0.465      ;
; -0.025 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.930      ;
; -0.016 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.921      ;
; 0.157  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 1.000        ; -0.062     ; 0.748      ;
; 0.333  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; -0.043     ; 0.611      ;
; 0.372  ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.360      ; 0.975      ;
; 0.408  ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; -0.124     ; 0.455      ;
; 0.467  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; 0.442      ; 0.962      ;
; 0.481  ; I2C_maquina_estado:b2v_inst|fstate.R_W                              ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock                                                                                              ; clock       ; 1.000        ; -0.043     ; 0.463      ;
; 0.491  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 1.000        ; 0.442      ; 0.938      ;
; 0.543  ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 0.852      ; 1.296      ;
; 0.575  ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 0.852      ; 1.264      ;
; 0.615  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 1.000        ; -0.022     ; 0.350      ;
; 0.615  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 1.000        ; -0.022     ; 0.350      ;
; 0.616  ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 1.000        ; 0.368      ; 0.739      ;
; 0.628  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock                                                                                              ; clock       ; 1.000        ; 0.442      ; 0.801      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.501 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 1.000        ; -1.093     ; 0.395      ;
; 0.096  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.023     ; 0.868      ;
; 0.128  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.023     ; 0.836      ;
; 0.132  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 1.240      ; 1.700      ;
; 0.169  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.022     ; 0.796      ;
; 0.209  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 2.280      ; 2.663      ;
; 0.211  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 2.257      ; 2.638      ;
; 0.378  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.567      ;
; 0.394  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.551      ;
; 0.414  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 1.000        ; -0.022     ; 0.551      ;
; 0.457  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 1.000        ; 0.984      ; 1.514      ;
; 0.460  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 1.000        ; 0.984      ; 1.511      ;
; 0.494  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.451      ;
; 0.498  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.447      ;
; 0.558  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.387      ;
; 0.559  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.386      ;
; 0.560  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.385      ;
; 0.560  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.385      ;
; 0.560  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.385      ;
; 0.561  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.561  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.568  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.377      ;
; 0.568  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.377      ;
; 0.568  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.377      ;
; 0.569  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 1.000        ; -0.042     ; 0.376      ;
; 0.590  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 1.063      ; 1.065      ;
; 0.783  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 2.280      ; 2.589      ;
; 0.806  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 1.240      ; 1.526      ;
; 0.869  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.500        ; 1.063      ; 0.786      ;
; 0.983  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 2.257      ; 2.366      ;
; 1.055  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 1.063      ; 1.100      ;
; 1.394  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 1.000        ; 1.063      ; 0.761      ;
; 1.404  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.500        ; 2.257      ; 1.445      ;
; 1.997  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 1.000        ; 2.257      ; 1.352      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock_registro'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.423 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.522      ;
; 0.481 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.464      ;
; 0.484 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.461      ;
; 0.484 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.461      ;
; 0.499 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.446      ;
; 0.566 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.379      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.271 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 2.351      ; 1.289      ;
; -1.269 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 2.351      ; 1.291      ;
; -0.899 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; 0.000        ; 1.291      ; 0.601      ;
; -0.731 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 1.108      ; 0.586      ;
; -0.676 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 2.351      ; 1.384      ;
; -0.674 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 2.351      ; 1.386      ;
; -0.478 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 1.108      ; 0.839      ;
; -0.354 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; 0.000        ; 2.377      ; 2.232      ;
; -0.334 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL         ; -0.500       ; 1.291      ; 0.666      ;
; -0.139 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 1.108      ; 0.678      ;
; 0.054  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 1.108      ; 0.871      ;
; 0.167  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 0.000        ; 1.093      ; 1.344      ;
; 0.169  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 0.000        ; 1.093      ; 1.346      ;
; 0.184  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL         ; -0.500       ; 2.377      ; 2.270      ;
; 0.191  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.317      ;
; 0.191  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.317      ;
; 0.191  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.317      ;
; 0.191  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.317      ;
; 0.199  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.200  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.326      ;
; 0.200  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.326      ;
; 0.201  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.327      ;
; 0.201  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.327      ;
; 0.251  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.377      ;
; 0.266  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.392      ;
; 0.321  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.022      ; 0.427      ;
; 0.361  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.487      ;
; 0.376  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL                                                                                                ; SCL         ; 0.000        ; 0.042      ; 0.502      ;
; 0.469  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.023      ; 0.576      ;
; 0.576  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL                                                                                                ; SCL         ; 0.000        ; 0.023      ; 0.683      ;
; 1.233  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL                                                                                                ; SCL         ; 0.000        ; -0.984     ; 0.333      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                         ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.029 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 0.956      ; 1.089      ;
; 0.051 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 0.956      ; 1.111      ;
; 0.057 ; DFF_inst5                                                           ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock       ; 0.000        ; 0.451      ; 0.612      ;
; 0.067 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock                                                                                              ; clock       ; 0.000        ; 0.547      ; 0.698      ;
; 0.084 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.623      ; 0.811      ;
; 0.159 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.547      ; 0.790      ;
; 0.168 ; DFF_inst7                                                           ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.118      ; 0.390      ;
; 0.174 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.547      ; 0.805      ;
; 0.201 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                      ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                     ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.264 ; I2C_maquina_estado:b2v_inst|fstate.R_W                              ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock                                                                                              ; clock       ; 0.000        ; 0.042      ; 0.390      ;
; 0.421 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock                                                                                              ; clock       ; 0.000        ; 0.043      ; 0.548      ;
; 0.476 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.663      ;
; 0.591 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.778      ;
; 0.602 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.789      ;
; 0.614 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.801      ;
; 0.628 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.815      ;
; 0.635 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.822      ;
; 0.644 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.831      ;
; 0.652 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.839      ;
; 0.655 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.842      ;
; 0.662 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.849      ;
; 0.761 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                          ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock                                                                                              ; clock       ; 0.000        ; -0.442     ; 0.403      ;
; 0.778 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 0.965      ;
; 0.781 ; I2C_maquina_estado:b2v_inst|fstate.AC                               ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock                                                                                              ; clock       ; 0.000        ; -0.442     ; 0.423      ;
; 0.821 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 1.008      ;
; 0.847 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 1.034      ;
; 0.851 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro                                                                                     ; clock       ; 0.000        ; 0.063      ; 1.038      ;
; 1.087 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.654      ;
; 1.108 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.675      ;
; 1.124 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.691      ;
; 1.135 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.702      ;
; 1.149 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.716      ;
; 1.156 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.723      ;
; 1.207 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.774      ;
; 1.214 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.781      ;
; 1.218 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.785      ;
; 1.284 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.851      ;
; 1.331 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.898      ;
; 1.342 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.909      ;
; 1.343 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.910      ;
; 1.394 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL                                                                                                ; clock       ; 0.000        ; -0.557     ; 0.961      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock_registro'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.194 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.320      ;
; 0.266 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.392      ;
; 0.268 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.394      ;
; 0.315 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.441      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                              ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.411 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir ; DFF_inst5 ; clock        ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.451     ; 0.947      ;
+--------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                               ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node   ; Launch Clock ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.052 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; DFF_inst7 ; clock        ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.118     ; 0.921      ;
+--------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                               ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node   ; Launch Clock ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.641 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; DFF_inst7 ; clock        ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.124      ; 0.869      ;
+-------+-------------------------------------------------+-----------+--------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                              ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.143 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir ; DFF_inst5 ; clock        ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.368     ; 0.879      ;
+-------+------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -0.124 ; 0.060        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -0.112 ; 0.072        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.055  ; 0.055        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18~clkctrl|inclk[0]                                                               ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18~clkctrl|outclk                                                                 ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|inclk[0]                                                               ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17~clkctrl|outclk                                                                 ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|datad                                                                          ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|datad                                                                          ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|combout                                                                        ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|combout                                                                        ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.683  ; 0.899        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.683  ; 0.899        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.709  ; 0.925        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.719  ; 0.935        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.720  ; 0.936        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.720  ; 0.936        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.891  ; 0.891        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|combout                                                                        ;
; 0.891  ; 0.891        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_18|combout                                                                        ;
; 0.896  ; 0.896        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_17|datad                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock_registro ; Rise       ; Clock_registro                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -0.019 ; 0.165        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -0.019 ; 0.165        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                   ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.160  ; 0.160        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.160  ; 0.160        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                   ;
; 0.618  ; 0.834        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.618  ; 0.834        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.839  ; 0.839        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.839  ; 0.839        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]'                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5                                                            ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5|clk                                                        ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|datad    ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|combout  ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|cout_actual|datad    ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] ; Rise       ; DFF_inst5|clk                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]'                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                              ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7                                                                    ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7|clk                                                                ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|cin     ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa     ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|combout ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|combout ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout      ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin       ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout      ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Fall       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin       ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout      ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0|cin     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; DFF_inst7|clk                                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------------+----------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 0.521  ; 1.106 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.028  ; 0.598 ; Rise       ; SCL             ;
; SDA             ; clock          ; 1.244  ; 1.820 ; Rise       ; clock           ;
; reset           ; clock          ; -0.014 ; 0.309 ; Rise       ; clock           ;
+-----------------+----------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.299 ; -0.871 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.472  ; -0.080 ; Rise       ; SCL             ;
; SDA             ; clock          ; -0.626 ; -1.207 ; Rise       ; clock           ;
; reset           ; clock          ; 0.732  ; 0.415  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 4.118 ; 4.217 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 4.083 ; 4.175 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 4.118 ; 4.215 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 4.038 ; 4.110 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 3.983 ; 4.053 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 3.972 ; 4.043 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 3.974 ; 4.044 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 3.973 ; 4.043 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 4.118 ; 4.217 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 4.014 ; 4.086 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 4.014 ; 4.086 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 2.966 ; 3.043 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 2.722 ; 2.793 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 2.691 ; 2.762 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 2.722 ; 2.793 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 3.701 ; 3.825 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.576 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.576 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 1.656 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 1.656 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.501 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.501 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 1.572 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 1.572 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 3.868 ; 3.937 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 3.974 ; 4.064 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 4.007 ; 4.102 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 3.931 ; 4.001 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 3.879 ; 3.948 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 3.868 ; 3.937 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 3.869 ; 3.939 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 3.869 ; 3.938 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 4.007 ; 4.104 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 2.904 ; 2.979 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 3.909 ; 3.979 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 2.904 ; 2.979 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 2.638 ; 2.707 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 2.638 ; 2.707 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 2.669 ; 2.738 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 3.581 ; 3.689 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.565 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.565 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 1.643 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 1.643 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.493 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.493 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 1.562 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 1.562 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 2.661 ; 2.921 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 2.622 ; 2.886 ;    ;
+------------+-------------+----+-------+-------+----+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                               ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                    ; -2.968  ; -2.350 ; -1.683   ; 0.641   ; -3.000              ;
;  Clock_registro                                                                                     ; -0.180  ; 0.194  ; N/A      ; N/A     ; -3.000              ;
;  SCL                                                                                                ; -1.782  ; -2.350 ; N/A      ; N/A     ; -3.000              ;
;  clock                                                                                              ; -2.968  ; 0.029  ; N/A      ; N/A     ; -3.000              ;
;  contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; N/A     ; N/A    ; -1.683   ; 1.143   ; -1.285              ;
;  contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; N/A     ; N/A    ; -0.961   ; 0.641   ; -1.285              ;
; Design-wide TNS                                                                                     ; -12.138 ; -9.835 ; -2.644   ; 0.0     ; -53.975             ;
;  Clock_registro                                                                                     ; -0.369  ; 0.000  ; N/A      ; N/A     ; -11.995             ;
;  SCL                                                                                                ; -4.156  ; -9.835 ; N/A      ; N/A     ; -29.985             ;
;  clock                                                                                              ; -7.613  ; 0.000  ; N/A      ; N/A     ; -9.425              ;
;  contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; N/A     ; N/A    ; -1.683   ; 0.000   ; -1.285              ;
;  contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; N/A     ; N/A    ; -0.961   ; 0.000   ; -1.285              ;
+-----------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-----------------+----------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+-------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 1.235 ; 1.569 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.080 ; 0.598 ; Rise       ; SCL             ;
; SDA             ; clock          ; 2.524 ; 2.823 ; Rise       ; clock           ;
; reset           ; clock          ; 0.019 ; 0.309 ; Rise       ; clock           ;
+-----------------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.299 ; -0.871 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.994  ; 0.759  ; Rise       ; SCL             ;
; SDA             ; clock          ; -0.626 ; -1.207 ; Rise       ; clock           ;
; reset           ; clock          ; 1.324  ; 1.174  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 7.943 ; 7.956 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 7.854 ; 7.863 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 7.943 ; 7.954 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 7.796 ; 7.780 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 7.618 ; 7.641 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 7.605 ; 7.631 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 7.609 ; 7.633 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 7.608 ; 7.631 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 7.918 ; 7.956 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 7.733 ; 7.726 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 7.733 ; 7.726 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 5.866 ; 5.871 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 5.294 ; 5.318 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 5.261 ; 5.287 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 5.294 ; 5.318 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 6.974 ; 7.023 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.851 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 2.851 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.860 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 2.860 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.677 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 2.677 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.703 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 2.703 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; DATA[*]   ; SCL                                                                                                ; 3.868 ; 3.937 ; Rise       ; SCL                                                                                                ;
;  DATA[0]  ; SCL                                                                                                ; 3.974 ; 4.064 ; Rise       ; SCL                                                                                                ;
;  DATA[1]  ; SCL                                                                                                ; 4.007 ; 4.102 ; Rise       ; SCL                                                                                                ;
;  DATA[2]  ; SCL                                                                                                ; 3.931 ; 4.001 ; Rise       ; SCL                                                                                                ;
;  DATA[3]  ; SCL                                                                                                ; 3.879 ; 3.948 ; Rise       ; SCL                                                                                                ;
;  DATA[4]  ; SCL                                                                                                ; 3.868 ; 3.937 ; Rise       ; SCL                                                                                                ;
;  DATA[5]  ; SCL                                                                                                ; 3.869 ; 3.939 ; Rise       ; SCL                                                                                                ;
;  DATA[6]  ; SCL                                                                                                ; 3.869 ; 3.938 ; Rise       ; SCL                                                                                                ;
;  DATA[7]  ; SCL                                                                                                ; 4.007 ; 4.104 ; Rise       ; SCL                                                                                                ;
; NC[*]     ; SCL                                                                                                ; 2.904 ; 2.979 ; Rise       ; SCL                                                                                                ;
;  NC[0]    ; SCL                                                                                                ; 3.909 ; 3.979 ; Rise       ; SCL                                                                                                ;
;  NC[2]    ; SCL                                                                                                ; 2.904 ; 2.979 ; Rise       ; SCL                                                                                                ;
; NC_2[*]   ; SCL                                                                                                ; 2.638 ; 2.707 ; Rise       ; SCL                                                                                                ;
;  NC_2[1]  ; SCL                                                                                                ; 2.638 ; 2.707 ; Rise       ; SCL                                                                                                ;
;  NC_2[2]  ; SCL                                                                                                ; 2.669 ; 2.738 ; Rise       ; SCL                                                                                                ;
; ACK       ; clock                                                                                              ; 3.581 ; 3.689 ; Rise       ; clock                                                                                              ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.565 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1.565 ;       ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC[*]     ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 1.643 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
;  NC[1]    ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;       ; 1.643 ; Fall       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.493 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1.493 ;       ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; NC_2[*]   ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 1.562 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
;  NC_2[0]  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;       ; 1.562 ; Fall       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.811 ; 5.020 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 2.622 ; 2.886 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ACK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC_2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC_2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC_2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock_registro          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_registro          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CARGA_DIRECCION         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC_2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC_2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC_2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC_2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC_2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC_2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+----------------+----------+----------+----------+----------+
; From Clock                                                                                         ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------+----------------+----------+----------+----------+----------+
; clock                                                                                              ; clock          ; 9        ; 0        ; 0        ; 0        ;
; Clock_registro                                                                                     ; clock          ; 14       ; 0        ; 0        ; 0        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock          ; 3        ; 0        ; 0        ; 0        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock          ; 2        ; 0        ; 0        ; 0        ;
; SCL                                                                                                ; clock          ; 14       ; 0        ; 0        ; 0        ;
; Clock_registro                                                                                     ; Clock_registro ; 6        ; 0        ; 0        ; 0        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL            ; 5        ; 5        ; 0        ; 0        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL            ; 3        ; 3        ; 0        ; 0        ;
; SCL                                                                                                ; SCL            ; 23       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+----------------+----------+----------+----------+----------+
; From Clock                                                                                         ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------+----------------+----------+----------+----------+----------+
; clock                                                                                              ; clock          ; 9        ; 0        ; 0        ; 0        ;
; Clock_registro                                                                                     ; clock          ; 14       ; 0        ; 0        ; 0        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; clock          ; 3        ; 0        ; 0        ; 0        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; clock          ; 2        ; 0        ; 0        ; 0        ;
; SCL                                                                                                ; clock          ; 14       ; 0        ; 0        ; 0        ;
; Clock_registro                                                                                     ; Clock_registro ; 6        ; 0        ; 0        ; 0        ;
; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL            ; 5        ; 5        ; 0        ; 0        ;
; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL            ; 3        ; 3        ; 0        ; 0        ;
; SCL                                                                                                ; SCL            ; 23       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1        ; 0        ; 0        ; 0        ;
; clock      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock      ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; 1        ; 0        ; 0        ; 0        ;
; clock      ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 01 21:38:06 2025
Info: Command: quartus_sta I2C_maquina_estado -c I2C_maquina_estado
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2C_maquina_estado.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCL SCL
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name Clock_registro Clock_registro
    Info (332105): create_clock -period 1.000 -name contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.968
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.968        -7.613 clock 
    Info (332119):    -1.782        -4.156 SCL 
    Info (332119):    -0.180        -0.369 Clock_registro 
Info (332146): Worst-case hold slack is -2.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.350        -9.835 SCL 
    Info (332119):     0.420         0.000 clock 
    Info (332119):     0.436         0.000 Clock_registro 
Info (332146): Worst-case recovery slack is -1.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.683        -1.683 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.961        -0.961 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is 1.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.088         0.000 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
    Info (332119):     2.211         0.000 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -29.985 SCL 
    Info (332119):    -3.000       -11.995 Clock_registro 
    Info (332119):    -3.000        -9.425 clock 
    Info (332119):    -1.285        -1.285 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
    Info (332119):    -1.285        -1.285 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.647
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.647        -6.493 clock 
    Info (332119):    -1.469        -3.299 SCL 
    Info (332119):    -0.055        -0.055 Clock_registro 
Info (332146): Worst-case hold slack is -2.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.149        -9.315 SCL 
    Info (332119):     0.340         0.000 clock 
    Info (332119):     0.403         0.000 Clock_registro 
Info (332146): Worst-case recovery slack is -1.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.463        -1.463 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.831        -0.831 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is 1.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.024         0.000 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
    Info (332119):     2.046         0.000 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -29.985 SCL 
    Info (332119):    -3.000       -11.995 Clock_registro 
    Info (332119):    -3.000        -9.425 clock 
    Info (332119):    -1.285        -1.285 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
    Info (332119):    -1.285        -1.285 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: b2v_inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.874
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.874        -1.682 clock 
    Info (332119):    -0.501        -0.501 SCL 
    Info (332119):     0.423         0.000 Clock_registro 
Info (332146): Worst-case hold slack is -1.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.271        -5.002 SCL 
    Info (332119):     0.029         0.000 clock 
    Info (332119):     0.194         0.000 Clock_registro 
Info (332146): Worst-case recovery slack is -0.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.411        -0.411 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.052        -0.052 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is 0.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.641         0.000 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
    Info (332119):     1.143         0.000 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.502 SCL 
    Info (332119):    -3.000       -10.406 Clock_registro 
    Info (332119):    -3.000        -8.209 clock 
    Info (332119):    -1.000        -1.000 contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1] 
    Info (332119):    -1.000        -1.000 contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Sat Nov 01 21:38:07 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


