[
	{
		"original_line": "I(vbody, vdrain)   <+ dev_type_sign * (ibd + ddt(qbd));", 
		"bug_line": "I(vbody, vdrain)   <+ dev_type_sign * (ibd + ddt(qbd);",
		"error_description": "Unmatched parentheses: Missing closing parenthesis for the expression group. The original had two closing parentheses to terminate both the ddt() argument and the multiplication group, but the modified version only has one."
	},
	{
		"original_line": "      if (vgs <= vth) begin", 
		"bug_line": "      if (vgs =< vth) begin",
		"error_description": "Invalid operator '=<' used. The correct operator for less than or equal to is '<='. This causes a syntax error as '=<' isn't a valid VerilogA operator."
	},
	{
		"original_line": "      qbd,", 
		"bug_line": "      qbd",
		"error_description": "Missing comma after 'qbd' in variable declaration list. This breaks the real variable declaration block since subsequent variables must be comma-separated."
	},
	{
		"original_line": "parameter real vj=0.75 exclude 0;", 
		"bug_line": "parameter real vj=0.75 exlclude 0;",
		"error_description": "Misspelled 'exclude' as 'exlclude' (extra 'l'), creating an unrecognized keyword in VerilogA parameter declaration"
	},
	{
		"original_line": "parameter real xj = 0 from [0:inf);", 
		"bug_line": "parameter real xj = 0 from [0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as subsequent lines will be incorrectly parsed"
	},
	{
		"original_line": "module mos_level1(vdrain, vgate, vsource, vbody);", 
		"bug_line": "module mos_level1(vdrain, vgate, vsource, vbody;",
		"error_description": "Missing closing parenthesis ')' in module port list. The port declaration ends with a semicolon instead of the required closing parenthesis, causing a mismatched parentheses syntax error."
	},
	{
		"original_line": "   integer dev_type_sign;", 
		"bug_line": "   integer dev_type_sign",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error since all Verilog-A statements must be properly terminated."
	},
	{
		"original_line": "`define p_type 0", 
		"bug_line": "define p_type 0",
		"error_description": "Missing backtick (`) before 'define' compiler directive. VerilogA requires preprocessor directives to start with a backtick. This causes the compiler to interpret 'define' as an undeclared identifier rather than a directive."
	},
	{
		"original_line": "parameter real vto = 1 from (0:inf);", 
		"bug_line": "parameter real vto = 1 from (0:inf;",
		"error_description": "Missing closing parenthesis for the range specification. The opening parenthesis '(' at (0:inf is not properly closed."
	},
	{
		"original_line": "I(vgate, vbody)    <+ dev_type_sign *  ddt(qgb);", 
		"bug_line": "I(vgate, vbody)    <+ dev_type_sign *  ddt(qgb)",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "parameter real vto = 1 from (0:inf);", 
		"bug_line": "parameter real vto = 1 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration. The parser will treat the next parameter as part of the same statement, causing a syntax error due to invalid token 'parameter' after unclosed range expression."
	},
	{
		"original_line": "         fpb = fc*mj;", 
		"bug_line": "         fpb = fc*mj",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "`define n_type 1", 
		"bug_line": "define n_type 1",
		"error_description": "Missing backtick ` before define keyword. VerilogA preprocessor directives require backticks for proper syntax, causing a compilation error."
	},
	{
		"original_line": "parameter real vto = 1 from (0:inf);", 
		"bug_line": "parameter real vto = 1 from (0,inf);",
		"error_description": "Invalid range separator: comma instead of colon between min and max values in the 'from' clause"
	},
	{
		"original_line": "      ibd,", 
		"bug_line": "      ibd;",
		"error_description": "Semicolon used instead of comma to separate variables in the declaration list, causing a syntax error as variables must be separated by commas in Verilog-A."
	},
	{
		"original_line": "            (0.5*mj/vj)*(vbs*vbs - fpb*fpb)));", 
		"bug_line": "            (0.5*mj/vj)*(vbs*vbs - fpb*fpb));",
		"error_description": "Missing closing parenthesis causes unbalanced parentheses. The expression requires three closing parentheses to match the opening parentheses in the qbs assignment, but only two are provided."
	},
	{
		"original_line": "parameter real cj=0 from [0:inf);", 
		"bug_line": "parameter real cj=0 from [0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "end else if (vgs > vth && vds < vgs - vth) begin", 
		"bug_line": "end else if (vgs > vth && vds < vgs - vth begin",
		"error_description": "Missing closing parenthesis for the conditional expression in the else-if statement. The opening parenthesis after 'if' has no matching closing parenthesis before 'begin'."
	},
	{
		"original_line": "parameter real fc=0.5 from [0:1);", 
		"bug_line": "parameter real fc=0.5 from [0:1)",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "vgs = dev_type_sign*V(vgate, vsource);", 
		"bug_line": "vgs = dev_type_sign*V(vgate vsource);",
		"error_description": "Missing comma between function arguments 'vgate' and 'vsource'"
	}
]