[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADA4622-2ARZ-RL production of ANALOG DEVICES from the text:Data Sheet\nADA4622-1/ADA4622-2/ADA4622-4\n30 V, 8 MHz, Low Bias Current, Single Supply, RRO, Precision Op Amp\nRev. F\nDOCUMENT FEEDBACK\n \nTECHNICAL SUPPORTInformation furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog\nDevices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to\nchange without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and\nregistered trademarks are the property of their respective owners.FEATURES\n►Next generation of the AD820 /AD822 /AD824\n►Wide gain bandwidth product: 8 MHz typical\n►High slew rate\n►23 V/µs typical (low to high)\n►−18 V/µs typical (high to low)\n►Low input bias current: ±10 pA maximum at TA = 25°C\n►Low offset voltage\n►A grade: ±0.8 mV maximum at TA = 25°C\n►B grade: ±0.35 mV maximum at TA = 25°C\n►Low offset voltage drift\n►A grade: ±4 µV/°C maximum\n►B grade: ±2 µV/°C maximum (ADA4622-2 only)\n►B grade: ±1 µV/°C maximum (ADA4622-1 only)\n►Input voltage range includes Pin V −\n►Rail-to-rail output\n►Electromagnetic interference rejection ratio (EMIRR)\n►90 dB typical at f = 1000 MHz and f = 2400 MHz\n►Industry-standard package and pinouts\nAPPLICATIONS\n►High output impedance sensor interfaces\n►Photodiode sensor interfaces\n►Transimpedance amplifiers\n►ADC drivers\n►Precision filters and signal conditioningPIN CONFIGURATION\nFigure 1. 8-Lead Mini Small Outline Package [MSOP] Pin Configuration (See\nthe Pin Configurations and Function Descriptions  Section for Additional Pin\nConfigurations)\nGENERAL DESCRIPTION\nThe ADA4622-1/ADA4622-2/ADA4622-4  are the next generation\nof the AD820 /AD822 /AD824  single-supply, rail-to-rail output (RRO),\nprecision junction field effect transistors (JFET) input op amps. The\nADA4622-1/ADA4622-2/ADA4622-4  include many improvements\nthat make them desirable as upgrades without compromising the\nflexibility and ease of use that makes the AD820/AD822/AD824\nuseful for a wide variety of applications.\nThe input voltage range includes the negative supply and the output\nswings rail-to-rail. Input EMI filters increase the signal robustness in\nthe face of closely located switching noise sources.\nThe speed, in terms of bandwidth and slew rate, increases along\nwith a strong output drive to improve settling time performance and\nenables the devices to drive the inputs of modern single-ended,\nsuccessive approximation register (SAR) analog-to-digital convert-\ners (ADCs).\nVoltage noise is reduced; although the supply current remains the\nsame as the AD820/AD822/AD824, broadband noise is reduced\nby 25%, and 1/f is reduced by half. DC precision in the ADA4622-1/\nADA4622-2/ADA4622-4  improved from the AD820/AD822/AD824\nwith half the offset and a maximum thermal drift specification added\nto the ADA4622-1/ADA4622-2/ ADA4622-4. The common-mode re-\njection ratio (CMRR) is improved from the AD820/AD822/AD824 to\nmake the ADA4622-1/ADA4622-2/ADA4622-4  more suitable when\nused in noninverting gain and difference amplifier configurations.\nThe ADA4622-1/ADA4622-2/ADA4622-4  are specified for operation\nover the extended industrial temperature range of −40°C to +125°C,\nand operate from 5 V to 30 V, with specifications at +5 V, ±5 V, and\n±15 V. The ADA4622-1 is available in a 5-lead SOT-23 package\nand an 8-lead LFCSP package . The ADA4622-2 is available in an\n8-lead SOIC_N package , an 8-lead MSOP package , and an 8-lead\nLFCSP package. The ADA4622-4 is available in a 14-lead SOIC_N\nand a 16-lead, 4 × 4 mm LFCSP .\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTABLE OF CONTENTS\nanalog.com Rev. F | 2 of 36Features................................................................ 1\nApplications........................................................... 1\nPin Configuration...................................................1\nGeneral Description...............................................1\nSpecifications........................................................ 3\nElectrical Characteristics, V SY = ±15 V.............. 3\nElectrical Characteristics, V SY = ±5 V ............... 5\nElectrical Characteristics, V SY = 5 V ................. 7\nAbsolute Maximum Ratings.................................10\nThermal Resistance......................................... 10\nESD Caution.....................................................10\nPin Configurations and Function Descriptions.....11\nTypical Performance Characteristics...................14\nTheory Of Operation............................................26Input Characteristics.........................................26\nOutput Characteristics......................................27\nShutdown Operation.........................................28\nApplications Information...................................... 29\nRecommended Power Solution........................29\nMaximum Power Dissipation............................29\nSecond-Order Low-Pass Filter.........................29\nWideband Photodiode Preamplifier..................29\nPeak Detector...................................................32\nMultiplexing Inputs............................................32\nFull Wave Rectifier........................................... 32\nOutline Dimensions............................................. 34\nOrdering Guide.................................................36\nREVISION HISTORY\n9/2022—Rev. E to Rev. F\nChanges to Features Section.......................................................................................................................... 1\nChanges to Offset Voltage Drift, B Grade Parameter, Table 1.........................................................................3\nChanges to Offset Voltage Drift, B Grade Parameter, Table 2.........................................................................5\nChanges to Offset Voltage Drift, B Grade Parameter, Table 3.........................................................................7\nChanges to Figure 12 to Figure 14................................................................................................................ 14\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 3 of 36ELECTRICAL CHARACTERISTICS, V SY = ±15 V\nSupply voltage (VSY) = ±15 V, common-mode voltage (VCM) = output voltage (VOUT) = 0 V, TA = 25°C, unless otherwise noted.\nTable 1.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nINPUT CHARACTERISTICS\nOffset Voltage VOS\nA Grade +0.04 ±0.8 mV\n−40°C < TA < +125°C ±2 mV\nB Grade +0.04 ±0.35 mV\nADA4622-1 −40°C < TA < +125°C ±1 mV\nADA4622-2 −40°C < TA < +125°C ±0.8 mV\nOffset Voltage Match ±1 mV\nOffset Voltage Drift ΔVOS/ΔT\nA Grade −40°C < TA < +125°C ±4 µV/°C\nB Grade\nADA4622-1 −40°C < TA < +125°C ±1 µV/°C\nADA4622-2 −40°C < TA < +125°C ±2 µV/°C\nInput Bias Current IB +2 ±10 pA\n−40°C < TA < +125°C ±1.5 nA\nVCM = −15 V −15 pA\nInput Offset Current IOS ±10 pA\n−40°C < TA < +125°C ±0.5 nA\nInput Voltage Range IVR −15.2 +14 V\nCommon-Mode Rejection Ratio CMRR\nA Grade VCM = −15 V to +12 V 84 100 dB\n−40°C < TA < +125°C 81 dB\nB Grade VCM = −15 V to +12 V 87 100 dB\n−40°C < TA < +125°C 85 dB\nOpen-Loop Voltage Gain AVO RL = 10 k Ω, VOUT = −14.5 V to +14.5 V 117 122 dB\n−40°C < TA < +125°C 109 dB\nRL = 1 kΩ, VOUT = −14 V to +14 V 102 110 dB\n−40°C < TA < +125°C 93 dB\nInput Capacitance CINDM Differential mode 0.4 pF\nCINCM Common mode 3.6 pF\nInput Resistance RDIFF Differential mode 1013Ω\nRCM Common mode 1013Ω\nOUTPUT CHARACTERISTICS\nOutput Voltage\nHigh VOH ISOURCE  = 1 mA 14.95 14.97 V\n−40°C < TA < +125°C 14.9 V\nISOURCE  = 15 mA 14.3 14.5 V\n−40°C < TA < +125°C 14.1 V\nLow VOL ISINK = 1 mA −14.955 −14.935 V\n−40°C < TA < +125°C −14.88 V\nISINK = 15 mA −14.685 −14.55 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 4 of 36Table 1.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\n−40°C < TA < +125°C −14.25 V\nOutput Current IOUT VDROPOUT  < 1 V 20 mA\nShort-Circuit Current ISC Sourcing 42 mA\nSinking −51 mA\nClosed-Loop Output Impedance ZOUT f = 1 kHz, gain (AV) = 1 0.1 Ω\nAV = 10 0.4 Ω\nAV = 100 3 Ω\nPOWER SUPPLY\nPower Supply Rejection Ratio PSRR VSY = ±4 V to ±18 V 87 103 dB\n−40°C < TA < +125°C 81 dB\nSupply Current per Amplifier ISY\nADA4622-1/ADA4622-4 715 750 µA\n−40°C < TA < +125°C 775 µA\nADA4622-2 665 700 µA\n−40°C < TA < +125°C 725 µA\nShutdown Current ADA4622-1 only 60 µA\nDYNAMIC PERFORMANCE\nSlew Rate SR VOUT = ±12.5 V, RL = 2 kΩ, load capacitor (CL) =\n100 pF, AV = 1\nLow to high transition 23 V/µs\nHigh to low transition −18 V/µs\nGain Bandwidth Product GBP AV = 100, CL = 35 pF 8 MHz\nUnity-Gain Crossover UGC AV = 1 7 MHz\n−3 dB Bandwidth −3 dB AV = 1 15.5 MHz\nPhase Margin ФM 53 Degrees\nSettling Time tS Input voltage (VIN) = 10 V step, RL = 2 kΩ, CL =\n15 pF, AV = −1\nTo 0.1% 1.5 µs\nTo 0.01% 2 µs\nEMI REJECTION RATIO EMIRR VIN = 100 mV p-p\nf = 1000 MHz 90 dB\nf = 2400 MHz 90 dB\nNOISE PERFORMANCE\nVoltage Noise eN p-p 0.1 Hz to 10 Hz 0.75 µV p-p\nVoltage Noise Density eN f = 10 Hz 30 nV/√Hz\nf = 100 Hz 15 nV/√Hz\nf = 1 kHz 12.5 nV/√Hz\nf = 10 kHz 12 nV/√Hz\nCurrent Noise Density iN f = 1 kHz 0.8 fA/√Hz\nTotal Harmonic Distortion + Noise THD + N AV = 1, f = 10 Hz to 20 kHz, VIN = 7 V rms at\n1 kHz\nBandwidth (BW) = 80 kHz 0.0003 %\nBW = 500 kHz 0.00035 %\nMATCHING SPECIFICATIONS\nMaximum Offset Voltage over Temperature 0.5 mV\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 5 of 36Table 1.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nOffset Voltage Temperature Drift 0.25 µV/°C\nInput Bias Current 0.5 5 pA\nCROSSTALK CS RL = 5 kΩ, VIN = 20 V p-p\nADA4622-1/ADA4622-2 f = 1 kHz −112 dB\nf = 100 kHz −72 dB\nADA4622-4 f = 1 kHz −106 dB\nf = 100 kHz −66 dB\nELECTRICAL CHARACTERISTICS, V SY = ±5 V\nVSY = ±5 V, VCM = VOUT = 0 V, TA = 25°C, unless otherwise noted.\nTable 2.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nINPUT CHARACTERISTICS\nOffset Voltage VOS\nA Grade +0.04 ±0.8 mV\n−40°C < TA < +125°C ±2 mV\nB Grade +0.04 ±0.35 mV\nADA4622-1 −40°C < TA < +125°C ±1 mV\nADA4622-2 −40°C < TA < +125°C ±0.8 mV\nOffset Voltage Match ±1 mV\nOffset Voltage Drift ΔVOS/ΔT\nA Grade −40°C < TA < +125°C ±4 µV/°C\nB Grade\nADA4622-1 −40°C < TA < +125°C ±1 µV/°C\nADA4622-2 −40°C < TA < +125°C ±2 µV/°C\nInput Bias Current IB +2 ±10 pA\n−40°C < TA < +125°C ±1.5 nA\nVCM = V− −5 pA\nInput Offset Current IOS ±10 pA\n−40°C < TA < +125°C ±0.5 nA\nInput Voltage Range IVR −5.2 +4 V\nCommon-Mode Rejection Ratio CMRR\nA Grade VCM = − 5 V to +2 V 75 91 dB\n−40°C < TA < +125°C 73 dB\nB Grade VCM = − 5 V to +2 V 78 91 dB\n−40°C < TA < +125°C 75 dB\nOpen-Loop Voltage Gain AVO RL = 10 k Ω, VOUT = −4.4 V to +4.4 V 113 118 dB\n−40°C < TA < +125°C 105 dB\nRL = 1 kΩ, VOUT = −4.4 V to +4.4 V 100 105 dB\n−40°C < TA < +125°C 91 dB\nInput Capacitance CINDM Differential mode 0.4 pF\nCINCM Common mode 3.6 pF\nInput Resistance RDIFF Differential mode 1013Ω\nRCM Common mode 1013Ω\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 6 of 36Table 2.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nOUTPUT CHARACTERISTICS\nOutput Voltage\nHigh VOH ISOURCE  = 1 mA 4.95 4.97 V\n−40°C < TA < +125°C 4.9 V\nISOURCE  = 15 mA 4.3 4.51 V\n−40°C < TA < +125°C 4.1 V\nLow VOL ISINK = 1 mA −4.955 −4.935 V\n−40°C < TA < +125°C −4.88 V\nISINK = 15 mA −4.685 −4.55 V\n−40°C < TA < +125°C −4.25 V\nOutput Current IOUT VDROPOUT  < 1 V 20 mA\nShort-Circuit Current ISC Sourcing 31 mA\nSinking −40 mA\nClosed-Loop Output Impedance ZOUT f = 1 kHz, AV = 1 0.1 Ω\nAV = 10 0.4 Ω\nAV = 100 4 Ω\nPOWER SUPPLY\nPower Supply Rejection Ratio PSRR VSY = ±4 V to ±18 V 87 103 dB\n−40°C < TA < +125°C 81 dB\nSupply Current per Amplifier ISY\nADA4622-1/ADA4622-4 660 725 µA\n−40°C < TA < +125°C 750 µA\nADA4622-2 610 675 µA\n−40°C < TA < +125°C 700 µA\nShutdown Current ADA4622-1 only 50 µA\nDYNAMIC PERFORMANCE\nSlew Rate SR VOUT = ±3 V, RL = 2 kΩ, CL = 100 pF, AV = 1\nLow to high transition 21 V/µs\nHigh to low transition −16 V/µs\nGain Bandwidth Product GBP AV = 100, CL = 35 pF 7.8 MHz\nUnity-Gain Crossover UGC AV = 1 6.5 MHz\n−3 dB Bandwidth −3 dB AV = 1 10 MHz\nPhase Margin ФM 50 Degrees\nSettling Time tS VIN = 8 V step, RL = 2 kΩ, CL = 15 pF, AV = −1\nTo 0.1% 1.5 µs\nTo 0.01% 2 µs\nEMI REJECTION RATIO EMIRR VIN = 100 mV p-p\nf = 1000 MHz 90 dB\nf = 2400 MHz 90 dB\nNOISE PERFORMANCE\nVoltage Noise eN p-p 0.1 Hz to 10 Hz 0.75 µV p-p\nVoltage Noise Density eN f = 10 Hz 30 nV/√Hz\nf = 100 Hz 15 nV/√Hz\nf = 1 kHz 12.5 nV/√Hz\nf = 10 kHz 12 nV/√Hz\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 7 of 36Table 2.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nCurrent Noise Density iN f = 1 kHz 0.8 fA/√Hz\nTotal Harmonic Distortion + Noise THD + N AV = 1, f = 10 Hz to 20 kHz, VIN = 1.5 V rms at 1\nkHz\nBW = 80 kHz 0.0005 %\nBW = 500 kHz 0.0008 %\nMATCHING SPECIFICATIONS\nMaximum Offset Voltage over Temperature 0.5 mV\nOffset Voltage Temperature Drift 0.25 µV/°C\nInput Bias Current 0.5 5 pA\nCROSSTALK CS RL = 5 kΩ, VIN = 6 V p-p\nADA4622-1/ADA4622-2 f = 1 kHz −112 dB\nf = 100 kHz −72 dB\nADA4622-4 f = 1 kHz −106 dB\nf = 100 kHz −66 dB\nELECTRICAL CHARACTERISTICS, V SY = 5 V\nVSY = 5 V, VCM = 0 V, VOUT = VSY/2, TA = 25°C, unless otherwise noted.\nTable 3.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nINPUT CHARACTERISTICS\nOffset Voltage VOS\nA Grade +0.04 ±0.8 mV\n−40°C < TA < +125°C ±2 mV\nB Grade +0.04 ±0.35 mV\nADA4622-1 −40°C < TA < +125°C ±1 mV\nADA4622-2 −40°C < TA < +125°C ±0.8 mV\nOffset Voltage Match ±1 mV\nOffset Voltage Drift ΔVOS/ΔT\nA Grade −40°C < TA < +125°C ±4 µV/°C\nB Grade\nADA4622-1 −40°C < TA < +125°C ±1 µV/°C\nADA4622-2 −40°C < TA < +125°C ±2 µV/°C\nInput Bias Current IB 2 ±10 pA\n−40°C < TA < +125°C ±1.5 nA\nInput Offset Current IOS ±10 pA\n−40°C < TA < +125°C ±0.5 nA\nInput Voltage Range IVR −0.2 +4 V\nCommon-Mode Rejection Ratio CMRR\nA Grade VCM = 0 V to 2 V 70 87 dB\n−40°C < TA < +125°C 67 dB\nB Grade VCM = 0 V to 2 V 73 87 dB\n−40°C < TA < +125°C 70 dB\nOpen-Loop Voltage Gain AVO RL = 10 k Ω to V−, VOUT = 0.2 V to 4.6 V 110 115 dB\n−40°C < TA < +125°C 99 dB\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 8 of 36Table 3.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nRL = 1 kΩ to V−, VOUT = 0.2 V to 4.6 V 96 104 dB\n−40°C < TA < +125°C 87 dB\nInput Capacitance CINDM Differential mode 0.4 pF\nCINCM Common mode 3.6 pF\nInput Resistance RDIFF Differential mode 1013Ω\nRCM Common mode 1013Ω\nOUTPUT CHARACTERISTICS\nOutput Voltage\nHigh VOH ISOURCE  = 1 mA 4.95 4.97 V\n−40°C < TA < +125°C 4.9 V\nISOURCE  = 15 mA 4.3 4.5 V\n−40°C < TA < +125°C 4.1 V\nLow VOL ISINK = 1 mA 45 65 mV\n−40°C < TA < +125°C 120 mV\nISINK = 15 mA 310 450 mV\n−40°C < TA < +125°C 750 mV\nOutput Current IOUT VDROPOUT  < 1 V 20 mA\nShort-Circuit Current ISC Sourcing 27 mA\nSinking −35 mA\nClosed-Loop Output Impedance ZOUT f = 1 kHz, AV = 1 0.1 Ω\nAV = 10 0.6 Ω\nAV = 100 5 Ω\nPOWER SUPPLY\nPower Supply Rejection Ratio PSRR VSY = 4 V to 15 V 80 95 dB\n−40°C < TA < +125°C 74 dB\nSupply Current per Amplifier ISY\nADA4622-1/ADA4622-4 650 700 µA\n−40°C < TA < +125°C 725 µA\nADA4622-2 600 650 µA\n−40°C < TA < +125°C 675 µA\nShutdown Current ADA4622-1 only 50 µA\nDYNAMIC PERFORMANCE\nSlew Rate SR VOUT = 0.5 V to 3.5 V, RL = 2 kΩ, CL = 100 pF,\nAV = 1\nLow to high transition 20 V/µs\nHigh to low transition −15 V/µs\nGain Bandwidth Product GBP AV = 100, CL = 35 pF 7.2 MHz\nUnity-Gain Crossover UGC AV = 1 6 MHz\n−3 dB Bandwidth −3 dB AV = 1 9 MHz\nPhase Margin ФM 50 Degrees\nSettling Time tS VIN = 4 V step, RL = 2 kΩ, CL = 15 pF, AV = −1\nTo 0.1% 1.5 µs\nTo 0.01% 2.0 µs\nEMI REJECTION RATIO EMIRR VIN = 100 mV p-p\nf = 1000 MHz 90 dB\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nSPECIFICATIONS\nanalog.com Rev. F | 9 of 36Table 3.\nParameter Symbol Test Conditions/Comments Min Typ Max Unit\nf = 2400 MHz 90 dB\nNOISE PERFORMANCE\nVoltage Noise eN p-p 0.1 Hz to 10 Hz 0.75 µV p-p\nVoltage Noise Density eN f = 10 Hz 30 nV/√Hz\nf = 100 Hz 15 nV/√Hz\nf = 1 kHz 12.5 nV/√Hz\nf = 10 kHz 12 nV/√Hz\nCurrent Noise Density iN f = 1 kHz 0.8 fA/√Hz\nTotal Harmonic Distortion + Noise THD + N AV = 1, f = 10 Hz to 20 kHz, VIN = 0.5 V rms at\n1 kHz\nBW = 80 kHz 0.0025 %\nBW = 500 kHz 0.0025 %\nMATCHING SPECIFICATIONS\nMaximum Offset Voltage over Temperature 0.5 mV\nOffset Voltage Temperature Drift 0.25 µV/°C\nInput Bias Current 0.5 5 pA\nCROSSTALK CS RL = 5 kΩ, VIN = 3 V p-p\nADA4622-1/ADA4622-2 f = 1 kHz −112 dB\nf = 100 kHz −72 dB\nADA4622-4 f = 1 kHz −106 dB\nf = 100 kHz −66 dB\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nABSOLUTE MAXIMUM RATINGS\nanalog.com Rev. F | 10 of 36Table 4.\nParameter Rating\nSupply Voltage 36 V\nInput Voltage (V−) −0.3 V to (V+) +0.2 V\nDifferential Input Voltage 36 V\nStorage Temperature Range −65°C to +150°C\nOperating Temperature Range −40°C to +125°C\nJunction Temperature Range −65°C to +150°C\nLead Temperature, Soldering (10 sec) 300°C\nESD Rating, Human Body Model (HBM) 4 kV\nStresses at or above those listed under Absolute Maximum Ratings\nmay cause permanent damage to the product. This is a stress\nrating only; functional operation of the product at these or any other\nconditions above those indicated in the operational section of this\nspecification is not implied. Operation beyond the maximum operat-\ning conditions for extended periods may affect product reliability.THERMAL RESISTANCE\nThermal performance is directly linked to printed circuit board\n(PCB) design and operating environment. Close attention to PCB\nthermal design is required.\nTable 5. Thermal Resistance\nPackage Type1, 2θJA θJC3Unit\n8-Lead SOIC_N\n1-Layer JEDEC Board N/A 63 °C/W\n2-Layer JEDEC Board 120 N/A °C/W\n8-Lead MSOP\n1-Layer JEDEC Board N/A 115 °C/W\n2-Layer JEDEC Board 185 N/A °C/W\n8-Lead LFCSP\n1-Layer JEDEC Board N/A 63 °C/W\n2-Layer JEDEC Board 145 N/A °C/W\n2-Layer JEDEC Board with 2 × 2 Vias 55 N/A °C/W\n5-Lead SOT-23\n1-Layer JEDEC Board N/A 82 °C/W\n2-Layer JEDEC Board 339 N/A °C/W\n14-Lead SOIC_N\n1-Layer JEDEC Board N/A 42 °C/W\n2-Layer JEDEC Board 72 N/A °C/W\n16-Lead, 4 × 4 mm LFCSP\n1-Layer JEDEC Board N/A 2.2 °C/W\n2-Layer JEDEC Board 48 N/A °C/W\n1Thermal impedance simulated values are based on a JEDEC thermal test\nboard. See JEDEC JESD51.\n2N/A means not applicable.\n3For θJC test, 100 μm thermal interface material (TIM) is used. TIM is assumed\nto have 3.6 W/mK.\nESD CAUTION\nESD (electrostatic discharge) sensitive device . Charged devi-\nces and circuit boards can discharge without detection. Although\nthis product features patented or proprietary protection circuitry,\ndamage may occur on devices subjected to high energy ESD.\nTherefore, proper ESD precautions should be taken to avoid\nperformance degradation or loss of functionality.\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. F | 11 of 36Figure 2. 5-Lead SOT-23 Pin Configuration, ADA4622-1\nTable 6. 5-Lead SOT-23 Pin Function Descriptions, ADA4622-1\nPin No. Mnemonic Description\n1 OUT Output.\n2 V− Negative Supply Voltage.\n3 +IN Noninverting Input.\n4 −IN Inverting Input.\n5 V+ Positive Supply Voltage.\nFigure 3. 8-Lead SOIC_N Pin Configuration, ADA4622-1\nTable 7. 8-Lead SOIC_N Pin Function Descriptions, ADA4622-1\nPin No. Mnemonic Description\n1, 5 NIC Not Internally Connected.\n2 −IN Inverting Input.\n3 +IN Noninverting Input.\n4 V− Negative Supply Voltage.\n6 OUT Output.\n7 V+ Positive Supply Voltage.\n8 DISABLE Disable Input (Active Low).\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. F | 12 of 36Figure 4. 8-Lead MSOP Pin Configuration, ADA4622-2Figure 5. 8-Lead SOIC_N Pin Configuration, ADA4622-2\nTable 8. 8-Lead MSOP and 8-Lead SOIC_N Pin Function Descriptions, ADA4622-2\nPin No. Mnemonic Description\n1 OUT A Output, Channel A.\n2 −IN A Inverting Input, Channel A.\n3 +IN A Noninverting Input, Channel A.\n4 V− Negative Supply Voltage.\n5 +IN B Noninverting Input, Channel B.\n6 −IN B Inverting Input, Channel B.\n7 OUT B Output, Channel B.\n8 V+ Positive Supply Voltage.\nFigure 6. 8-Lead LFCSP Pin Configuration, ADA4622-2\nTable 9. 8-Lead LFCSP Pin Function Descriptions, ADA4622-2\nPin No. Mnemonic Description\n1 OUT A Output, Channel A.\n2 −IN A Inverting Input, Channel A.\n3 +IN A Noninverting Input, Channel A.\n4 V− Negative Supply Voltage.\n5 +IN B Noninverting Input, Channel B.\n6 −IN B Inverting Input, Channel B.\n7 OUT B Output, Channel B.\n8 V+ Positive Supply Voltage.\nEPAD Exposed Pad. It is recommended to connect the exposed pad to the V+ pin.\nFigure 7. 16-Lead LFCSP Pin Configuration, ADA4622-4\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. F | 13 of 36Table 10. 16-Lead LFCSP Pin Function Descriptions, ADA4622-4\nPin No. Mnemonic Description\n1 −IN A Inverting Input, Channel A.\n2 +IN A Noninverting Input, Channel A.\n3 V+ Positive Supply Voltage.\n4 +IN B Noninverting Input, Channel B.\n5 −IN B Inverting Input, Channel B.\n6 OUT B Output, Channel B.\n7 OUT C Output, Channel C.\n8 −IN C Inverting Input, Channel C.\n9 +IN C Noninverting Input, Channel C.\n10 V− Negative Supply Voltage.\n11 +IN D Noninverting Input, Channel D.\n12 −IN D Inverting Input, Channel D.\n13, 16 NIC Not Internally Connected.\n14 OUT D Output, Channel D.\n15 OUT A Output, Channel A.\nEPAD Exposed Pad. The exposed pad must be connected to the V+ pin.\nFigure 8. 14-Lead SOIC_N Pin Configuration, ADA4622-4\nTable 11. 14-Lead SOIC_N Pin Function Descriptions, ADA4622-4\nPin No. Mnemonic Description\n1 OUT A Output, Channel A.\n2 −IN A Inverting Input, Channel A.\n3 +IN A Noninverting Input, Channel A.\n4 V+ Positive Supply Voltage.\n5 +IN B Noninverting Input, Channel B.\n6 −IN B Inverting Input, Channel B.\n7 OUT B Output, Channel B.\n8 OUT C Output, Channel C.\n9 −IN C Inverting Input, Channel C.\n10 +IN C Noninverting Input, Channel C.\n11 V− Negative Supply Voltage.\n12 +IN D Noninverting Input, Channel D.\n13 −IN D Inverting Input, Channel D.\n14 OUT D Output, Channel D.\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 14 of 36TA = 25°C, unless otherwise noted.\nFigure 9. Input Offset Voltage (VOS) Distribution, VSY = ±15 V\nFigure 10. Input Offset Voltage (VOS) Distribution, VSY = ±5 V\nFigure 11. Input Offset Voltage (VOS) Distribution, VSY = 5 VFigure 12. Input Offset Voltage Drift (TCVOS) Distribution ( −40°C to +125°C),\nVSY = ±15 V\nFigure 13. Input Offset Voltage Drift (TCVOS) Distribution ( −40°C to +125°C),\nVSY = ±5 V\nFigure 14. Input Offset Voltage Drift (TCVOS) Distribution ( −40°C to +125°C),\nVSY = 5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 15 of 36Figure 15. Input Offset Voltage (VOS) vs. Common-Mode Voltage (VCM), VSY =\n±15 V\nFigure 16. Input Offset Voltage (VOS) vs. Common-Mode Voltage (VCM), VSY =\n±5 V\nFigure 17. Input Offset Voltage (VOS) vs. Common-Mode Voltage (VCM), VSY =\n5 VFigure 18. Input Bias Current (IB) Distribution, VSY = ±15 V\nFigure 19. Input Bias Current (IB) Distribution, VSY = ±5 V\nFigure 20. Input Bias Current (IB) Distribution, VSY = 5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 16 of 36Figure 21. Input Bias Current (IB) vs. Input Common-Mode Voltage (VCM), VSY\n= ±15 V\nFigure 22. Input Bias Current (IB) vs. Input Common-Mode Voltage (VCM), VSY\n= ±5 V\nFigure 23. Input Bias Current (IB) vs. Input Common-Mode Voltage (VCM), VSY\n= 5 VFigure 24. Output Voltage Low (VOL) to Supply Rail vs. Load Current (ILOAD)\nover Temperature, VSY = ±15 V\nFigure 25. Output Voltage Low (VOL) to Supply Rail vs. Load Current (ILOAD)\nover Temperature, VSY = ±5 V\nFigure 26. Output Voltage Low (VOL) to Supply Rail vs. Load Current (ILOAD)\nover Temperature, VSY = 5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 17 of 36Figure 27. Output Voltage High (VOH) to Supply Rail vs. Load Current (ILOAD)\nover Temperature, VSY = ±15 V\nFigure 28. Output Voltage High (VOH) to Supply Rail vs. Load Current (ILOAD)\nover Temperature, VSY = ±5 V\nFigure 29. Output Voltage High (VOH) to Supply Rail vs. Load Current (ILOAD)\nover Temperature, VSY = 5 VFigure 30. Open-Loop Voltage Gain (AVO) vs. Load Resistance\nFigure 31. Open-Loop Voltage Gain (AVO) and Phase vs. Frequency, VSY =\n±15 V\nFigure 32. Open-Loop Voltage Gain (AVO) and Phase vs. Frequency, VSY = ±5\nV\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 18 of 36Figure 33. Open-Loop Voltage Gain (AVO) and Phase vs. Frequency, VSY = 5 V\nFigure 34. Closed-Loop Gain (AV) vs. Frequency, VSY = ±15 V\nFigure 35. Closed-Loop Gain (AV) vs. Frequency, VSY = ±5 VFigure 36. Closed-Loop Gain (AV) vs. Frequency, VSY = 5 V\nFigure 37. Output Impedance vs. Frequency, VSY = ±15 V\nFigure 38. Output Impedance vs. Frequency, VSY = ±5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 19 of 36Figure 39. Output Impedance vs. Frequency, VSY = 5 V\nFigure 40. CMRR vs. Frequency, VSY = ±15 V\nFigure 41. CMRR vs. Frequency, VSY = ±5 VFigure 42. CMRR vs. Frequency, VSY = 5 V\nFigure 43. PSRR vs. Frequency, VSY = ±15 V\nFigure 44. PSRR vs. Frequency, VSY = ±5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 20 of 36Figure 45. PSRR vs. Frequency, VSY = 5 V\nFigure 46. Small Signal Overshoot (OS) vs. Load Capacitance, VSY = ±15 V\nFigure 47. Small Signal Overshoot (OS) vs. Load Capacitance, VSY = ±5 VFigure 48. Small Signal Overshoot (OS) vs. Load Capacitance, VSY = 5 V\nFigure 49. Large Signal Transient Response, VSY = ±15 V\nFigure 50. Large Signal Transient Response, VSY = ±5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 21 of 36Figure 51. Large Signal Transient Response, VSY = 5 V\nFigure 52. Large Signal Transient Response, VSY = ±2.5 V\nFigure 53. Small Signal Transient Response, VSY = ±15 VFigure 54. Small Signal Transient Response, VSY = ±5 V\nFigure 55. Small Signal Transient Response, VSY = 5 V\nFigure 56. Negative Overload Recovery, AV = −10, VSY = ±15 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 22 of 36Figure 57. Negative Overload Recovery, AV = −10, VSY = ±5 V\nFigure 58. Negative Overload Recovery, AV = −10, VSY = ±2.5 V\nFigure 59. Positive Overload Recovery, AV = −10, VSY = ±15 VFigure 60. Positive Overload Recovery, AV = −10, VSY = ±5 V\nFigure 61. Positive Overload Recovery, AV = −10, VSY = ±2.5 V\nFigure 62. Positive Settling Time, AV = −10, VSY = ±15 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 23 of 36Figure 63. Positive Settling Time, AV = −10, VSY = ±5 V\nFigure 64. Positive Settling Time, AV = −10, VSY = 5 V\nFigure 65. Negative Setting Time, AV = −10, VSY = ±15 VFigure 66. Negative Setting Time, AV = −10, VSY = ±5 V\nFigure 67. Negative Setting Time, AV = −10, VSY = 5 V\nFigure 68. Voltage Noise Density, VSY = ±15 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 24 of 36Figure 69. 0.1 Hz to 10 Hz Noise, VSY = ±15 V, Gain = 1 Million\nFigure 70. Supply Current (ISY) vs. Supply Voltage (VSY) for Various\nTemperatures (ADA4622-2)\nFigure 71. Supply Current (ISY) vs. Temperature for Various Supply Voltages\n(ADA4622-2)Figure 72. Channel Separation vs. Frequency, VSY = ±15 V\nFigure 73. THD + N vs. Amplitude, VSY = ±15 V\nFigure 74. THD + N vs. Amplitude, VSY = ±5 V\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. F | 25 of 36Figure 75. THD + N vs. Amplitude, VSY = 5 V\nFigure 76. THD + N vs. Frequency, VSY = ±15 V\nFigure 77. THD + N vs. Frequency, VSY = ±5 VFigure 78. THD + N vs. Frequency, VSY = 5 V\nFigure 79. Shutdown Current vs. Temperature\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTHEORY OF OPERATION\nanalog.com Rev. F | 26 of 36Figure 80. Simplified Circuit Diagram\nINPUT CHARACTERISTICS\nThe ADA4622-1/ADA4622-2/ADA4622-4  input stage consists of\nN-channel JFETs that provide low offset, low noise, and high impe-\ndance. The minimum input common-mode voltage extends from\n−0.2 mV below V − to 1 V less than V+. Driving the input closer to\nthe positive rail causes loss of amplifier bandwidth and increased\ncommon-mode voltage error. Figure 81  shows the rounding of the\noutput due to the loss of bandwidth. The input and output are\nsuperimposed.\nFigure 81. Bandwidth Limiting due to Headroom Requirements\nThe ADA4622-1/ADA4622-2/ADA4622-4  do not exhibit phase re-\nversal for input voltages up to V+. For input voltages greater than\nV+, a 10 k Ω resistor in series with the noninverting input prevents\nphase reversal at the expense of higher noise (see Figure 82 ).Figure 82. No Phase Reversal\nBecause the input stage uses N-channel JFETs, the input current\nduring normal operation is negative. However, the input bias current\nchanges direction as the input voltage approaches V+ due to\ninternal junctions becoming forward-biased (see Figure 83 ).\nFigure 83. Input Bias Current vs. Common-Mode Voltage with ±5 V Supply\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTHEORY OF OPERATION\nanalog.com Rev. F | 27 of 36The ADA4622-1/ADA4622-2/ADA4622-4  are designed for\n12 nV/ √Hz wideband input voltage noise density and maintain\nlow noise performance at low frequencies (see Figure 84 ). This\nnoise performance, along with the low input current as well as low\ncurrent noise, means that the ADA4622-1/ADA4622-2/ADA4622-4\ncontribute negligible noise for applications with a source resistance\ngreater than 10 k Ω and at signal bandwidths greater than 1 kHz.\nFigure 84. Total Noise vs. Source Resistance and Frequency\nInput Overvoltage Protection\nThe ADA4622-1/ADA4622-2/ADA4622-4  have internal protective\ncircuitry that allows voltages as high as 0.3 V beyond the supplies\napplied at the input of either terminal without causing damage. Use\na current-limiting resistor in series with the input of the ADA4622-1/\nADA4622-2/ADA4622-4  if the input voltage exceeds 0.3 V beyond\nthe supply rails of the amplifiers. If the overvoltage condition per-\nsists for more than a few seconds, damage to the amplifiers can\nresult.\nFor higher input voltages, determine the resistor value by\nV I N − V SY\nR S≤ 10 mA (1)\nwhere:\nVIN is the input voltage.\nVSY is the voltage of either the V+ pin or the V − pin.\nRS is the series resistor.\nWith a very low input bias current of ±1.5 nA maximum up to 125°C,\nhigher resistor values can be used in series with the inputs without\nintroducing large offset errors. A 1 k Ω series resistor allows the\nADA4622-1/ADA4622-2/ADA4622-4  to withstand 10 V of continu-\nous overvoltage and increases the noise by a negligible amount.\nA 5 kΩ resistor protects the inputs from voltages as high as 25 V\nbeyond the supplies and adds less than 10 µV to the offset voltage\nof the amplifiers.EMI Rejection Ratio\nFigure 85  shows the EMI rejection ratio (EMIRR) vs. the frequency\nfor the ADA4622-1/ADA4622-2/ADA4622-4 .\nFigure 85. EMIRR vs. Frequency\nOUTPUT CHARACTERISTICS\nThe ADA4622-1/ADA4622-2/ADA4622-4  unique bipolar rail-to-rail\noutput stage swings within 10 mV of the supplies with no external\nresistive load.\nThe approximate output saturation resistance of the ADA4622-1/\nADA4622-2/ADA4622-4  is 24 Ω, sourcing or sinking. Use the output\nimpedance to estimate the output saturation voltage when driving\nheavier loads. As an example, when driving 5 mA, the saturation\nvoltage from either rail is approximately 120 mV.\nIf the ADA4622-1/ADA4622-2/ADA4622-4  output drives hard\nagainst the output saturation voltage, it recovers within 1.2 µs of the\ninput, returning to the linear operating region of the amplifier (see\nFigure 56  and Figure 59 ).\nCapacitive Load Drive Capability\nDirect capacitive loads interact with the effective output impedance\nof the ADA4622-1/ADA4622-2/ADA4622-4  to form an additional\npole in the feedback loop of the amplifiers, which causes excessive\npeaking on the pulse response or loss of stability. The worst\ncase condition is when the devices use a single 5 V supply in a\nunity-gain configuration. Figure 86  shows the pulse response of the\nADA4622-1/ADA4622-2/ADA4622-4  when driving 500 pF directly.\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nTHEORY OF OPERATION\nanalog.com Rev. F | 28 of 36Figure 86. Pulse Response with 500 pF Load Capacitance\nSHUTDOWN OPERATION\nUse the active low DISABLE  input to put the ADA4622-1 into\nshutdown mode. When the voltage on the DISABLE  input is less\nthan 1.4 V above the negative supply voltage (V −), the ADA4622-1\nshuts down and consumes only 50 µA to 60 µA (typical). When\nthe voltage on the DISABLE  input is more than 1.4 V above\nthe negative supply voltage (V −), or if the DISABLE  input is left\nfloating, the ADA4622-1 powers up. For best performance, it is\nrecommended that the input voltage level on the DISABLE  input\nbe V− or that the input be left floating. The ADA4622-1 is still a\ndrop-in replacement for devices with standard single channel op\namp pinouts because the ADA4622-1 enables when the DISABLE\ninput is left floating. Figure 87  shows a simplified circuit for the\nDISABLE  input.\nFigure 87. Simplified Circuit for the DISABLE  Input\nFigure 88  and Figure 89  show the start-up and shutdown response\nwhen toggling the DISABLE  input.\nFigure 88. Start-Up Response when Toggling the DISABLE  Input\nFigure 89. Shutdown Response when Toggling the DISABLE  Input\nFigure 90  shows the DISABLE  input current vs. the DISABLE  input\nvoltage relative to the negative supply voltage (V −).\nFigure 90. DISABLE  Input Current vs. DISABLE  Input Voltage Relative to V −\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nAPPLICATIONS INFORMATION\nanalog.com Rev. F | 29 of 36RECOMMENDED POWER SOLUTION\nThe ADA4622-1/ADA4622-2/ADA4622-4  can operate from a ±2.5 V\nto ±15 V dual supply or a 5 V to 30 V single supply. The ADP7118\nand the ADP7182  are recommended to generate the clean posi-\ntive and negative rails for the ADA4622-1/ADA4622-2/ADA4622-4 .\nBoth low dropout (LDO) regulators are available in fixed output\nvoltage or adjustable output voltage versions. To generate the input\nvoltages for the LDOs, the ADP5070  dc-to-dc switching regulator is\nrecommended. Figure 91  shows the recommended power solution\nconfiguration for the ADA4622-1/ADA4622-2/ADA4622-4 .\nFigure 91. Power Solution Configuration for the ADA4622-1/ADA4622-2/\nADA4622-4\nTable 12. Recommended Power Management Devices\nProduct Description\nADP5070 DC-to-DC switching regulator with independent positive and neg-\native outputs\nADP7118 20 V, 200 mA, low noise, CMOS LDO regulator\nADP7182 −28 V, −200 mA, low noise, linear regulator\nMAXIMUM POWER DISSIPATION\nThe maximum power the ADA4622-1/ADA4622-2/ADA4622-4  can\nsafely dissipate is limited by the associated rise in junction tempera-\nture. For plastic packages, the maximum safe junction temperature\nis 150°C. If this maximum temperature is exceeded, reduce the die\ntemperature to restore proper circuit operation. Leaving the device\nin the overheated condition for an extended period of time can\nresult in device burnout. To ensure proper operation, it is important\nto observe the specifications shown in the Absolute Maximum\nRatings  and Thermal Resistance  sections.\nSECOND-ORDER LOW-PASS FILTER\nFigure 92  shows the ADA4622-1/ADA4622-2/ADA4622-4  config-\nured as a second-order, Butterworth, low-pass filter. With the values\nas shown, the corner frequency equals 200 kHz. The following\nequations show the component selection:\nR1 = R2 = User Selected  (Typical Values: 10 k Ω to 100 k Ω)\nC 1 =1 .414\n2π f C U TOF F × R 1 (2)\nC 2 =0 .707\n2π f C UT OF F × R 1 (3)Figure 92. Second-Order, Butterworth, Low-Pass Filter\nFigure 93  shows a plot of the filter; greater than 35 dB of high\nfrequency rejection is achieved.\nFigure 93. Frequency Response of the Filter\nWIDEBAND PHOTODIODE PREAMPLIFIER\nThe ADA4622-1/ADA4622-2/ADA4622-4  are an excellent choice\nfor photodiode preamplifier applications. The low input bias current\nminimizes the dc error at the output of the preamplifier. In addition,\nthe high gain bandwidth product and low input capacitance maxi-\nmizes the signal bandwidth of the photodiode preamplifier. Figure\n94 shows the ADA4622-1/ADA4622-2/ADA4622-4  as a current to\nvoltage (I to V) converter with an electrical model of a photodiode.\nFigure 94. Wideband Photodiode Preamplifier\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nAPPLICATIONS INFORMATION\nanalog.com Rev. F | 30 of 36The following basic transfer function describes the transimpedance\ngain of the photodiode preamplifier:\nV OU T =I PHOTO × R F\n1 + s C F R F(4)\nwhere:\nIPHOTO  is the output current of the photodiode.\nThe parallel combination of RF and CF sets the signal bandwidth\n(see the I to V gain trace in Figure 96 ).\ns refers to the s-plane.\nNote that RF must be set so the maximum attainable output voltage\ncorresponds to the maximum diode output current, IPHOTO , which\nallows use of the full output swing. The attainable signal bandwidth\nwith this photodiode preamplifier is a function of RF, the gain band-\nwidth product (fGBP) of the amplifier, and the total capacitance at\nthe amplifier summing junction, including CS and the amplifier input\ncapacitance, CD and CM. RF and the total capacitance produce a\npole with loop frequency (fP).\nf P =1\n2 π R F C S(5)\nWith the additional pole from the amplifier open-loop response,\nthe two-pole system results in peaking and instability due to an\ninsufficient phase margin (see Figure 95 ).\nFigure 95. Gain and Phase Plot of the Transimpedance Amplifier Design,\nWithout CompensationFigure 96. Gain and Phase Plot of the Transimpedance Amplifier Design with\nCompensation\nAdding CF creates a zero in the loop transmission that compen-\nsates for the effect of the input pole, which stabilizes the photodiode\npreamplifier design because of the increased phase margin. Adding\nCF also sets the signal bandwidth (see Figure 96 ). The signal\nbandwidth and the zero frequency are determined by\nf Z =1\n2 πR F C F(6)\nwhere fZ is the zero frequency.\nSetting the zero at the fX frequency maximizes the signal bandwidth\nwith a 45° phase margin. Because fX is the geometric mean of fP\nand fGBP, it can be calculated by\nf X = f P × f G BP (7)\nCombining these equations, the CF value that produces fX is\nC F =C S\n2 π × R F × f GB P(8)\nThe frequency response in this case shows approximately 2 dB\nof peaking and 15% overshoot. Doubling CF and halving the band-\nwidth results in a flat frequency response with approximately 5%\ntransient overshoot.\nThe dominant sources of output noise in the wideband photodiode\npreamp design are the input voltage noise of the amplifier, VNOISE,\nand the resistor noise due to RF. The gray trace in Figure 96  shows\nthe noise gain over frequencies for the photodiode preamp.\nCalculate the noise bandwidth at the fN frequency by\nf N =f G BP\n( C S + C F ) / C F(9)\nFigure 97  shows the ADA4622-1/ADA4622-2/ADA4622-4  config-\nured as a transimpedance photodiode amplifier. The amplifiers\nare used in conjunction with a photodiode detector with an input\ncapacitance of 5 pF. Figure 98  shows the transimpedance response\nof the ADA4622-1/ADA4622-2/ADA4622-4  when IPHOTO  is 1 µA\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nAPPLICATIONS INFORMATION\nanalog.com Rev. F | 31 of 36p-p. The amplifiers have a bandwidth of 2 MHz when they are\nmaximized for a 45° phase margin with CF = 2 pF. Note that with\nthe PCB parasitics added to CF, the peaking is only 0.5 dB, and the\nbandwidth is reduced slightly.\nIncreasing CF to 3 pF completely eliminates the peaking; however,\nincreasing CF to 3 pF reduces the bandwidth to 1 MHz.\nTable 13  shows the noise sources and total output noise for the\nphotodiode preamp, where the preamp is configured to have a 45°\nphase margin for maximum bandwidth and fZ = fX = fN in this case.\nFigure 97. Transimpedance Photodiode PreamplifierFigure 98. Transimpedance Photodiode Preamplifier Frequency Response\nTable 13. RMS Noise Contributions of the Photodiode Preamplifier\nContributor Expression RMS Noise (µV)1\nRF 4 k T × R F × f N ×π\n250.8\nVNOISEV NOI S E ×( C S + C M + C F + C D )\nC F×π\n2× f N131.6\nRoot Sum Square (RSS) Total R F2 × V N OI SE2 141\n1RMS noise with RF = 50 k Ω, CS = 5 pF, CF = 2 pF, CM = 3.7 pF, and CD = 0.4 pF.\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nAPPLICATIONS INFORMATION\nanalog.com Rev. F | 32 of 36PEAK DETECTOR\nA peak detector captures the peak value of a signal and produces\nan output equal to it. By taking advantage of the dc precision and\nsuper low input bias current of the JFET input amplifiers, such\nas the ADA4622-1/ADA4622-2/ADA4622-4 , a highly accurate peak\ndetector can be built, as shown in Figure 99 .\nFigure 99. Positive Peak Detector\nIn this application, D3 and D4 act as unidirectional current switches\nthat open when the output is kept constant in hold mode.\nTo detect a positive peak, U1 drives C3 through D3 and drives D4\nuntil C3 is charged to a voltage equal to the input peak value.\nFeedback from the output of the U2 (positive peak) through R6\nlimits the output voltage of U1. After detecting the peak, the output\nof U1 swings low but is clamped by D2. D3 reverses bias and the\ncommon node of D3, D4, and R7 is held to a voltage equal to\npositive peak by R7. The voltage across D4 is 0 V; therefore, the\nleakage is small. The bias current of U2 is also small. With almost\nno leakage, C3 has a long hold time.\nThe ADA4622-1/ADA4622-2/ADA4622-4 , shown in Figure 99 , are a\nperfect fit for building a peak detector because U1 requires dc pre-\ncision and high output current during fast peaks, and U2 requires\nlow input bias current (IB) to minimize capacitance discharge be-\ntween peaks. A low leakage and low dielectric absorption capacitor,\nsuch as polystyrene or polypropylene, is required for C3. Reversing\nthe diode directions causes the circuit to detect negative peaks.\nMULTIPLEXING INPUTS\nBy using the ADA4622-1 DISABLE  input, it is possible to multiplex\ntwo inputs to a single output by using the circuit shown in Figure\n100. If the gain configuration or filter configuration of the two\namplifiers is different, and a common single input to both amplifiers\nis used, this configuration can control selectable gain or selectable\nfrequency response at the output.Figure 100. Multiplexed Input Circuit\nFigure 101  shows the output response when multiplexing two input\nsignals. The input to the first amplifier is a 4 V p-p, 200 kHz sine\nwave; the input to the second amplifier is an 8 V p-p, 100 kHz sine\nwave.\nFigure 101. Multiplexed Output\nFULL WAVE RECTIFIER\nFigure 102  shows the circuit of a full wave rectifier using two\nADA4622-1 op amps in single-supply operation. The circuit is com-\nposed of a voltage follower (U1) and a second stage amplifier (U2)\nthat combine the output of the first stage amplifier and the inverted\nversion of the input signal. U1 follows the input during the positive\nhalf cycle and clamps the negative going input signal to ground,\nproducing a half wave signal at VHW. The following equation defines\nthe circuit transfer function:\nVFW = (1+ R3/R2)VHW − (R3/R2) × VIN\nwhere:\nVFW is the full wave output from U1.\nR3 and R2 are the feedback resistors shown in Figure 102 .\nVHW is the half wave output from U1.\nVIN is the input voltage.\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nAPPLICATIONS INFORMATION\nanalog.com Rev. F | 33 of 36Figure 102. Full Wave Rectifier Circuit\nDuring the input positive half cycle, U1 follows the input so that\nVHW = VIN; therefore, VFW = VIN. During the negative half cycle, U1\nclamps the signal to ground so that VHW = 0 V; therefore, VFW =\n−(R3/R2) × VIN = −VIN because R3/R2 = 1. Figure 103  shows the\ninput and outputs waveforms from the circuit. The input is a 2 V p-p,\n1 kHz sine wave while the circuit is running on a 5 V single supply.\nFigure 103. Full Wave and Half Wave Rectifier Input and Output Waveforms\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nOUTLINE DIMENSIONS\nanalog.com Rev. F | 34 of 36Figure 104. 5-Lead Small Outline Transistor Package [SOT-23]\n(RJ-5)\nDimensions shown in millimeters\nFigure 105. 8-Lead Standard Small Outline Package [SOIC_N]\nNarrow Body\n(R-8)\nDimensions shown in millimeters and (inches)\nFigure 106. 8-Lead Lead Frame Chip Scale Package [LFCSP]\n3 mm × 3 mm Body and 0.75 mm Package Height\n(CP-8-13)\nDimensions shown in millimeters\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nOUTLINE DIMENSIONS\nanalog.com Rev. F | 35 of 36Figure 107. 8-Lead Mini Small Outline Package [MSOP]\n(RM-8)\nDimensions shown in millimeters\nFigure 108. 16-Lead Lead Frame Chip Scale Package [LFCSP]\n4 mm × 4 mm Body and 0.75 mm Package Height\n(CP-16-20)\nDimensions shown in millimeters\nFigure 109. 14-Lead Standard Small Outline Package [SOIC_N]\n(R-14)\nDimensions shown in millimeters and (inches)\nData Sheet ADA4622-1/ADA4622-2/ADA4622-4\nOUTLINE DIMENSIONS\n©2015-2022 Analog Devices, Inc. All rights reserved. Trademarks and\nregistered trademarks are the property of their respective owners.\nOne Analog Way, Wilmington, MA 01887-2356, U.S.A.Rev. F | 36 of 36Updated: September 06, 2022\nORDERING GUIDE\nModel1Temperature Range Package Description Packing QuantityPackage\nOption Marking Code\nADA4622-1ARJZ-R2 -40°C to +125°C 5-Lead SOT-23 Reel, 250 RJ-5 A3J\nADA4622-1ARJZ-R7 -40°C to +125°C 5-Lead SOT-23 Reel, 3000 RJ-5 A3J\nADA4622-1ARJZ-RL -40°C to +125°C 5-Lead SOT-23 Reel, 10000 RJ-5 A3J\nADA4622-1ARZ -40°C to +125°C 8-Lead SOIC R-8\nADA4622-1ARZ-R7 -40°C to +125°C 8-Lead SOIC Reel, 1000 R-8\nADA4622-1ARZ-RL -40°C to +125°C 8-Lead SOIC Reel, 2500 R-8\nADA4622-1BRZ -40°C to +125°C 8-Lead SOIC R-8\nADA4622-1BRZ-R7 -40°C to +125°C 8-Lead SOIC Reel, 1000 R-8\nADA4622-1BRZ-RL -40°C to +125°C 8-Lead SOIC Reel, 2500 R-8\nADA4622-2ACPZ-R7 -40°C to +125°C 8-Lead LFCSP (3mm x 3mm w/ EP) Reel, 1500 CP-8-13 A3D\nADA4622-2ACPZ-RL -40°C to +125°C 8-Lead LFCSP (3mm x 3mm w/ EP) Reel, 5000 CP-8-13 A3D\nADA4622-2ARMZ -40°C to +125°C 8-Lead MSOP RM-8 A3D\nADA4622-2ARMZ-R7 -40°C to +125°C 8-Lead MSOP Reel, 1000 RM-8 A3D\nADA4622-2ARMZ-RL -40°C to +125°C 8-Lead MSOP Reel, 3000 RM-8 A3D\nADA4622-2ARZ -40°C to +125°C 8-Lead SOIC R-8\nADA4622-2ARZ-R7 -40°C to +125°C 8-Lead SOIC Reel, 1000 R-8\nADA4622-2ARZ-RL -40°C to +125°C 8-Lead SOIC Reel, 2500 R-8\nADA4622-2BRZ -40°C to +125°C 8-Lead SOIC R-8\nADA4622-2BRZ-R7 -40°C to +125°C 8-Lead SOIC Reel, 1000 R-8\nADA4622-2BRZ-RL -40°C to +125°C 8-Lead SOIC Reel, 2500 R-8\nADA4622-4ACPZ-R2 -40°C to +125°C 16-Lead LFCSP (4mm x 4mm w/ EP) Reel, 250 CP-16-20\nADA4622-4ACPZ-R7 -40°C to +125°C 16-Lead LFCSP (4mm x 4mm w/ EP) Reel, 1500 CP-16-20\nADA4622-4ACPZ-RL -40°C to +125°C 16-Lead LFCSP (4mm x 4mm w/ EP) Reel, 5000 CP-16-20\nADA4622-4ARZ -40°C to +125°C 14-Lead SOIC R-14\nADA4622-4ARZ-R7 -40°C to +125°C 14-Lead SOIC Reel, 1000 R-14\nADA4622-4ARZ-RL -40°C to +125°C 14-Lead SOIC Reel, 2500 R-14\n1Z = RoHS Compliant Part.\n'}]
!==============================================================================!
### Component Summary: ADA4622-2ARZ-RL

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (V+): 5 V to 30 V (Single Supply)
  - Dual Supply: ±2.5 V to ±15 V
  - Absolute Maximum Supply Voltage: 36 V

- **Current Ratings:**
  - Supply Current per Amplifier: 665 µA (typical)
  - Output Current: 20 mA (maximum)
  - Short-Circuit Current: 42 mA (sourcing), -51 mA (sinking)

- **Power Consumption:**
  - Supply Current: 665 µA (typical) at ±15 V

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - 8-Lead SOIC (R-8)

- **Special Features or Notes:**
  - Rail-to-rail output
  - Low input bias current: ±10 pA maximum
  - Low offset voltage: ±0.35 mV (B grade)
  - High slew rate: 23 V/µs (low to high)
  - EMI rejection ratio: 90 dB at 1000 MHz
  - Input voltage range includes negative supply

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1 (not moisture sensitive)

**Description:**
The ADA4622-2ARZ-RL is a precision operational amplifier (op-amp) designed for low bias current applications. It features a rail-to-rail output and is suitable for single-supply operation, making it versatile for various signal processing tasks. The device is built on a junction field-effect transistor (JFET) input architecture, which provides low noise and high input impedance.

**Typical Applications:**
- High output impedance sensor interfaces
- Photodiode sensor interfaces
- Transimpedance amplifiers
- Analog-to-Digital Converter (ADC) drivers
- Precision filters and signal conditioning

The ADA4622-2ARZ-RL is particularly well-suited for applications requiring high precision and low noise, such as in medical instrumentation, industrial automation, and data acquisition systems. Its ability to operate over a wide temperature range and its low power consumption make it ideal for battery-operated devices and other energy-sensitive applications.