module main(
  input wire [31:0] x,
  input wire [31:0] y,
  output wire [43:0] out
);
  wire [43:0] literal_1[0:1][0:2];
  assign literal_1[0][0] = 44'h000_0000_0001;
  assign literal_1[0][1] = 44'h000_0000_0002;
  assign literal_1[0][2] = 44'h000_0000_0003;
  assign literal_1[1][0] = 44'h000_0000_0004;
  assign literal_1[1][1] = 44'h000_0000_0005;
  assign literal_1[1][2] = 44'h000_0000_0006;
  wire [43:0] array_index_2[0:2];
  wire [43:0] array_index_3;
  assign array_index_2[0] = literal_1[x][0];
  assign array_index_2[1] = literal_1[x][1];
  assign array_index_2[2] = literal_1[x][2];
  assign array_index_3 = array_index_2[y];
  assign out = array_index_3;
endmodule
