//==============================================================================
//   Project   :  Hi3518
//                PLL init arm9=440M ddr=400M axi = 200M
//==============================================================================
// config PLL timeout. 4096*24M=171us
setmem /w 0x20050014 = 0x0fff8000
// config APLL
setmem /w 0x20030000 = 0x11000000
setmem /w 0x20030004 = 0x0068306E
// config VPLL
setmem /w 0x20030008 = 0x12000000
setmem /w 0x2003000c = 0x007C2063
// config BPLL
setmem /w 0x20030010 = 0x19000000
setmem /w 0x20030014 = 0x00682064
// config EPLL
setmem /w 0x20030020 = 0x1B000000
setmem /w 0x20030024 = 0x007C40E1
// config ARM9 DFS
setmem /w 0x20030028 = 0x00000010

// waiting ...
dump /w 0x0..0x200
// read 0x200300e8 == 0xf, APPL/BPLL/VPLL/EPLL Locked
dump /w 0x200300e8
dump /w 0x0..0x20

//config nand timing
setmem /w 0x10000004 = 0xaaa

// change to normal mode
setmem /w 0x20050000 = 0x214
// waiting ...
dump /w 0x0..0x200
// if 0x20050000 == 0x224, mode == normal
dump /w 0x20050000

// waiting ...
dump /w 0x0..0x200

// waiting ...
dump /w 0x0..0x200
//============================================================================== 
//   Project   :  Hi3518E 
//   DDR2 type :  512Mbit=32M*16
//   DDR2 Width:  16bit 
//   Work Freq :  DDRC clk freq =  200 MHz, prd = 5.000000 ns
//                DDR  clk freq =  400 MHz, prd = 2.500000 ns
//                APB  clk freq =  100 MHz, prd = 10.000000 ns
//============================================================================== 

// --------------- Config DDRC ----------------
// DDRC_CONFIG0.
// [27:20] pd_prd=0x0
// [16]    pd_en=0x0
// [13:12] rank=0x0
// [10:8]  dram_type=0x5
// [5:4]   mem_width=0x0
// [0]     brstlen=0x0
setmem /w 0x2011001c = 0x80000500

// DDRC_CONFIG1.
// [10]    auto_pre_en=0x1
// [9]     wr_rcv_mode=0x1
// [8]     exclu_en=0x1
// [7]     lock_en=0x1
// [5]     wrlvl_en=0x0
// [4]     dual_ch=0x0
// [3]     read_mode=0x0
// [2]     clkratio=0x1
// [1]     ecc_en=0x0
// [0]     zqc_en=0x0
setmem /w 0x20110020 = 0x784

// DDRC_TIMING2.
// [31:28]  tcke=0x6
// [27:24]  twtr=0x3
// [23:20]  twr=0x3
// [17:12]  tfaw=0xa
// [10:0]   taref=0x0(diable AREF)
setmem /w 0x20110058 = 0x6330a000


// DDRC_RNKCFG.
// [8]     mem_bank=0x0
// [6:4]   mem_row=0x2
// [2:0]   mem_col=0x2
setmem /w 0x2011002c = 0x22

// DDRC_BASEADDR.
setmem /w 0x20110040 = 0x80000000

// DDRC_TIMING0.
// [31:28]  tmrd(tmod)=0x3
// [27:24]  trrd=0x3
// [23:20]  trp=0x4
// [19:16]  trcd=0x4
// [13:8]   trc=0xd
// [4:0]    tras=0xa
setmem /w 0x20110050 = 0x33440d0a

// DDRC_TIMING1.
// [31:24]  tsre=0xff
// [23:20]  trdlat=0x6
// [19:16]  trtw=0x3
// [15:12]  twl=0x5
// [11:8]   tcl=0x6
// [7:0]    trfc=0x16
setmem /w 0x20110054 = 0xff635616

// DDRC_TIMING3.
// [3:0]    trtp=0x2
setmem /w 0x2011005c = 0xffdff0f2

// DDRC_DTRCTRL.
// [13:12]  train_rank=0x0
// [11:9]   rensel=0x0
// [8]      train_mode=0x0
// [1]      train_en=0x0
setmem /w 0x201100ac = 0x3000001


// DDRC_ODTCFG.
// [31:28]  rodt3=0x0
// [27:24]  rodt2=0x0
// [23:20]  rodt1=0x0
// [19:16]  rodt0=0x0
// [15:12]  wodt3=0x0
// [11:8]   wodt2=0x0
// [7:4]    wodt1=0x0
// [3:0]    wodt0=0x1
setmem /w 0x201100f4 = 0x1


// DDRC_SREFCTRL.
// DDRC exits self-refresh, and enter normal mode.
setmem /w 0x20110004 = 0x0

// Wait until DDRC_STATUS[in_sr]=0.
// DDRC_STATUS addr=0x20110000, [in_sr]=[2].
dump /w 0x0..0x200

// --------------- Config PUB -----------------
// DDRC_PUB_PIR.
// Bypass all initialization auto started by PHY.
setmem /w 0x20120404 = 0x80000000

// Wait until DDRC_PUB_PGSR0[idone]=1.
// DDRC_PUB_PGCR0 addr=0x2012040c, [idone]=[1].
dump /w 0x0..0x2000
//or  wait until [idone] HIGHT£»as is Bypass initialization finished, when reading PGSR[idone]= 0x1£¨addr.:0x2012040c)¡£

//DDRC_PUB_DCR DRAM type
setmem /w 0x20120430 = 0x2

// config DDRC PHY setting
// PGCR:
// [24]:pddisdx=0x1£»[23:22]:zcksel=0x2£»[21:18]£ºranken=0x1£»[2]£ºDFTCMP=0x0£»[1]£ºdqscfg=0x1:passive windowing mode¡£
setmem /w 0x20120408 = 0x01842202

// PTR0:
//[5:0],tDLLSRST=50ns;[17:6],tDLLLOCK=5.12us;[21:18],tITMSRST=8 clk2x period.
setmem /w 0x20120418 = 0x220055

// PTR1:
// [18:0],tDINIT0=200us;[26:19],tDINIT0=400ns.
setmem /w 0x2012041c = 0x5053882

// PTR2:
// [16:0],tDINIT0=200us;[26:17],tDINIT0=1us.
setmem /w 0x20120420 = 0x3233881

// DSGCR:
// [0]£ºpuren=0x0¡£
setmem /w 0x2012042c = 0xf200001e

// DTPR0:
// [31]:tCCD=0x0£»[30:25]£ºtRC=0x24£»[24:21]£ºtRRD=0x4£»[20:16]£ºtRAS=0x18
// [15:12]£ºtRCD=0x6£»[11:8]£ºtRP=0x6£»[7:5]£ºtWTR=0x4£»[4:2]:tRTP=0x3£»[1:0]£ºtMRD=0x2.
setmem /w 0x20120434 = 0x3092668E

// DTPR1:
// [29:27]£ºtDQSCKmax=0x(only for LPDDR2),not use£»[26:24]£ºtDQSCK=0(only for LPDDR2), not use£»
// [23:16]£ºtRFC=0x40 or 64,is equal to tRFC£»
// [11]£ºtRTODT=0£»[10:9]£ºtMOD=0x0£»[8:3]£ºtFAW=0x19£»
// [2]£ºtRTW=0x0,add 1 clock to standard bus turn aroud delay£»[1:0]£ºtAOND/tAOFD=0x0£»
setmem /w 0x20120438 = 0x00400098

// DTPR2:
// [28:19]£ºtDLLK=0x200 or 512£»[18:15]£ºtCKE=0x3£»
// [14:10]£ºtXP=0xa£»[9:0]£ºtXS=0x200 ,or 512£»
setmem /w 0x2012043c = 0x1001aa00


// DDRC_PUB_ZQ_CTRL1://
// DDRPHY IO ODT=75 DRV=40
setmem /w 0x20120584 = 0x4b

// DDRC_PUB_MR0/1/2/3.

setmem /w 0x20120440 = 0x0a63
//DDRC_PUB_MR1
//DDR2 IO ODT=75,DRV=full drive
setmem /w 0x20120444 = 0x4

setmem /w 0x20120448 = 0x0
setmem /w 0x2012044C = 0x0

// DX0GCR:
// [12:11]:RTTOH=0x1£»[10]£ºDQRTT=0x1£»[9]£ºDQSRTT=0x1£»
// [8:7]£ºDSEN=0x1£»[0]£ºDXEN=0x1¡£
setmem /w 0x201205c0 = 0xe81
// DX1GCR:
setmem /w 0x20120600 = 0xe81

// Start DDRPHY normal initialization
// [7:0]£º[qstrn]=1£¬[draminit]=1£¬[dramrst]=1£¬[itmsrst]=1£¬[zcal]=1£¬[dlllock]=1£¬[dllsrst]=1,[init]=1
setmem /w 0x20120404 = 0xff
dump /w 0x0..0x2000
// initialization finished, when reading 0x2012040c PGSR[idone]= 0x1; 

// period=5.000000, period_ddr=2.500000

// -------------- Reconfig DDRC ---------------
// DDRC_TIMING2.
// Enable AREF.
// [31:28]  tcke=0x6
// [27:24]  twtr=0x3
// [23:20]  twr=0x3
// [17:12]  tfaw=0xa
// [10:0]   taref=0x31
setmem /w 0x20110058 = 0x6330a031

// config DDRC PHY setting
// PGCR:
// [24]:pddisdx=0x1£»[23:22]:zcksel=0x2£»[21:18]£ºranken=0x1£»[2]£ºDFTCMP=0x0£»[1]£ºdqscfg=0x0:active windowing mode¡£
setmem /w 0x20120408 = 0x01842200

// initialization finished.