

================================================================
== Vitis HLS Report for 'pool_Pipeline_VITIS_LOOP_178_2'
================================================================
* Date:           Fri Dec  9 11:04:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.990 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       35|  0.105 us|  0.175 us|   21|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_178_2  |       19|       33|        21|          1|          1|  0 ~ 14|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 24 'alloca' 'x1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 25 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %mul"   --->   Operation 26 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 27 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln112_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln112"   --->   Operation 28 'read' 'or_ln112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_cast"   --->   Operation 29 'read' 'y_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln151_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln151_3"   --->   Operation 30 'read' 'zext_ln151_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln151_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln151_2"   --->   Operation 31 'read' 'zext_ln151_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln175_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln175"   --->   Operation 32 'read' 'zext_ln175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln178_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln178"   --->   Operation 33 'read' 'sext_ln178_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln541_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln541"   --->   Operation 34 'read' 'zext_ln541_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln175_cast = zext i8 %zext_ln175_read"   --->   Operation 35 'zext' 'zext_ln175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln178_cast = sext i32 %sext_ln178_read"   --->   Operation 36 'sext' 'sext_ln178_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln541_cast = zext i8 %zext_ln541_read"   --->   Operation 37 'zext' 'zext_ln541_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %O, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln541_cast, i64 %x"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %sext_ln178_cast, i64 %x1"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_182_3"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x_1 = load i64 %x" [src/fft.cpp:188]   --->   Operation 46 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln1027 = icmp_ult  i64 %x_1, i64 %zext_ln175_cast"   --->   Operation 47 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln1027, void %for.inc64.exitStub, void %VITIS_LOOP_182_3.split_ifconv" [src/fft.cpp:178]   --->   Operation 48 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_64 = trunc i64 %x_1" [src/fft.cpp:188]   --->   Operation 49 'trunc' 'empty_64' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %x_1" [src/fft.cpp:188]   --->   Operation 50 'trunc' 'trunc_ln188' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_1, i32 1, i32 10"   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.94ns)   --->   "%add_ln188 = add i11 %empty_64, i11 1" [src/fft.cpp:188]   --->   Operation 52 'add' 'add_ln188' <Predicate = (icmp_ln1027)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln151_5 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln188, i32 1, i32 10"   --->   Operation 53 'partselect' 'lshr_ln151_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.47ns)   --->   "%add_ln178 = add i64 %x_1, i64 2" [src/fft.cpp:178]   --->   Operation 54 'add' 'add_ln178' <Predicate = (icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln178 = store i64 %add_ln178, i64 %x" [src/fft.cpp:178]   --->   Operation 55 'store' 'store_ln178' <Predicate = (icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 56 [1/1] (0.93ns)   --->   "%add_ln151 = add i10 %zext_ln151_2_read, i10 %lshr_ln"   --->   Operation 56 'add' 'add_ln151' <Predicate = (icmp_ln1027)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i10 %add_ln151"   --->   Operation 57 'zext' 'zext_ln151' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%I_0_0_addr = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151"   --->   Operation 58 'getelementptr' 'I_0_0_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.93ns)   --->   "%add_ln151_1 = add i10 %zext_ln151_3_read, i10 %lshr_ln"   --->   Operation 59 'add' 'add_ln151_1' <Predicate = (icmp_ln1027)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i10 %add_ln151_1"   --->   Operation 60 'zext' 'zext_ln151_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%I_0_0_addr_2 = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151_1"   --->   Operation 61 'getelementptr' 'I_0_0_addr_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%I_0_1_addr = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151"   --->   Operation 62 'getelementptr' 'I_0_1_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%I_0_1_addr_2 = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151_1"   --->   Operation 63 'getelementptr' 'I_0_1_addr_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%I_1_0_addr = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151"   --->   Operation 64 'getelementptr' 'I_1_0_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%I_1_0_addr_2 = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151_1"   --->   Operation 65 'getelementptr' 'I_1_0_addr_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%I_1_1_addr = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151"   --->   Operation 66 'getelementptr' 'I_1_1_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%I_1_1_addr_2 = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151_1"   --->   Operation 67 'getelementptr' 'I_1_1_addr_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.35ns)   --->   "%I_0_0_load = load i10 %I_0_0_addr"   --->   Operation 68 'load' 'I_0_0_load' <Predicate = (icmp_ln1027 & !y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 69 [2/2] (1.35ns)   --->   "%I_0_1_load = load i10 %I_0_1_addr"   --->   Operation 69 'load' 'I_0_1_load' <Predicate = (icmp_ln1027 & !y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 70 [2/2] (1.35ns)   --->   "%I_1_0_load = load i10 %I_1_0_addr"   --->   Operation 70 'load' 'I_1_0_load' <Predicate = (icmp_ln1027 & y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 71 [2/2] (1.35ns)   --->   "%I_1_1_load = load i10 %I_1_1_addr"   --->   Operation 71 'load' 'I_1_1_load' <Predicate = (icmp_ln1027 & y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 72 [1/1] (0.93ns)   --->   "%add_ln151_2 = add i10 %zext_ln151_2_read, i10 %lshr_ln151_5"   --->   Operation 72 'add' 'add_ln151_2' <Predicate = (icmp_ln1027)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i10 %add_ln151_2"   --->   Operation 73 'zext' 'zext_ln151_4' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%I_0_0_addr_1 = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151_4"   --->   Operation 74 'getelementptr' 'I_0_0_addr_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.93ns)   --->   "%add_ln151_3 = add i10 %zext_ln151_3_read, i10 %lshr_ln151_5"   --->   Operation 75 'add' 'add_ln151_3' <Predicate = (icmp_ln1027)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln151_5 = zext i10 %add_ln151_3"   --->   Operation 76 'zext' 'zext_ln151_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%I_0_0_addr_3 = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151_5"   --->   Operation 77 'getelementptr' 'I_0_0_addr_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%I_0_1_addr_1 = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151_4"   --->   Operation 78 'getelementptr' 'I_0_1_addr_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%I_0_1_addr_3 = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151_5"   --->   Operation 79 'getelementptr' 'I_0_1_addr_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%I_1_0_addr_1 = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151_4"   --->   Operation 80 'getelementptr' 'I_1_0_addr_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%I_1_0_addr_3 = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151_5"   --->   Operation 81 'getelementptr' 'I_1_0_addr_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%I_1_1_addr_1 = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151_4"   --->   Operation 82 'getelementptr' 'I_1_1_addr_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%I_1_1_addr_3 = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151_5"   --->   Operation 83 'getelementptr' 'I_1_1_addr_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.35ns)   --->   "%I_0_0_load_1 = load i10 %I_0_0_addr_1"   --->   Operation 84 'load' 'I_0_0_load_1' <Predicate = (icmp_ln1027 & !y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 85 [2/2] (1.35ns)   --->   "%I_0_1_load_1 = load i10 %I_0_1_addr_1"   --->   Operation 85 'load' 'I_0_1_load_1' <Predicate = (icmp_ln1027 & !y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 86 [2/2] (1.35ns)   --->   "%I_1_0_load_1 = load i10 %I_1_0_addr_1"   --->   Operation 86 'load' 'I_1_0_load_1' <Predicate = (icmp_ln1027 & y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 87 [2/2] (1.35ns)   --->   "%I_1_1_load_1 = load i10 %I_1_1_addr_1"   --->   Operation 87 'load' 'I_1_1_load_1' <Predicate = (icmp_ln1027 & y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 88 [2/2] (1.35ns)   --->   "%I_0_0_load_2 = load i10 %I_0_0_addr_2"   --->   Operation 88 'load' 'I_0_0_load_2' <Predicate = (icmp_ln1027 & !trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 89 [2/2] (1.35ns)   --->   "%I_0_1_load_2 = load i10 %I_0_1_addr_2"   --->   Operation 89 'load' 'I_0_1_load_2' <Predicate = (icmp_ln1027 & trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 90 [2/2] (1.35ns)   --->   "%I_1_0_load_2 = load i10 %I_1_0_addr_2"   --->   Operation 90 'load' 'I_1_0_load_2' <Predicate = (icmp_ln1027 & !trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [2/2] (1.35ns)   --->   "%I_1_1_load_2 = load i10 %I_1_1_addr_2"   --->   Operation 91 'load' 'I_1_1_load_2' <Predicate = (icmp_ln1027 & trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 92 [2/2] (1.35ns)   --->   "%I_0_0_load_3 = load i10 %I_0_0_addr_3"   --->   Operation 92 'load' 'I_0_0_load_3' <Predicate = (icmp_ln1027 & trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 93 [2/2] (1.35ns)   --->   "%I_0_1_load_3 = load i10 %I_0_1_addr_3"   --->   Operation 93 'load' 'I_0_1_load_3' <Predicate = (icmp_ln1027 & !trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [2/2] (1.35ns)   --->   "%I_1_0_load_3 = load i10 %I_1_0_addr_3"   --->   Operation 94 'load' 'I_1_0_load_3' <Predicate = (icmp_ln1027 & trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 95 [2/2] (1.35ns)   --->   "%I_1_1_load_3 = load i10 %I_1_1_addr_3"   --->   Operation 95 'load' 'I_1_1_load_3' <Predicate = (icmp_ln1027 & !trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.33>
ST_4 : Operation 96 [1/2] (1.35ns)   --->   "%I_0_0_load = load i10 %I_0_0_addr"   --->   Operation 96 'load' 'I_0_0_load' <Predicate = (icmp_ln1027 & !y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load, i32 16, i32 31"   --->   Operation 97 'partselect' 'trunc_ln8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i16 %trunc_ln8"   --->   Operation 98 'bitcast' 'bitcast_ln151' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (1.35ns)   --->   "%I_0_1_load = load i10 %I_0_1_addr"   --->   Operation 99 'load' 'I_0_1_load' <Predicate = (icmp_ln1027 & !y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load, i32 16, i32 31"   --->   Operation 100 'partselect' 'trunc_ln151_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln151_1 = bitcast i16 %trunc_ln151_1"   --->   Operation 101 'bitcast' 'bitcast_ln151_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.48ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151, i16 %bitcast_ln151_1, i1 %trunc_ln188"   --->   Operation 102 'mux' 'tmp' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (1.35ns)   --->   "%I_1_0_load = load i10 %I_1_0_addr"   --->   Operation 103 'load' 'I_1_0_load' <Predicate = (icmp_ln1027 & y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load, i32 16, i32 31"   --->   Operation 104 'partselect' 'trunc_ln151_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln151_2 = bitcast i16 %trunc_ln151_2"   --->   Operation 105 'bitcast' 'bitcast_ln151_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (1.35ns)   --->   "%I_1_1_load = load i10 %I_1_1_addr"   --->   Operation 106 'load' 'I_1_1_load' <Predicate = (icmp_ln1027 & y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load, i32 16, i32 31"   --->   Operation 107 'partselect' 'trunc_ln151_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln151_3 = bitcast i16 %trunc_ln151_3"   --->   Operation 108 'bitcast' 'bitcast_ln151_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.48ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_2, i16 %bitcast_ln151_3, i1 %trunc_ln188"   --->   Operation 109 'mux' 'tmp_s' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.48ns)   --->   "%arg_assign = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp, i16 %tmp_s, i1 %y_cast_read"   --->   Operation 110 'mux' 'arg_assign' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %I_0_0_load"   --->   Operation 111 'trunc' 'trunc_ln147' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i16 %trunc_ln147"   --->   Operation 112 'bitcast' 'bitcast_ln147' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i32 %I_0_1_load"   --->   Operation 113 'trunc' 'trunc_ln147_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln147_1 = bitcast i16 %trunc_ln147_1"   --->   Operation 114 'bitcast' 'bitcast_ln147_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.48ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147, i16 %bitcast_ln147_1, i1 %trunc_ln188"   --->   Operation 115 'mux' 'tmp_2' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i32 %I_1_0_load"   --->   Operation 116 'trunc' 'trunc_ln147_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln147_2 = bitcast i16 %trunc_ln147_2"   --->   Operation 117 'bitcast' 'bitcast_ln147_2' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln147_3 = trunc i32 %I_1_1_load"   --->   Operation 118 'trunc' 'trunc_ln147_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln147_3 = bitcast i16 %trunc_ln147_3"   --->   Operation 119 'bitcast' 'bitcast_ln147_3' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.48ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_2, i16 %bitcast_ln147_3, i1 %trunc_ln188"   --->   Operation 120 'mux' 'tmp_3' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.48ns)   --->   "%arg_assign_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_2, i16 %tmp_3, i1 %y_cast_read"   --->   Operation 121 'mux' 'arg_assign_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.33ns)   --->   "%xor_ln151 = xor i1 %trunc_ln188, i1 1"   --->   Operation 122 'xor' 'xor_ln151' <Predicate = (icmp_ln1027)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/2] (1.35ns)   --->   "%I_0_0_load_1 = load i10 %I_0_0_addr_1"   --->   Operation 123 'load' 'I_0_0_load_1' <Predicate = (icmp_ln1027 & !y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load_1, i32 16, i32 31"   --->   Operation 124 'partselect' 'trunc_ln151_4' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln151_4 = bitcast i16 %trunc_ln151_4"   --->   Operation 125 'bitcast' 'bitcast_ln151_4' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 126 [1/2] (1.35ns)   --->   "%I_0_1_load_1 = load i10 %I_0_1_addr_1"   --->   Operation 126 'load' 'I_0_1_load_1' <Predicate = (icmp_ln1027 & !y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load_1, i32 16, i32 31"   --->   Operation 127 'partselect' 'trunc_ln151_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln151_5 = bitcast i16 %trunc_ln151_5"   --->   Operation 128 'bitcast' 'bitcast_ln151_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.48ns)   --->   "%tmp_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_4, i16 %bitcast_ln151_5, i1 %xor_ln151"   --->   Operation 129 'mux' 'tmp_0_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/2] (1.35ns)   --->   "%I_1_0_load_1 = load i10 %I_1_0_addr_1"   --->   Operation 130 'load' 'I_1_0_load_1' <Predicate = (icmp_ln1027 & y_cast_read & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln151_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load_1, i32 16, i32 31"   --->   Operation 131 'partselect' 'trunc_ln151_6' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln151_6 = bitcast i16 %trunc_ln151_6"   --->   Operation 132 'bitcast' 'bitcast_ln151_6' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 133 [1/2] (1.35ns)   --->   "%I_1_1_load_1 = load i10 %I_1_1_addr_1"   --->   Operation 133 'load' 'I_1_1_load_1' <Predicate = (icmp_ln1027 & y_cast_read & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln151_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load_1, i32 16, i32 31"   --->   Operation 134 'partselect' 'trunc_ln151_7' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln151_7 = bitcast i16 %trunc_ln151_7"   --->   Operation 135 'bitcast' 'bitcast_ln151_7' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.48ns)   --->   "%tmp_0_1_65 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_6, i16 %bitcast_ln151_7, i1 %xor_ln151"   --->   Operation 136 'mux' 'tmp_0_1_65' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.48ns)   --->   "%arg_assign_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_0_1, i16 %tmp_0_1_65, i1 %y_cast_read"   --->   Operation 137 'mux' 'arg_assign_0_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln147_4 = trunc i32 %I_0_0_load_1"   --->   Operation 138 'trunc' 'trunc_ln147_4' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln147_4 = bitcast i16 %trunc_ln147_4"   --->   Operation 139 'bitcast' 'bitcast_ln147_4' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln147_5 = trunc i32 %I_0_1_load_1"   --->   Operation 140 'trunc' 'trunc_ln147_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln147_5 = bitcast i16 %trunc_ln147_5"   --->   Operation 141 'bitcast' 'bitcast_ln147_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.48ns)   --->   "%tmp_35_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_4, i16 %bitcast_ln147_5, i1 %xor_ln151"   --->   Operation 142 'mux' 'tmp_35_0_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln147_6 = trunc i32 %I_1_0_load_1"   --->   Operation 143 'trunc' 'trunc_ln147_6' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln147_6 = bitcast i16 %trunc_ln147_6"   --->   Operation 144 'bitcast' 'bitcast_ln147_6' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln147_7 = trunc i32 %I_1_1_load_1"   --->   Operation 145 'trunc' 'trunc_ln147_7' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln147_7 = bitcast i16 %trunc_ln147_7"   --->   Operation 146 'bitcast' 'bitcast_ln147_7' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.48ns)   --->   "%tmp_36_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_6, i16 %bitcast_ln147_7, i1 %xor_ln151"   --->   Operation 147 'mux' 'tmp_36_0_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.48ns)   --->   "%arg_assign_1_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_35_0_1, i16 %tmp_36_0_1, i1 %y_cast_read"   --->   Operation 148 'mux' 'arg_assign_1_0_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (1.35ns)   --->   "%I_0_0_load_2 = load i10 %I_0_0_addr_2"   --->   Operation 149 'load' 'I_0_0_load_2' <Predicate = (icmp_ln1027 & !trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln151_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load_2, i32 16, i32 31"   --->   Operation 150 'partselect' 'trunc_ln151_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln151_8 = bitcast i16 %trunc_ln151_8"   --->   Operation 151 'bitcast' 'bitcast_ln151_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 152 [1/2] (1.35ns)   --->   "%I_0_1_load_2 = load i10 %I_0_1_addr_2"   --->   Operation 152 'load' 'I_0_1_load_2' <Predicate = (icmp_ln1027 & trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln151_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load_2, i32 16, i32 31"   --->   Operation 153 'partselect' 'trunc_ln151_9' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln151_9 = bitcast i16 %trunc_ln151_9"   --->   Operation 154 'bitcast' 'bitcast_ln151_9' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.48ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_8, i16 %bitcast_ln151_9, i1 %trunc_ln188"   --->   Operation 155 'mux' 'tmp_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/2] (1.35ns)   --->   "%I_1_0_load_2 = load i10 %I_1_0_addr_2"   --->   Operation 156 'load' 'I_1_0_load_2' <Predicate = (icmp_ln1027 & !trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load_2, i32 16, i32 31"   --->   Operation 157 'partselect' 'trunc_ln151_s' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln151_10 = bitcast i16 %trunc_ln151_s"   --->   Operation 158 'bitcast' 'bitcast_ln151_10' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 159 [1/2] (1.35ns)   --->   "%I_1_1_load_2 = load i10 %I_1_1_addr_2"   --->   Operation 159 'load' 'I_1_1_load_2' <Predicate = (icmp_ln1027 & trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln151_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load_2, i32 16, i32 31"   --->   Operation 160 'partselect' 'trunc_ln151_10' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln151_11 = bitcast i16 %trunc_ln151_10"   --->   Operation 161 'bitcast' 'bitcast_ln151_11' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.48ns)   --->   "%tmp_1_66 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_10, i16 %bitcast_ln151_11, i1 %trunc_ln188"   --->   Operation 162 'mux' 'tmp_1_66' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.48ns)   --->   "%arg_assign_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_1, i16 %tmp_1_66, i1 %tmp_4"   --->   Operation 163 'mux' 'arg_assign_s' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln147_8 = trunc i32 %I_0_0_load_2"   --->   Operation 164 'trunc' 'trunc_ln147_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln147_8 = bitcast i16 %trunc_ln147_8"   --->   Operation 165 'bitcast' 'bitcast_ln147_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln147_9 = trunc i32 %I_0_1_load_2"   --->   Operation 166 'trunc' 'trunc_ln147_9' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln147_9 = bitcast i16 %trunc_ln147_9"   --->   Operation 167 'bitcast' 'bitcast_ln147_9' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.48ns)   --->   "%tmp_35_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_8, i16 %bitcast_ln147_9, i1 %trunc_ln188"   --->   Operation 168 'mux' 'tmp_35_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln147_10 = trunc i32 %I_1_0_load_2"   --->   Operation 169 'trunc' 'trunc_ln147_10' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln147_10 = bitcast i16 %trunc_ln147_10"   --->   Operation 170 'bitcast' 'bitcast_ln147_10' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln147_11 = trunc i32 %I_1_1_load_2"   --->   Operation 171 'trunc' 'trunc_ln147_11' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln147_11 = bitcast i16 %trunc_ln147_11"   --->   Operation 172 'bitcast' 'bitcast_ln147_11' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.48ns)   --->   "%tmp_36_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_10, i16 %bitcast_ln147_11, i1 %trunc_ln188"   --->   Operation 173 'mux' 'tmp_36_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.48ns)   --->   "%arg_assign_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_35_1, i16 %tmp_36_1, i1 %tmp_4"   --->   Operation 174 'mux' 'arg_assign_1_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/2] (1.35ns)   --->   "%I_0_0_load_3 = load i10 %I_0_0_addr_3"   --->   Operation 175 'load' 'I_0_0_load_3' <Predicate = (icmp_ln1027 & trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln151_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load_3, i32 16, i32 31"   --->   Operation 176 'partselect' 'trunc_ln151_11' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln151_12 = bitcast i16 %trunc_ln151_11"   --->   Operation 177 'bitcast' 'bitcast_ln151_12' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 178 [1/2] (1.35ns)   --->   "%I_0_1_load_3 = load i10 %I_0_1_addr_3"   --->   Operation 178 'load' 'I_0_1_load_3' <Predicate = (icmp_ln1027 & !trunc_ln188 & !tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln151_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load_3, i32 16, i32 31"   --->   Operation 179 'partselect' 'trunc_ln151_12' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln151_13 = bitcast i16 %trunc_ln151_12"   --->   Operation 180 'bitcast' 'bitcast_ln151_13' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.48ns)   --->   "%tmp_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_12, i16 %bitcast_ln151_13, i1 %xor_ln151"   --->   Operation 181 'mux' 'tmp_1_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/2] (1.35ns)   --->   "%I_1_0_load_3 = load i10 %I_1_0_addr_3"   --->   Operation 182 'load' 'I_1_0_load_3' <Predicate = (icmp_ln1027 & trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln151_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load_3, i32 16, i32 31"   --->   Operation 183 'partselect' 'trunc_ln151_13' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln151_14 = bitcast i16 %trunc_ln151_13"   --->   Operation 184 'bitcast' 'bitcast_ln151_14' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 185 [1/2] (1.35ns)   --->   "%I_1_1_load_3 = load i10 %I_1_1_addr_3"   --->   Operation 185 'load' 'I_1_1_load_3' <Predicate = (icmp_ln1027 & !trunc_ln188 & tmp_4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln151_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load_3, i32 16, i32 31"   --->   Operation 186 'partselect' 'trunc_ln151_14' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln151_15 = bitcast i16 %trunc_ln151_14"   --->   Operation 187 'bitcast' 'bitcast_ln151_15' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.48ns)   --->   "%tmp_1_1_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_14, i16 %bitcast_ln151_15, i1 %xor_ln151"   --->   Operation 188 'mux' 'tmp_1_1_67' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.48ns)   --->   "%arg_assign_17_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_1_1, i16 %tmp_1_1_67, i1 %tmp_4"   --->   Operation 189 'mux' 'arg_assign_17_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln147_12 = trunc i32 %I_0_0_load_3"   --->   Operation 190 'trunc' 'trunc_ln147_12' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln147_12 = bitcast i16 %trunc_ln147_12"   --->   Operation 191 'bitcast' 'bitcast_ln147_12' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln147_13 = trunc i32 %I_0_1_load_3"   --->   Operation 192 'trunc' 'trunc_ln147_13' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln147_13 = bitcast i16 %trunc_ln147_13"   --->   Operation 193 'bitcast' 'bitcast_ln147_13' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.48ns)   --->   "%tmp_35_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_12, i16 %bitcast_ln147_13, i1 %xor_ln151"   --->   Operation 194 'mux' 'tmp_35_1_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln147_14 = trunc i32 %I_1_0_load_3"   --->   Operation 195 'trunc' 'trunc_ln147_14' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln147_14 = bitcast i16 %trunc_ln147_14"   --->   Operation 196 'bitcast' 'bitcast_ln147_14' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln147_15 = trunc i32 %I_1_1_load_3"   --->   Operation 197 'trunc' 'trunc_ln147_15' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln147_15 = bitcast i16 %trunc_ln147_15"   --->   Operation 198 'bitcast' 'bitcast_ln147_15' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.48ns)   --->   "%tmp_36_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_14, i16 %bitcast_ln147_15, i1 %xor_ln151"   --->   Operation 199 'mux' 'tmp_36_1_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.48ns)   --->   "%arg_assign_1_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_35_1_1, i16 %tmp_36_1_1, i1 %tmp_4"   --->   Operation 200 'mux' 'arg_assign_1_1_1' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 201 [2/2] (1.81ns)   --->   "%cmp_i = fcmp_ogt  i16 %arg_assign, i16 0" [src/fft.cpp:116]   --->   Operation 201 'hcmp' 'cmp_i' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [2/2] (1.81ns)   --->   "%cmp_i1 = fcmp_ogt  i16 %arg_assign_1, i16 0" [src/fft.cpp:116]   --->   Operation 202 'hcmp' 'cmp_i1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [2/2] (1.81ns)   --->   "%cmp_i_0_1 = fcmp_ogt  i16 %arg_assign_0_1, i16 0" [src/fft.cpp:116]   --->   Operation 203 'hcmp' 'cmp_i_0_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [2/2] (1.81ns)   --->   "%cmp_i1_0_1 = fcmp_ogt  i16 %arg_assign_1_0_1, i16 0" [src/fft.cpp:116]   --->   Operation 204 'hcmp' 'cmp_i1_0_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [2/2] (1.81ns)   --->   "%cmp_i_1 = fcmp_ogt  i16 %arg_assign_s, i16 0" [src/fft.cpp:116]   --->   Operation 205 'hcmp' 'cmp_i_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [2/2] (1.81ns)   --->   "%cmp_i1_1 = fcmp_ogt  i16 %arg_assign_1_1, i16 0" [src/fft.cpp:116]   --->   Operation 206 'hcmp' 'cmp_i1_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [2/2] (1.81ns)   --->   "%cmp_i_1_1 = fcmp_ogt  i16 %arg_assign_17_1, i16 0" [src/fft.cpp:116]   --->   Operation 207 'hcmp' 'cmp_i_1_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [2/2] (1.81ns)   --->   "%cmp_i1_1_1 = fcmp_ogt  i16 %arg_assign_1_1_1, i16 0" [src/fft.cpp:116]   --->   Operation 208 'hcmp' 'cmp_i1_1_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.23>
ST_6 : Operation 209 [1/2] (1.81ns)   --->   "%cmp_i = fcmp_ogt  i16 %arg_assign, i16 0" [src/fft.cpp:116]   --->   Operation 209 'hcmp' 'cmp_i' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%select_ln116 = select i1 %cmp_i, i16 %arg_assign, i16 0" [src/fft.cpp:116]   --->   Operation 210 'select' 'select_ln116' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/2] (1.81ns)   --->   "%cmp_i1 = fcmp_ogt  i16 %arg_assign_1, i16 0" [src/fft.cpp:116]   --->   Operation 211 'hcmp' 'cmp_i1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_1)   --->   "%select_ln116_1 = select i1 %cmp_i1, i16 %arg_assign_1, i16 0" [src/fft.cpp:116]   --->   Operation 212 'select' 'select_ln116_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %or_ln112_read, i16 %arg_assign, i16 %select_ln116" [src/fft.cpp:112]   --->   Operation 213 'select' 'select_ln112' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_1 = select i1 %or_ln112_read, i16 %arg_assign_1, i16 %select_ln116_1" [src/fft.cpp:112]   --->   Operation 214 'select' 'select_ln112_1' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 215 [1/2] (1.81ns)   --->   "%cmp_i_0_1 = fcmp_ogt  i16 %arg_assign_0_1, i16 0" [src/fft.cpp:116]   --->   Operation 215 'hcmp' 'cmp_i_0_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_2)   --->   "%select_ln116_2 = select i1 %cmp_i_0_1, i16 %arg_assign_0_1, i16 0" [src/fft.cpp:116]   --->   Operation 216 'select' 'select_ln116_2' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (1.81ns)   --->   "%cmp_i1_0_1 = fcmp_ogt  i16 %arg_assign_1_0_1, i16 0" [src/fft.cpp:116]   --->   Operation 217 'hcmp' 'cmp_i1_0_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln116_3 = select i1 %cmp_i1_0_1, i16 %arg_assign_1_0_1, i16 0" [src/fft.cpp:116]   --->   Operation 218 'select' 'select_ln116_3' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_2 = select i1 %or_ln112_read, i16 %arg_assign_0_1, i16 %select_ln116_2" [src/fft.cpp:112]   --->   Operation 219 'select' 'select_ln112_2' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_3 = select i1 %or_ln112_read, i16 %arg_assign_1_0_1, i16 %select_ln116_3" [src/fft.cpp:112]   --->   Operation 220 'select' 'select_ln112_3' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/2] (1.81ns)   --->   "%cmp_i_1 = fcmp_ogt  i16 %arg_assign_s, i16 0" [src/fft.cpp:116]   --->   Operation 221 'hcmp' 'cmp_i_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_4)   --->   "%select_ln116_4 = select i1 %cmp_i_1, i16 %arg_assign_s, i16 0" [src/fft.cpp:116]   --->   Operation 222 'select' 'select_ln116_4' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/2] (1.81ns)   --->   "%cmp_i1_1 = fcmp_ogt  i16 %arg_assign_1_1, i16 0" [src/fft.cpp:116]   --->   Operation 223 'hcmp' 'cmp_i1_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_5)   --->   "%select_ln116_5 = select i1 %cmp_i1_1, i16 %arg_assign_1_1, i16 0" [src/fft.cpp:116]   --->   Operation 224 'select' 'select_ln116_5' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_4 = select i1 %or_ln112_read, i16 %arg_assign_s, i16 %select_ln116_4" [src/fft.cpp:112]   --->   Operation 225 'select' 'select_ln112_4' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_5 = select i1 %or_ln112_read, i16 %arg_assign_1_1, i16 %select_ln116_5" [src/fft.cpp:112]   --->   Operation 226 'select' 'select_ln112_5' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/2] (1.81ns)   --->   "%cmp_i_1_1 = fcmp_ogt  i16 %arg_assign_17_1, i16 0" [src/fft.cpp:116]   --->   Operation 227 'hcmp' 'cmp_i_1_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_6)   --->   "%select_ln116_6 = select i1 %cmp_i_1_1, i16 %arg_assign_17_1, i16 0" [src/fft.cpp:116]   --->   Operation 228 'select' 'select_ln116_6' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [1/2] (1.81ns)   --->   "%cmp_i1_1_1 = fcmp_ogt  i16 %arg_assign_1_1_1, i16 0" [src/fft.cpp:116]   --->   Operation 229 'hcmp' 'cmp_i1_1_1' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_7)   --->   "%select_ln116_7 = select i1 %cmp_i1_1_1, i16 %arg_assign_1_1_1, i16 0" [src/fft.cpp:116]   --->   Operation 230 'select' 'select_ln116_7' <Predicate = (icmp_ln1027 & !or_ln112_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_6 = select i1 %or_ln112_read, i16 %arg_assign_17_1, i16 %select_ln116_6" [src/fft.cpp:112]   --->   Operation 231 'select' 'select_ln112_6' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln112_7 = select i1 %or_ln112_read, i16 %arg_assign_1_1_1, i16 %select_ln116_7" [src/fft.cpp:112]   --->   Operation 232 'select' 'select_ln112_7' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 233 [2/2] (1.81ns)   --->   "%cmp = fcmp_ogt  i16 %select_ln112, i16 0" [src/fft.cpp:189]   --->   Operation 233 'hcmp' 'cmp' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [2/2] (1.81ns)   --->   "%cmp1 = fcmp_ogt  i16 %select_ln112_1, i16 0" [src/fft.cpp:191]   --->   Operation 234 'hcmp' 'cmp1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 235 [1/2] (1.81ns)   --->   "%cmp = fcmp_ogt  i16 %select_ln112, i16 0" [src/fft.cpp:189]   --->   Operation 235 'hcmp' 'cmp' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.42ns)   --->   "%select_ln189 = select i1 %cmp, i16 %select_ln112, i16 0" [src/fft.cpp:189]   --->   Operation 236 'select' 'select_ln189' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 237 [1/2] (1.81ns)   --->   "%cmp1 = fcmp_ogt  i16 %select_ln112_1, i16 0" [src/fft.cpp:191]   --->   Operation 237 'hcmp' 'cmp1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.42ns)   --->   "%select_ln191 = select i1 %cmp1, i16 %select_ln112_1, i16 0" [src/fft.cpp:191]   --->   Operation 238 'select' 'select_ln191' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.81>
ST_9 : Operation 239 [2/2] (1.81ns)   --->   "%cmp_0_1 = fcmp_ogt  i16 %select_ln112_2, i16 %select_ln189" [src/fft.cpp:189]   --->   Operation 239 'hcmp' 'cmp_0_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [2/2] (1.81ns)   --->   "%cmp1_0_1 = fcmp_ogt  i16 %select_ln112_3, i16 %select_ln191" [src/fft.cpp:191]   --->   Operation 240 'hcmp' 'cmp1_0_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.23>
ST_10 : Operation 241 [1/2] (1.81ns)   --->   "%cmp_0_1 = fcmp_ogt  i16 %select_ln112_2, i16 %select_ln189" [src/fft.cpp:189]   --->   Operation 241 'hcmp' 'cmp_0_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.42ns)   --->   "%select_ln189_1 = select i1 %cmp_0_1, i16 %select_ln112_2, i16 %select_ln189" [src/fft.cpp:189]   --->   Operation 242 'select' 'select_ln189_1' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 243 [1/2] (1.81ns)   --->   "%cmp1_0_1 = fcmp_ogt  i16 %select_ln112_3, i16 %select_ln191" [src/fft.cpp:191]   --->   Operation 243 'hcmp' 'cmp1_0_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.42ns)   --->   "%select_ln191_1 = select i1 %cmp1_0_1, i16 %select_ln112_3, i16 %select_ln191" [src/fft.cpp:191]   --->   Operation 244 'select' 'select_ln191_1' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 245 [2/2] (1.81ns)   --->   "%cmp_1 = fcmp_ogt  i16 %select_ln112_4, i16 %select_ln189_1" [src/fft.cpp:189]   --->   Operation 245 'hcmp' 'cmp_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [2/2] (1.81ns)   --->   "%cmp1_1 = fcmp_ogt  i16 %select_ln112_5, i16 %select_ln191_1" [src/fft.cpp:191]   --->   Operation 246 'hcmp' 'cmp1_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.23>
ST_12 : Operation 247 [1/2] (1.81ns)   --->   "%cmp_1 = fcmp_ogt  i16 %select_ln112_4, i16 %select_ln189_1" [src/fft.cpp:189]   --->   Operation 247 'hcmp' 'cmp_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.42ns)   --->   "%select_ln189_2 = select i1 %cmp_1, i16 %select_ln112_4, i16 %select_ln189_1" [src/fft.cpp:189]   --->   Operation 248 'select' 'select_ln189_2' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 249 [1/2] (1.81ns)   --->   "%cmp1_1 = fcmp_ogt  i16 %select_ln112_5, i16 %select_ln191_1" [src/fft.cpp:191]   --->   Operation 249 'hcmp' 'cmp1_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.42ns)   --->   "%select_ln191_2 = select i1 %cmp1_1, i16 %select_ln112_5, i16 %select_ln191_1" [src/fft.cpp:191]   --->   Operation 250 'select' 'select_ln191_2' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.81>
ST_13 : Operation 251 [2/2] (1.81ns)   --->   "%cmp_1_1 = fcmp_ogt  i16 %select_ln112_6, i16 %select_ln189_2" [src/fft.cpp:189]   --->   Operation 251 'hcmp' 'cmp_1_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [2/2] (1.81ns)   --->   "%cmp1_1_1 = fcmp_ogt  i16 %select_ln112_7, i16 %select_ln191_2" [src/fft.cpp:191]   --->   Operation 252 'hcmp' 'cmp1_1_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.23>
ST_14 : Operation 253 [1/2] (1.81ns)   --->   "%cmp_1_1 = fcmp_ogt  i16 %select_ln112_6, i16 %select_ln189_2" [src/fft.cpp:189]   --->   Operation 253 'hcmp' 'cmp_1_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.42ns)   --->   "%select_ln189_3 = select i1 %cmp_1_1, i16 %select_ln112_6, i16 %select_ln189_2" [src/fft.cpp:189]   --->   Operation 254 'select' 'select_ln189_3' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 255 [1/2] (1.81ns)   --->   "%cmp1_1_1 = fcmp_ogt  i16 %select_ln112_7, i16 %select_ln191_2" [src/fft.cpp:191]   --->   Operation 255 'hcmp' 'cmp1_1_1' <Predicate = (icmp_ln1027)> <Delay = 1.81> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 1> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.42ns)   --->   "%select_ln191_3 = select i1 %cmp1_1_1, i16 %select_ln112_7, i16 %select_ln191_2" [src/fft.cpp:191]   --->   Operation 256 'select' 'select_ln191_3' <Predicate = (icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.99>
ST_15 : Operation 257 [7/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 257 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [7/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 258 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.99>
ST_16 : Operation 259 [6/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 259 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [6/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 260 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.99>
ST_17 : Operation 261 [5/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 261 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [5/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 262 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.99>
ST_18 : Operation 263 [4/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 263 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [4/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 264 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.99>
ST_19 : Operation 265 [3/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 265 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [3/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 266 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.99>
ST_20 : Operation 267 [2/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 267 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [2/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 268 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.99>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%y1 = load i64 %x1" [src/fft.cpp:196]   --->   Operation 269 'load' 'y1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %y1" [src/fft.cpp:196]   --->   Operation 270 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %y1" [src/fft.cpp:196]   --->   Operation 271 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln196_1, i6 0" [src/fft.cpp:196]   --->   Operation 272 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (0.96ns)   --->   "%add_ln196_1 = add i12 %tmp_5, i12 %trunc_ln196" [src/fft.cpp:196]   --->   Operation 273 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i12 %add_ln196_1" [src/fft.cpp:196]   --->   Operation 274 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%O_addr = getelementptr i32 %O, i64 0, i64 %zext_ln196" [src/fft.cpp:196]   --->   Operation 275 'getelementptr' 'O_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 276 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/7] (2.99ns)   --->   "%div = hdiv i16 %select_ln189_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 277 'hdiv' 'div' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [1/7] (2.99ns)   --->   "%div1 = hdiv i16 %select_ln191_3, i16 %mul_read" [src/fft.cpp:196]   --->   Operation 278 'hdiv' 'div1' <Predicate = (icmp_ln1027)> <Delay = 2.99> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 6> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (1.47ns)   --->   "%add_ln196 = add i64 %y1, i64 1" [src/fft.cpp:196]   --->   Operation 279 'add' 'add_ln196' <Predicate = (icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.48ns)   --->   "%store_ln178 = store i64 %add_ln196, i64 %x1" [src/fft.cpp:178]   --->   Operation 280 'store' 'store_ln178' <Predicate = (icmp_ln1027)> <Delay = 0.48>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 288 'ret' 'ret_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.35>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7" [src/fft.cpp:180]   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln180' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/fft.cpp:171]   --->   Operation 282 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln196 = bitcast i16 %div" [src/fft.cpp:196]   --->   Operation 283 'bitcast' 'bitcast_ln196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln196_1 = bitcast i16 %div1" [src/fft.cpp:196]   --->   Operation 284 'bitcast' 'bitcast_ln196_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%div54_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln196_1, i16 %bitcast_ln196" [src/fft.cpp:196]   --->   Operation 285 'bitconcatenate' 'div54_partset' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (1.35ns)   --->   "%store_ln196 = store i32 %div54_partset, i12 %O_addr" [src/fft.cpp:196]   --->   Operation 286 'store' 'store_ln196' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln178 = br void %VITIS_LOOP_182_3" [src/fft.cpp:178]   --->   Operation 287 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('x') [16]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln541_cast' on local variable 'x' [34]  (0.489 ns)

 <State 2>: 1.97ns
The critical path consists of the following:
	'load' operation ('x', src/fft.cpp:188) on local variable 'x' [39]  (0 ns)
	'add' operation ('add_ln178', src/fft.cpp:178) [233]  (1.47 ns)
	'store' operation ('store_ln178', src/fft.cpp:178) of variable 'add_ln178', src/fft.cpp:178 on local variable 'x' [234]  (0.489 ns)
	blocking operation 0.011 ns on control path)

 <State 3>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln151') [55]  (0.934 ns)
	'getelementptr' operation ('I_0_0_addr') [57]  (0 ns)
	'load' operation ('I_0_0_load') on array 'I_0_0' [67]  (1.35 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'load' operation ('I_0_0_load') on array 'I_0_0' [67]  (1.35 ns)
	'mux' operation ('tmp') [73]  (0.489 ns)
	'mux' operation ('arg_assign') [81]  (0.489 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'hcmp' operation ('cmp_i', src/fft.cpp:116) [93]  (1.82 ns)

 <State 6>: 2.24ns
The critical path consists of the following:
	'hcmp' operation ('cmp_i', src/fft.cpp:116) [93]  (1.82 ns)
	'select' operation ('select_ln116', src/fft.cpp:116) [94]  (0 ns)
	'select' operation ('select_ln112', src/fft.cpp:112) [97]  (0.42 ns)

 <State 7>: 1.82ns
The critical path consists of the following:
	'hcmp' operation ('cmp', src/fft.cpp:189) [99]  (1.82 ns)

 <State 8>: 2.24ns
The critical path consists of the following:
	'hcmp' operation ('cmp', src/fft.cpp:189) [99]  (1.82 ns)
	'select' operation ('select_ln189', src/fft.cpp:189) [100]  (0.42 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'hcmp' operation ('cmp_0_1', src/fft.cpp:189) [150]  (1.82 ns)

 <State 10>: 2.24ns
The critical path consists of the following:
	'hcmp' operation ('cmp_0_1', src/fft.cpp:189) [150]  (1.82 ns)
	'select' operation ('select_ln189_1', src/fft.cpp:189) [151]  (0.42 ns)

 <State 11>: 1.82ns
The critical path consists of the following:
	'hcmp' operation ('cmp_1', src/fft.cpp:189) [186]  (1.82 ns)

 <State 12>: 2.24ns
The critical path consists of the following:
	'hcmp' operation ('cmp_1', src/fft.cpp:189) [186]  (1.82 ns)
	'select' operation ('select_ln189_2', src/fft.cpp:189) [187]  (0.42 ns)

 <State 13>: 1.82ns
The critical path consists of the following:
	'hcmp' operation ('cmp_1_1', src/fft.cpp:189) [222]  (1.82 ns)

 <State 14>: 2.24ns
The critical path consists of the following:
	'hcmp' operation ('cmp_1_1', src/fft.cpp:189) [222]  (1.82 ns)
	'select' operation ('select_ln189_3', src/fft.cpp:189) [223]  (0.42 ns)

 <State 15>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 16>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 17>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 18>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 19>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 20>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 21>: 2.99ns
The critical path consists of the following:
	'hdiv' operation ('div', src/fft.cpp:196) [226]  (2.99 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln196', src/fft.cpp:196) of variable 'div54_partset', src/fft.cpp:196 on array 'O' [232]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
