Analysis & Synthesis report for top
Sat Apr 23 21:20:46 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|computer:comp|cpu:cpu_0|control_unit:control_unit_0|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0|altsyncram_m0q1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "computer:comp"
 19. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff37"
 20. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff36"
 21. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff35"
 22. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff34"
 23. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff33"
 24. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff32"
 25. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff31"
 26. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff30"
 27. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff29"
 28. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff28"
 29. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff27"
 30. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff26"
 31. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff25"
 32. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff24"
 33. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff23"
 34. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff22"
 35. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff21"
 36. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff20"
 37. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff19"
 38. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff18"
 39. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff17"
 40. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff16"
 41. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff15"
 42. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff14"
 43. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff13"
 44. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff12"
 45. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff11"
 46. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff10"
 47. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff9"
 48. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff8"
 49. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff7"
 50. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff6"
 51. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff5"
 52. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff4"
 53. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff3"
 54. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff2"
 55. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff1"
 56. Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff0"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 23 21:20:46 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 146                                         ;
; Total pins                      ; 84                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; sources/dflipflop.vhd            ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/dflipflop.vhd      ;         ;
; sources/char_decoder.vhd         ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/char_decoder.vhd   ;         ;
; sources/rw_96x8_sync.vhd         ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd   ;         ;
; sources/rom_128x8_sync.vhd       ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd ;         ;
; sources/memory.vhd               ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd         ;         ;
; sources/data_path.vhd            ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd      ;         ;
; sources/cpu.vhd                  ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd            ;         ;
; sources/control_unit.vhd         ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd   ;         ;
; sources/computer.vhd             ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd       ;         ;
; sources/clock_div_prec.vhd       ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd ;         ;
; sources/alu.vhd                  ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd            ;         ;
; top.vhd                          ; yes             ; User VHDL File               ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_m0q1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/db/altsyncram_m0q1.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 127         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 202         ;
;     -- 7 input functions                    ; 4           ;
;     -- 6 input functions                    ; 34          ;
;     -- 5 input functions                    ; 26          ;
;     -- 4 input functions                    ; 79          ;
;     -- <=3 input functions                  ; 59          ;
;                                             ;             ;
; Dedicated logic registers                   ; 146         ;
;                                             ;             ;
; I/O pins                                    ; 84          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 2048        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; RESET~input ;
; Maximum fan-out                             ; 138         ;
; Total fan-out                               ; 1614        ;
; Average fan-out                             ; 3.08        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; |top                                            ; 202 (0)           ; 146 (0)      ; 2048              ; 0          ; 84   ; 0            ; |top                                                                                                  ; work         ;
;    |char_decoder:H0|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:H0                                                                                  ; work         ;
;    |char_decoder:H1|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:H1                                                                                  ; work         ;
;    |char_decoder:H2|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:H2                                                                                  ; work         ;
;    |char_decoder:H3|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:H3                                                                                  ; work         ;
;    |char_decoder:H4|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:H4                                                                                  ; work         ;
;    |char_decoder:H5|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:H5                                                                                  ; work         ;
;    |clock_div_prec:clock_div|                   ; 65 (65)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |top|clock_div_prec:clock_div                                                                         ; work         ;
;    |computer:comp|                              ; 95 (0)            ; 113 (0)      ; 2048              ; 0          ; 0    ; 0            ; |top|computer:comp                                                                                    ; work         ;
;       |cpu:cpu_0|                               ; 73 (0)            ; 57 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|computer:comp|cpu:cpu_0                                                                          ; work         ;
;          |control_unit:control_unit_0|          ; 30 (30)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top|computer:comp|cpu:cpu_0|control_unit:control_unit_0                                              ; work         ;
;          |data_path:data_path_0|                ; 43 (43)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |top|computer:comp|cpu:cpu_0|data_path:data_path_0                                                    ; work         ;
;       |memory:memory_0|                         ; 22 (10)           ; 56 (48)      ; 2048              ; 0          ; 0    ; 0            ; |top|computer:comp|memory:memory_0                                                                    ; work         ;
;          |rom_128x8_sync:rom|                   ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|computer:comp|memory:memory_0|rom_128x8_sync:rom                                                 ; work         ;
;          |rw_96x8_sync:rw|                      ; 2 (2)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |top|computer:comp|memory:memory_0|rw_96x8_sync:rw                                                    ; work         ;
;             |altsyncram:RW_rtl_0|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |top|computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0                                ; work         ;
;                |altsyncram_m0q1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |top|computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0|altsyncram_m0q1:auto_generated ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0|altsyncram_m0q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|computer:comp|cpu:cpu_0|control_unit:control_unit_0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; Name                      ; current_state.S_BEQ_7 ; current_state.S_BEQ_6 ; current_state.S_BEQ_5 ; current_state.S_BEQ_4 ; current_state.S_BRA_6 ; current_state.S_BRA_5 ; current_state.S_BRA_4 ; current_state.S_ADD_AB_4 ; current_state.S_STA_DIR_7 ; current_state.S_STA_DIR_6 ; current_state.S_STA_DIR_5 ; current_state.S_STA_DIR_4 ; current_state.S_LDA_DIR_8 ; current_state.S_LDA_DIR_7 ; current_state.S_LDA_DIR_6 ; current_state.S_LDA_DIR_5 ; current_state.S_LDA_DIR_4 ; current_state.S_LDA_IMM_6 ; current_state.S_LDA_IMM_5 ; current_state.S_LDA_IMM_4 ; current_state.S_DECODE_3 ; current_state.S_FETCH_2 ; current_state.S_FETCH_1 ; current_state.S_FETCH_0 ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; current_state.S_FETCH_0   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 0                       ;
; current_state.S_FETCH_1   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 1                       ; 1                       ;
; current_state.S_FETCH_2   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                       ; 0                       ; 1                       ;
; current_state.S_DECODE_3  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_8 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_ADD_AB_4  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_6     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_4     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_5     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_6     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_7     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+---------------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                                      ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------+---------------------+------------------------+
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_ADD_AB_4_1305  ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_FETCH_0_2085   ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_LDA_IMM_4_1890 ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_LDA_DIR_4_1744 ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_STA_DIR_4_1500 ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_BRA_4_1257     ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_BEQ_4_1111     ; VCC                 ; yes                    ;
; computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_BEQ_7_965      ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 8                               ;                     ;                        ;
+---------------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+-------------------------------------------------------+---------------------------------------------+
; Register name                                         ; Reason for Removal                          ;
+-------------------------------------------------------+---------------------------------------------+
; computer:comp|cpu:cpu_0|data_path:data_path_0|B[0..7] ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 8                 ;                                             ;
+-------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 146   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 138   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                 ;
+--------------------------------------------------------------+--------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                           ; Type ;
+--------------------------------------------------------------+--------------------------------------------------------+------+
; computer:comp|memory:memory_0|rw_96x8_sync:rw|data_out[0..7] ; computer:comp|memory:memory_0|rw_96x8_sync:rw|RW_rtl_0 ; RAM  ;
+--------------------------------------------------------------+--------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|computer:comp|cpu:cpu_0|data_path:data_path_0|PC_uns[1]                  ;
; 8:1                ; 30 bits   ; 150 LEs       ; 0 LEs                ; 150 LEs                ; Yes        ; |top|clock_div_prec:clock_div|counter_int[9]                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |top|clock_div_prec:clock_div|counter_int[31]                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|computer:comp|cpu:cpu_0|data_path:data_path_0|Mux8                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|computer:comp|cpu:cpu_0|data_path:data_path_0|Mux15                      ;
; 26:1               ; 2 bits    ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |top|computer:comp|cpu:cpu_0|control_unit:control_unit_0|next_state.S_FETCH_0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0|altsyncram_m0q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_m0q1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
+-------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "computer:comp"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; port_in_01[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_02       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_03       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_04       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_05       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_06       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_07       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_08       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_09       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_10       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_11       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_12       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_13       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_14       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_in_15       ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_out_06      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_07      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_08      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_09      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_10      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_11      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_12      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_13      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_14      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_15      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff37"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff36"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff35"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff34"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff33"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff32"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff31"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff30"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff29"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff28"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff27"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff26"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff25"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff24"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff23"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff22"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff21"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff20"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff19"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff18"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff17"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff16"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff15"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff14"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff13"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff12"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff11"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff10"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff9"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff8"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff7"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff6"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff5"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff4"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff3"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff2"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff1"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_div_prec:clock_div|dflipflop:dff0"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 146                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 30                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 72                          ;
;     ENA CLR SLD       ; 8                           ;
; arriav_lcell_comb     ; 209                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 40                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 165                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 79                          ;
;         5 data inputs ; 26                          ;
;         6 data inputs ; 34                          ;
; boundary_port         ; 84                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Apr 23 21:20:37 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sources/dflipflop.vhd
    Info (12022): Found design unit 1: dflipflop-dflipflop_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/dflipflop.vhd Line: 12
    Info (12023): Found entity 1: dflipflop File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/dflipflop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sources/char_decoder.vhd
    Info (12022): Found design unit 1: char_decoder-char_decoder_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/char_decoder.vhd Line: 10
    Info (12023): Found entity 1: char_decoder File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/char_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sources/rw_96x8_sync.vhd
    Info (12022): Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd Line: 23
    Info (12023): Found entity 1: rw_96x8_sync File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file sources/rom_128x8_sync.vhd
    Info (12022): Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd Line: 21
    Info (12023): Found entity 1: rom_128x8_sync File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file sources/memory.vhd
    Info (12022): Found design unit 1: memory-memory_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd Line: 56
    Info (12023): Found entity 1: memory File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file sources/data_path.vhd
    Info (12022): Found design unit 1: data_path-data_path_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd Line: 35
    Info (12023): Found entity 1: data_path File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file sources/cpu.vhd
    Info (12022): Found design unit 1: cpu-cpu_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd Line: 23
    Info (12023): Found entity 1: cpu File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file sources/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-control_unit_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 32
    Info (12023): Found entity 1: control_unit File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file sources/computer_tb.vhd
    Info (12022): Found design unit 1: computer_TB-computer_TB_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer_TB.vhd Line: 21
    Info (12023): Found entity 1: computer_TB File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer_TB.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file sources/computer.vhd
    Info (12022): Found design unit 1: computer-computer_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd Line: 51
    Info (12023): Found entity 1: computer File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file sources/clock_div_prec.vhd
    Info (12022): Found design unit 1: clock_div_prec-clock_div_prec_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd Line: 11
    Info (12023): Found entity 1: clock_div_prec File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sources/alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 23
    Info (12023): Found entity 1: alu File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-top_arch File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 20
    Info (12023): Found entity 1: top File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at top.vhd(15) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 15
Info (12128): Elaborating entity "clock_div_prec" for hierarchy "clock_div_prec:clock_div" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at clock_div_prec.vhd(24): object "CNT" assigned a value but never read File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd Line: 24
Info (12128): Elaborating entity "dflipflop" for hierarchy "clock_div_prec:clock_div|dflipflop:dff0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd Line: 33
Info (12128): Elaborating entity "computer" for hierarchy "computer:comp" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 83
Info (12128): Elaborating entity "cpu" for hierarchy "computer:comp|cpu:cpu_0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd Line: 111
Info (12128): Elaborating entity "control_unit" for hierarchy "computer:comp|cpu:cpu_0|control_unit:control_unit_0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd Line: 74
Warning (10492): VHDL Process Statement warning at control_unit.vhd(91): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 91
Warning (10492): VHDL Process Statement warning at control_unit.vhd(93): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 93
Warning (10492): VHDL Process Statement warning at control_unit.vhd(95): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 95
Warning (10492): VHDL Process Statement warning at control_unit.vhd(98): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 98
Warning (10492): VHDL Process Statement warning at control_unit.vhd(99): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 99
Warning (10492): VHDL Process Statement warning at control_unit.vhd(101): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 101
Warning (10492): VHDL Process Statement warning at control_unit.vhd(103): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 103
Warning (10492): VHDL Process Statement warning at control_unit.vhd(105): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 105
Warning (10492): VHDL Process Statement warning at control_unit.vhd(107): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 107
Warning (10492): VHDL Process Statement warning at control_unit.vhd(109): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 109
Warning (10492): VHDL Process Statement warning at control_unit.vhd(109): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 109
Warning (10492): VHDL Process Statement warning at control_unit.vhd(111): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 111
Warning (10492): VHDL Process Statement warning at control_unit.vhd(111): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 111
Warning (10492): VHDL Process Statement warning at control_unit.vhd(118): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 118
Warning (10492): VHDL Process Statement warning at control_unit.vhd(120): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 120
Warning (10492): VHDL Process Statement warning at control_unit.vhd(122): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 122
Warning (10492): VHDL Process Statement warning at control_unit.vhd(125): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 125
Warning (10492): VHDL Process Statement warning at control_unit.vhd(127): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 127
Warning (10492): VHDL Process Statement warning at control_unit.vhd(129): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 129
Warning (10492): VHDL Process Statement warning at control_unit.vhd(131): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 131
Warning (10492): VHDL Process Statement warning at control_unit.vhd(133): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 133
Warning (10492): VHDL Process Statement warning at control_unit.vhd(136): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 136
Warning (10492): VHDL Process Statement warning at control_unit.vhd(138): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 138
Warning (10492): VHDL Process Statement warning at control_unit.vhd(140): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 140
Warning (10492): VHDL Process Statement warning at control_unit.vhd(142): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 142
Warning (10492): VHDL Process Statement warning at control_unit.vhd(145): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 145
Warning (10492): VHDL Process Statement warning at control_unit.vhd(148): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 148
Warning (10492): VHDL Process Statement warning at control_unit.vhd(150): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 150
Warning (10492): VHDL Process Statement warning at control_unit.vhd(152): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 152
Warning (10492): VHDL Process Statement warning at control_unit.vhd(155): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 155
Warning (10492): VHDL Process Statement warning at control_unit.vhd(157): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 157
Warning (10492): VHDL Process Statement warning at control_unit.vhd(159): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 159
Warning (10492): VHDL Process Statement warning at control_unit.vhd(161): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 161
Warning (10631): VHDL Process Statement warning at control_unit.vhd(88): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BEQ_7" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BEQ_6" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BEQ_5" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BEQ_4" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BRA_6" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BRA_5" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_BRA_4" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_ADD_AB_4" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_STA_DIR_7" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_STA_DIR_6" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_STA_DIR_5" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_STA_DIR_4" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_DIR_8" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_DIR_7" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_DIR_6" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_DIR_5" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_DIR_4" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_IMM_6" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_IMM_5" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_LDA_IMM_4" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_DECODE_3" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_FETCH_2" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_FETCH_1" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (10041): Inferred latch for "next_state.S_FETCH_0" at control_unit.vhd(88) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd Line: 88
Info (12128): Elaborating entity "data_path" for hierarchy "computer:comp|cpu:cpu_0|data_path:data_path_0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd Line: 91
Info (12128): Elaborating entity "alu" for hierarchy "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd Line: 55
Warning (10631): VHDL Process Statement warning at alu.vhd(32): inferring latch(es) for signal or variable "Result", which holds its previous value in one or more paths through the process File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (10631): VHDL Process Statement warning at alu.vhd(32): inferring latch(es) for signal or variable "NZVC", which holds its previous value in one or more paths through the process File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "NZVC[0]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "NZVC[1]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "NZVC[2]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "NZVC[3]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[0]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[1]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[2]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[3]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[4]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[5]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[6]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (10041): Inferred latch for "Result[7]" at alu.vhd(32) File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (12128): Elaborating entity "memory" for hierarchy "computer:comp|memory:memory_0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd Line: 118
Info (12128): Elaborating entity "rom_128x8_sync" for hierarchy "computer:comp|memory:memory_0|rom_128x8_sync:rom" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd Line: 79
Warning (10492): VHDL Process Statement warning at rom_128x8_sync.vhd(78): signal "EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd Line: 78
Info (12128): Elaborating entity "rw_96x8_sync" for hierarchy "computer:comp|memory:memory_0|rw_96x8_sync:rw" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd Line: 84
Warning (10492): VHDL Process Statement warning at rw_96x8_sync.vhd(45): signal "EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd Line: 45
Info (12128): Elaborating entity "char_decoder" for hierarchy "char_decoder:H0" File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 109
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|NZVC[2]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[1]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[2]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[3]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[4]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[5]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[6]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[7]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Warning (14026): LATCH primitive "computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0|Result[0]" is permanently enabled File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd Line: 32
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "computer:comp|memory:memory_0|rw_96x8_sync:rw|RW_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0"
Info (12133): Instantiated megafunction "computer:comp|memory:memory_0|rw_96x8_sync:rw|altsyncram:RW_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf
    Info (12023): Found entity 1: altsyncram_m0q1 File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/db/altsyncram_m0q1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clock_div_prec:clock_div|counter_int[31] will power up to Low File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd Line: 78
    Critical Warning (18010): Register clock_div_prec:clock_div|counter_int[0] will power up to Low File: E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd Line: 78
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 291 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 915 megabytes
    Info: Processing ended: Sat Apr 23 21:20:46 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:19


