-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNorm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem4_AWVALID : OUT STD_LOGIC;
    m_axi_gmem4_AWREADY : IN STD_LOGIC;
    m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_WVALID : OUT STD_LOGIC;
    m_axi_gmem4_WREADY : IN STD_LOGIC;
    m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_WLAST : OUT STD_LOGIC;
    m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_ARVALID : OUT STD_LOGIC;
    m_axi_gmem4_ARREADY : IN STD_LOGIC;
    m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RVALID : IN STD_LOGIC;
    m_axi_gmem4_RREADY : OUT STD_LOGIC;
    m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem4_RLAST : IN STD_LOGIC;
    m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BVALID : IN STD_LOGIC;
    m_axi_gmem4_BREADY : OUT STD_LOGIC;
    m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    colScale0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dualInfeasConstr_axpyfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    dualInfeasConstr_axpyfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasConstr_axpyfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasConstr_axpyfifo_i_empty_n : IN STD_LOGIC;
    dualInfeasConstr_axpyfifo_i_read : OUT STD_LOGIC;
    dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dPrimalInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dPrimalInfeasRes_full_n : IN STD_LOGIC;
    dPrimalInfeasRes_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ifScaled : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNorm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln353_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln353_reg_105 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWVALID : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WVALID : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WLAST : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_BREADY : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_ap_start : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_ap_done : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_ap_ready : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_ap_idle : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_ap_continue : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_ap_start : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_ap_done : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_ap_ready : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_ap_idle : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_ap_continue : STD_LOGIC;
    signal grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done : STD_LOGIC := '0';
    signal ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done : STD_LOGIC := '0';
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready : STD_LOGIC;
    signal grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_scale_and_twoNorm_Scaled IS
    port (
        m_axi_gmem4_AWVALID : OUT STD_LOGIC;
        m_axi_gmem4_AWREADY : IN STD_LOGIC;
        m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WVALID : OUT STD_LOGIC;
        m_axi_gmem4_WREADY : IN STD_LOGIC;
        m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_WLAST : OUT STD_LOGIC;
        m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARVALID : OUT STD_LOGIC;
        m_axi_gmem4_ARREADY : IN STD_LOGIC;
        m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RVALID : IN STD_LOGIC;
        m_axi_gmem4_RREADY : OUT STD_LOGIC;
        m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_RLAST : IN STD_LOGIC;
        m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BVALID : IN STD_LOGIC;
        m_axi_gmem4_BREADY : OUT STD_LOGIC;
        m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        colScale : IN STD_LOGIC_VECTOR (63 downto 0);
        dualInfeasConstr_axpyfifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_axpyfifo_empty_n : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_read : OUT STD_LOGIC;
        dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_full_n : IN STD_LOGIC;
        dPrimalInfeasRes_write : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        colScale_ap_vld : IN STD_LOGIC;
        n_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scale_and_twoNorm_noScaled IS
    port (
        dualInfeasConstr_axpyfifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_axpyfifo_empty_n : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_read : OUT STD_LOGIC;
        dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_full_n : IN STD_LOGIC;
        dPrimalInfeasRes_write : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        n_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    grp_scale_and_twoNorm_Scaled_fu_58 : component Infeasi_Res_S2_scale_and_twoNorm_Scaled
    port map (
        m_axi_gmem4_AWVALID => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY => ap_const_logic_0,
        m_axi_gmem4_AWADDR => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY => ap_const_logic_0,
        m_axi_gmem4_WDATA => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WLAST,
        m_axi_gmem4_WID => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WID,
        m_axi_gmem4_WUSER => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY => m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID => m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA => m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST => m_axi_gmem4_RLAST,
        m_axi_gmem4_RID => m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM => m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER => m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP => m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID => ap_const_logic_0,
        m_axi_gmem4_BREADY => grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP => ap_const_lv2_0,
        m_axi_gmem4_BID => ap_const_lv1_0,
        m_axi_gmem4_BUSER => ap_const_lv1_0,
        colScale => colScale0,
        dualInfeasConstr_axpyfifo_dout => dualInfeasConstr_axpyfifo_i_dout,
        dualInfeasConstr_axpyfifo_empty_n => dualInfeasConstr_axpyfifo_i_empty_n,
        dualInfeasConstr_axpyfifo_read => grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read,
        dPrimalInfeasRes_din => grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din,
        dPrimalInfeasRes_full_n => dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write => grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write,
        n => p_read,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        colScale_ap_vld => ap_const_logic_1,
        n_ap_vld => ap_const_logic_1,
        ap_start => grp_scale_and_twoNorm_Scaled_fu_58_ap_start,
        dualInfeasConstr_axpyfifo_num_data_valid => dualInfeasConstr_axpyfifo_i_num_data_valid,
        dualInfeasConstr_axpyfifo_fifo_cap => dualInfeasConstr_axpyfifo_i_fifo_cap,
        ap_done => grp_scale_and_twoNorm_Scaled_fu_58_ap_done,
        ap_ready => grp_scale_and_twoNorm_Scaled_fu_58_ap_ready,
        ap_idle => grp_scale_and_twoNorm_Scaled_fu_58_ap_idle,
        ap_continue => grp_scale_and_twoNorm_Scaled_fu_58_ap_continue);

    grp_scale_and_twoNorm_noScaled_fu_72 : component Infeasi_Res_S2_scale_and_twoNorm_noScaled
    port map (
        dualInfeasConstr_axpyfifo_dout => dualInfeasConstr_axpyfifo_i_dout,
        dualInfeasConstr_axpyfifo_empty_n => dualInfeasConstr_axpyfifo_i_empty_n,
        dualInfeasConstr_axpyfifo_read => grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read,
        dPrimalInfeasRes_din => grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din,
        dPrimalInfeasRes_full_n => dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write => grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write,
        n => p_read,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        n_ap_vld => ap_const_logic_1,
        ap_start => grp_scale_and_twoNorm_noScaled_fu_72_ap_start,
        ap_done => grp_scale_and_twoNorm_noScaled_fu_72_ap_done,
        ap_ready => grp_scale_and_twoNorm_noScaled_fu_72_ap_ready,
        ap_idle => grp_scale_and_twoNorm_noScaled_fu_72_ap_idle,
        ap_continue => grp_scale_and_twoNorm_noScaled_fu_72_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done <= ap_const_logic_0;
                elsif ((grp_scale_and_twoNorm_Scaled_fu_58_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= ap_const_logic_0;
                elsif ((grp_scale_and_twoNorm_Scaled_fu_58_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done <= ap_const_logic_0;
                elsif ((grp_scale_and_twoNorm_noScaled_fu_72_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= ap_const_logic_0;
                elsif ((grp_scale_and_twoNorm_noScaled_fu_72_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln353_fu_88_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_ignore_call0)))) then 
                    grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_scale_and_twoNorm_Scaled_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln353_fu_88_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_ignore_call0)))) then 
                    grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_scale_and_twoNorm_noScaled_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                icmp_ln353_reg_105 <= icmp_ln353_fu_88_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call0_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(icmp_ln353_reg_105, ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready, ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done, ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready, ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((((ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready and ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done) = ap_const_logic_0) and (icmp_ln353_reg_105 = ap_const_lv1_1)) or (((ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready and ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done) = ap_const_logic_0) and (icmp_ln353_reg_105 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= (grp_scale_and_twoNorm_Scaled_fu_58_ap_ready or ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready);
    ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= (grp_scale_and_twoNorm_noScaled_fu_72_ap_ready or ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready);

    dPrimalInfeasRes_din_assign_proc : process(icmp_ln353_reg_105, grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din, grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((icmp_ln353_reg_105 = ap_const_lv1_1)) then 
                dPrimalInfeasRes_din <= grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
            elsif ((icmp_ln353_reg_105 = ap_const_lv1_0)) then 
                dPrimalInfeasRes_din <= grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din;
            else 
                dPrimalInfeasRes_din <= grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
            end if;
        else 
            dPrimalInfeasRes_din <= grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
        end if; 
    end process;


    dPrimalInfeasRes_write_assign_proc : process(icmp_ln353_reg_105, grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write, grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((icmp_ln353_reg_105 = ap_const_lv1_1)) then 
                dPrimalInfeasRes_write <= grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write;
            elsif ((icmp_ln353_reg_105 = ap_const_lv1_0)) then 
                dPrimalInfeasRes_write <= grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write;
            else 
                dPrimalInfeasRes_write <= ap_const_logic_0;
            end if;
        else 
            dPrimalInfeasRes_write <= ap_const_logic_0;
        end if; 
    end process;


    dualInfeasConstr_axpyfifo_i_read_assign_proc : process(icmp_ln353_reg_105, grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read, grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((icmp_ln353_reg_105 = ap_const_lv1_1)) then 
                dualInfeasConstr_axpyfifo_i_read <= grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read;
            elsif ((icmp_ln353_reg_105 = ap_const_lv1_0)) then 
                dualInfeasConstr_axpyfifo_i_read <= grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read;
            else 
                dualInfeasConstr_axpyfifo_i_read <= ap_const_logic_0;
            end if;
        else 
            dualInfeasConstr_axpyfifo_i_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_scale_and_twoNorm_Scaled_fu_58_ap_continue_assign_proc : process(icmp_ln353_reg_105, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            grp_scale_and_twoNorm_Scaled_fu_58_ap_continue <= ap_const_logic_1;
        else 
            grp_scale_and_twoNorm_Scaled_fu_58_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_scale_and_twoNorm_Scaled_fu_58_ap_start <= grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg;

    grp_scale_and_twoNorm_noScaled_fu_72_ap_continue_assign_proc : process(icmp_ln353_reg_105, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln353_reg_105 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            grp_scale_and_twoNorm_noScaled_fu_72_ap_continue <= ap_const_logic_1;
        else 
            grp_scale_and_twoNorm_noScaled_fu_72_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_scale_and_twoNorm_noScaled_fu_72_ap_start <= grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg;
    icmp_ln353_fu_88_p2 <= "1" when (ifScaled = ap_const_lv32_0) else "0";
    m_axi_gmem4_ARADDR <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARADDR;
    m_axi_gmem4_ARBURST <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARBURST;
    m_axi_gmem4_ARCACHE <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARCACHE;
    m_axi_gmem4_ARID <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARID;
    m_axi_gmem4_ARLEN <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLEN;
    m_axi_gmem4_ARLOCK <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLOCK;
    m_axi_gmem4_ARPROT <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARPROT;
    m_axi_gmem4_ARQOS <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARQOS;
    m_axi_gmem4_ARREGION <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARREGION;
    m_axi_gmem4_ARSIZE <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARSIZE;
    m_axi_gmem4_ARUSER <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARUSER;

    m_axi_gmem4_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem4_ARVALID <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID;
        else 
            m_axi_gmem4_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem4_AWADDR <= ap_const_lv64_0;
    m_axi_gmem4_AWBURST <= ap_const_lv2_0;
    m_axi_gmem4_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem4_AWID <= ap_const_lv1_0;
    m_axi_gmem4_AWLEN <= ap_const_lv32_0;
    m_axi_gmem4_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem4_AWPROT <= ap_const_lv3_0;
    m_axi_gmem4_AWQOS <= ap_const_lv4_0;
    m_axi_gmem4_AWREGION <= ap_const_lv4_0;
    m_axi_gmem4_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem4_AWUSER <= ap_const_lv1_0;
    m_axi_gmem4_AWVALID <= ap_const_logic_0;
    m_axi_gmem4_BREADY <= ap_const_logic_0;

    m_axi_gmem4_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem4_RREADY <= grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY;
        else 
            m_axi_gmem4_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem4_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem4_WID <= ap_const_lv1_0;
    m_axi_gmem4_WLAST <= ap_const_logic_0;
    m_axi_gmem4_WSTRB <= ap_const_lv64_0;
    m_axi_gmem4_WUSER <= ap_const_lv1_0;
    m_axi_gmem4_WVALID <= ap_const_logic_0;
end behav;
