{
  "module_name": "core-imp-def.json",
  "hash_id": "ee185b4529bdee597509860d88ce05aa1de29d185d8b9c9f09a17099fb87156f",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/ampere/ampereone/core-imp-def.json",
  "human_readable_source": "[\n    {\n        \"PublicDescription\": \"Level 2 prefetch requests, refilled to L2 cache\",\n        \"EventCode\": \"0x10A\",\n        \"EventName\": \"L2_PREFETCH_REFILL\",\n        \"BriefDescription\": \"Level 2 prefetch requests, refilled to L2 cache\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 prefetch requests, late\",\n        \"EventCode\": \"0x10B\",\n        \"EventName\": \"L2_PREFETCH_UPGRADE\",\n        \"BriefDescription\": \"Level 2 prefetch requests, late\"\n    },\n    {\n        \"PublicDescription\": \"Predictable branch speculatively executed that hit any level of BTB\",\n        \"EventCode\": \"0x110\",\n        \"EventName\": \"BPU_HIT_BTB\",\n        \"BriefDescription\": \"Predictable branch speculatively executed that hit any level of BTB\"\n    },\n    {\n        \"PublicDescription\": \"Predictable conditional branch speculatively executed that hit any level of BTB\",\n        \"EventCode\": \"0x111\",\n        \"EventName\": \"BPU_CONDITIONAL_BRANCH_HIT_BTB\",\n        \"BriefDescription\": \"Predictable conditional branch speculatively executed that hit any level of BTB\"\n    },\n    {\n        \"PublicDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the indirect predictor\",\n        \"EventCode\": \"0x112\",\n        \"EventName\": \"BPU_HIT_INDIRECT_PREDICTOR\",\n        \"BriefDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the indirect predictor\"\n    },\n    {\n        \"PublicDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the return predictor\",\n        \"EventCode\": \"0x113\",\n        \"EventName\": \"BPU_HIT_RSB\",\n        \"BriefDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the return predictor\"\n    },\n    {\n        \"PublicDescription\": \"Predictable unconditional branch speculatively executed that did not hit any level of BTB\",\n        \"EventCode\": \"0x114\",\n        \"EventName\": \"BPU_UNCONDITIONAL_BRANCH_MISS_BTB\",\n        \"BriefDescription\": \"Predictable unconditional branch speculatively executed that did not hit any level of BTB\"\n    },\n    {\n        \"PublicDescription\": \"Predictable branch speculatively executed, unpredicted\",\n        \"EventCode\": \"0x115\",\n        \"EventName\": \"BPU_BRANCH_NO_HIT\",\n        \"BriefDescription\": \"Predictable branch speculatively executed, unpredicted\"\n    },\n    {\n        \"PublicDescription\": \"Predictable branch speculatively executed that hit any level of BTB that mispredict\",\n        \"EventCode\": \"0x116\",\n        \"EventName\": \"BPU_HIT_BTB_AND_MISPREDICT\",\n        \"BriefDescription\": \"Predictable branch speculatively executed that hit any level of BTB that mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Predictable conditional branch speculatively executed that hit any level of BTB that (direction) mispredict\",\n        \"EventCode\": \"0x117\",\n        \"EventName\": \"BPU_CONDITIONAL_BRANCH_HIT_BTB_AND_MISPREDICT\",\n        \"BriefDescription\": \"Predictable conditional branch speculatively executed that hit any level of BTB that (direction) mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the indirect predictor that mispredict\",\n        \"EventCode\": \"0x118\",\n        \"EventName\": \"BPU_INDIRECT_BRANCH_HIT_BTB_AND_MISPREDICT\",\n        \"BriefDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the indirect predictor that mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the return predictor that mispredict\",\n        \"EventCode\": \"0x119\",\n        \"EventName\": \"BPU_HIT_RSB_AND_MISPREDICT\",\n        \"BriefDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the return predictor that mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the overflow/underflow return predictor that mispredict\",\n        \"EventCode\": \"0x11a\",\n        \"EventName\": \"BPU_MISS_RSB_AND_MISPREDICT\",\n        \"BriefDescription\": \"Predictable taken branch speculatively executed that hit any level of BTB that access the overflow/underflow return predictor that mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Predictable branch speculatively executed, unpredicted, that mispredict\",\n        \"EventCode\": \"0x11b\",\n        \"EventName\": \"BPU_NO_PREDICTION_MISPREDICT\",\n        \"BriefDescription\": \"Predictable branch speculatively executed, unpredicted, that mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Predictable branch speculatively executed, unpredicted, that mispredict\",\n        \"EventCode\": \"0x11c\",\n        \"EventName\": \"BPU_BTB_UPDATE\",\n        \"BriefDescription\": \"Predictable branch speculatively executed, unpredicted, that mispredict\"\n    },\n    {\n        \"PublicDescription\": \"Count predict pipe stalls due to speculative return address predictor full\",\n        \"EventCode\": \"0x11d\",\n        \"EventName\": \"BPU_RSB_FULL_STALL\",\n        \"BriefDescription\": \"Count predict pipe stalls due to speculative return address predictor full\"\n    },\n    {\n        \"PublicDescription\": \"Macro-ops speculatively decoded\",\n        \"EventCode\": \"0x11f\",\n        \"EventName\": \"ICF_INST_SPEC_DECODE\",\n        \"BriefDescription\": \"Macro-ops speculatively decoded\"\n    },\n    {\n        \"PublicDescription\": \"Flushes\",\n        \"EventCode\": \"0x120\",\n        \"EventName\": \"GPC_FLUSH\",\n        \"BriefDescription\": \"Flushes\"\n    },\n    {\n        \"PublicDescription\": \"Flushes due to memory hazards\",\n        \"EventCode\": \"0x121\",\n        \"EventName\": \"GPC_FLUSH_MEM_FAULT\",\n        \"BriefDescription\": \"Flushes due to memory hazards\"\n    },\n    {\n        \"PublicDescription\": \"ETM extout bit 0\",\n        \"EventCode\": \"0x141\",\n        \"EventName\": \"MSC_ETM_EXTOUT0\",\n        \"BriefDescription\": \"ETM extout bit 0\"\n    },\n    {\n        \"PublicDescription\": \"ETM extout bit 1\",\n        \"EventCode\": \"0x142\",\n        \"EventName\": \"MSC_ETM_EXTOUT1\",\n        \"BriefDescription\": \"ETM extout bit 1\"\n    },\n    {\n        \"PublicDescription\": \"ETM extout bit 2\",\n        \"EventCode\": \"0x143\",\n        \"EventName\": \"MSC_ETM_EXTOUT2\",\n        \"BriefDescription\": \"ETM extout bit 2\"\n    },\n    {\n        \"PublicDescription\": \"ETM extout bit 3\",\n        \"EventCode\": \"0x144\",\n        \"EventName\": \"MSC_ETM_EXTOUT3\",\n        \"BriefDescription\": \"ETM extout bit 3\"\n    },\n    {\n        \"PublicDescription\": \"Bus request sn\",\n        \"EventCode\": \"0x156\",\n        \"EventName\": \"L2C_SNOOP\",\n        \"BriefDescription\": \"Bus request sn\"\n    },\n    {\n        \"PublicDescription\": \"L2 TXDAT LCRD blocked\",\n        \"EventCode\": \"0x169\",\n        \"EventName\": \"L2C_DAT_CRD_STALL\",\n        \"BriefDescription\": \"L2 TXDAT LCRD blocked\"\n    },\n    {\n        \"PublicDescription\": \"L2 TXRSP LCRD blocked\",\n        \"EventCode\": \"0x16a\",\n        \"EventName\": \"L2C_RSP_CRD_STALL\",\n        \"BriefDescription\": \"L2 TXRSP LCRD blocked\"\n    },\n    {\n        \"PublicDescription\": \"L2 TXREQ LCRD blocked\",\n        \"EventCode\": \"0x16b\",\n        \"EventName\": \"L2C_REQ_CRD_STALL\",\n        \"BriefDescription\": \"L2 TXREQ LCRD blocked\"\n    },\n    {\n        \"PublicDescription\": \"Early mispredict\",\n        \"EventCode\": \"0xD100\",\n        \"EventName\": \"ICF_EARLY_MIS_PRED\",\n        \"BriefDescription\": \"Early mispredict\"\n    },\n    {\n        \"PublicDescription\": \"FEQ full cycles\",\n        \"EventCode\": \"0xD101\",\n        \"EventName\": \"ICF_FEQ_FULL\",\n        \"BriefDescription\": \"FEQ full cycles\"\n    },\n    {\n        \"PublicDescription\": \"Instruction FIFO Full\",\n        \"EventCode\": \"0xD102\",\n        \"EventName\": \"ICF_INST_FIFO_FULL\",\n        \"BriefDescription\": \"Instruction FIFO Full\"\n    },\n    {\n        \"PublicDescription\": \"L1I TLB miss\",\n        \"EventCode\": \"0xD103\",\n        \"EventName\": \"L1I_TLB_MISS\",\n        \"BriefDescription\": \"L1I TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"ICF sent 0 instructions to IDR this cycle\",\n        \"EventCode\": \"0xD104\",\n        \"EventName\": \"ICF_STALL\",\n        \"BriefDescription\": \"ICF sent 0 instructions to IDR this cycle\"\n    },\n    {\n        \"PublicDescription\": \"PC FIFO Full\",\n        \"EventCode\": \"0xD105\",\n        \"EventName\": \"ICF_PC_FIFO_FULL\",\n        \"BriefDescription\": \"PC FIFO Full\"\n    },\n    {\n        \"PublicDescription\": \"Stall due to BOB ID\",\n        \"EventCode\": \"0xD200\",\n        \"EventName\": \"IDR_STALL_BOB_ID\",\n        \"BriefDescription\": \"Stall due to BOB ID\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to LOB entries\",\n        \"EventCode\": \"0xD201\",\n        \"EventName\": \"IDR_STALL_LOB_ID\",\n        \"BriefDescription\": \"Dispatch stall due to LOB entries\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to SOB entries\",\n        \"EventCode\": \"0xD202\",\n        \"EventName\": \"IDR_STALL_SOB_ID\",\n        \"BriefDescription\": \"Dispatch stall due to SOB entries\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to IXU scheduler entries\",\n        \"EventCode\": \"0xD203\",\n        \"EventName\": \"IDR_STALL_IXU_SCHED\",\n        \"BriefDescription\": \"Dispatch stall due to IXU scheduler entries\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to FSU scheduler entries\",\n        \"EventCode\": \"0xD204\",\n        \"EventName\": \"IDR_STALL_FSU_SCHED\",\n        \"BriefDescription\": \"Dispatch stall due to FSU scheduler entries\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to ROB entries\",\n        \"EventCode\": \"0xD205\",\n        \"EventName\": \"IDR_STALL_ROB_ID\",\n        \"BriefDescription\": \"Dispatch stall due to ROB entries\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to flush (6 cycles)\",\n        \"EventCode\": \"0xD206\",\n        \"EventName\": \"IDR_STALL_FLUSH\",\n        \"BriefDescription\": \"Dispatch stall due to flush (6 cycles)\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to WFI\",\n        \"EventCode\": \"0xD207\",\n        \"EventName\": \"IDR_STALL_WFI\",\n        \"BriefDescription\": \"Dispatch stall due to WFI\"\n    },\n    {\n        \"PublicDescription\": \"Number of SWOB drains triggered by timeout\",\n        \"EventCode\": \"0xD208\",\n        \"EventName\": \"IDR_STALL_SWOB_TIMEOUT\",\n        \"BriefDescription\": \"Number of SWOB drains triggered by timeout\"\n    },\n    {\n        \"PublicDescription\": \"Number of SWOB drains triggered by system register or special-purpose register read-after-write or specific special-purpose register writes that cause SWOB drain\",\n        \"EventCode\": \"0xD209\",\n        \"EventName\": \"IDR_STALL_SWOB_RAW\",\n        \"BriefDescription\": \"Number of SWOB drains triggered by system register or special-purpose register read-after-write or specific special-purpose register writes that cause SWOB drain\"\n    },\n    {\n        \"PublicDescription\": \"Number of SWOB drains triggered by system register write when SWOB full\",\n        \"EventCode\": \"0xD20A\",\n        \"EventName\": \"IDR_STALL_SWOB_FULL\",\n        \"BriefDescription\": \"Number of SWOB drains triggered by system register write when SWOB full\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to L1 instruction cache miss\",\n        \"EventCode\": \"0xD20B\",\n        \"EventName\": \"STALL_FRONTEND_CACHE\",\n        \"BriefDescription\": \"Dispatch stall due to L1 instruction cache miss\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to L1 instruction TLB miss\",\n        \"EventCode\": \"0xD20C\",\n        \"EventName\": \"STALL_FRONTEND_TLB\",\n        \"BriefDescription\": \"Dispatch stall due to L1 instruction TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to L1 data cache miss\",\n        \"EventCode\": \"0xD20D\",\n        \"EventName\": \"STALL_BACKEND_CACHE\",\n        \"BriefDescription\": \"Dispatch stall due to L1 data cache miss\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to L1 data TLB miss\",\n        \"EventCode\": \"0xD20E\",\n        \"EventName\": \"STALL_BACKEND_TLB\",\n        \"BriefDescription\": \"Dispatch stall due to L1 data TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"Dispatch stall due to lack of any core resource\",\n        \"EventCode\": \"0xD20F\",\n        \"EventName\": \"STALL_BACKEND_RESOURCE\",\n        \"BriefDescription\": \"Dispatch stall due to lack of any core resource\"\n    },\n    {\n        \"PublicDescription\": \"Instructions issued by the scheduler\",\n        \"EventCode\": \"0xD300\",\n        \"EventName\": \"IXU_NUM_UOPS_ISSUED\",\n        \"BriefDescription\": \"Instructions issued by the scheduler\"\n    },\n    {\n        \"PublicDescription\": \"Any uop issued was canceled for any reason\",\n        \"EventCode\": \"0xD301\",\n        \"EventName\": \"IXU_ISSUE_CANCEL\",\n        \"BriefDescription\": \"Any uop issued was canceled for any reason\"\n    },\n    {\n        \"PublicDescription\": \"A load wakeup to the scheduler has been cancelled\",\n        \"EventCode\": \"0xD302\",\n        \"EventName\": \"IXU_LOAD_CANCEL\",\n        \"BriefDescription\": \"A load wakeup to the scheduler has been cancelled\"\n    },\n    {\n        \"PublicDescription\": \"The scheduler had to cancel one slow Uop due to resource conflict\",\n        \"EventCode\": \"0xD303\",\n        \"EventName\": \"IXU_SLOW_CANCEL\",\n        \"BriefDescription\": \"The scheduler had to cancel one slow Uop due to resource conflict\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXA\",\n        \"EventCode\": \"0xD304\",\n        \"EventName\": \"IXU_IXA_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXA\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXA Par 0\",\n        \"EventCode\": \"0xD305\",\n        \"EventName\": \"IXU_IXA_PAR0_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXA Par 0\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXA Par 1\",\n        \"EventCode\": \"0xD306\",\n        \"EventName\": \"IXU_IXA_PAR1_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXA Par 1\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXB\",\n        \"EventCode\": \"0xD307\",\n        \"EventName\": \"IXU_IXB_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXB\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXB Par 0\",\n        \"EventCode\": \"0xD308\",\n        \"EventName\": \"IXU_IXB_PAR0_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXB Par 0\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXB Par 1\",\n        \"EventCode\": \"0xD309\",\n        \"EventName\": \"IXU_IXB_PAR1_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXB Par 1\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXC\",\n        \"EventCode\": \"0xD30A\",\n        \"EventName\": \"IXU_IXC_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXC\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXC Par 0\",\n        \"EventCode\": \"0xD30B\",\n        \"EventName\": \"IXU_IXC_PAR0_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXC Par 0\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXC Par 1\",\n        \"EventCode\": \"0xD30C\",\n        \"EventName\": \"IXU_IXC_PAR1_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXC Par 1\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXD\",\n        \"EventCode\": \"0xD30D\",\n        \"EventName\": \"IXU_IXD_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXD\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXD Par 0\",\n        \"EventCode\": \"0xD30E\",\n        \"EventName\": \"IXU_IXD_PAR0_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXD Par 0\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on IXD Par 1\",\n        \"EventCode\": \"0xD30F\",\n        \"EventName\": \"IXU_IXD_PAR1_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on IXD Par 1\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the FSU scheduler\",\n        \"EventCode\": \"0xD400\",\n        \"EventName\": \"FSU_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the FSU scheduler\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on pipe X\",\n        \"EventCode\": \"0xD401\",\n        \"EventName\": \"FSU_FSX_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on pipe X\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on pipe Y\",\n        \"EventCode\": \"0xD402\",\n        \"EventName\": \"FSU_FSY_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on pipe Y\"\n    },\n    {\n        \"PublicDescription\": \"Uops issued by the scheduler on pipe Z\",\n        \"EventCode\": \"0xD403\",\n        \"EventName\": \"FSU_FSZ_ISSUED\",\n        \"BriefDescription\": \"Uops issued by the scheduler on pipe Z\"\n    },\n    {\n        \"PublicDescription\": \"Uops canceled (load cancels)\",\n        \"EventCode\": \"0xD404\",\n        \"EventName\": \"FSU_CANCEL\",\n        \"BriefDescription\": \"Uops canceled (load cancels)\"\n    },\n    {\n        \"PublicDescription\": \"Count scheduler stalls due to divide/sqrt\",\n        \"EventCode\": \"0xD405\",\n        \"EventName\": \"FSU_DIV_SQRT_STALL\",\n        \"BriefDescription\": \"Count scheduler stalls due to divide/sqrt\"\n    },\n    {\n        \"PublicDescription\": \"Number of SWOB drains\",\n        \"EventCode\": \"0xD500\",\n        \"EventName\": \"GPC_SWOB_DRAIN\",\n        \"BriefDescription\": \"Number of SWOB drains\"\n    },\n    {\n        \"PublicDescription\": \"GPC detected a Breakpoint instruction match\",\n        \"EventCode\": \"0xD501\",\n        \"EventName\": \"BREAKPOINT_MATCH\",\n        \"BriefDescription\": \"GPC detected a Breakpoint instruction match\"\n    },\n    {\n        \"PublicDescription\": \"L1D TLB miss\",\n        \"EventCode\": \"0xD600\",\n        \"EventName\": \"L1D_TLB_MISS\",\n        \"BriefDescription\": \"L1D TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"OFB full cycles\",\n        \"EventCode\": \"0xD601\",\n        \"EventName\": \"OFB_FULL\",\n        \"BriefDescription\": \"OFB full cycles\"\n    },\n    {\n        \"PublicDescription\": \"Load satisified from store forwarded data\",\n        \"EventCode\": \"0xD605\",\n        \"EventName\": \"LD_FROM_ST_FWD\",\n        \"BriefDescription\": \"Load satisified from store forwarded data\"\n    },\n    {\n        \"PublicDescription\": \"L1 prefetcher, load prefetch requests generated\",\n        \"EventCode\": \"0xD606\",\n        \"EventName\": \"L1_PFETCH_LD_GEN\",\n        \"BriefDescription\": \"L1 prefetcher, load prefetch requests generated\"\n    },\n    {\n        \"PublicDescription\": \"L1 prefetcher, load prefetch fills into the L1 cache\",\n        \"EventCode\": \"0xD607\",\n        \"EventName\": \"L1_PFETCH_LD_FILL\",\n        \"BriefDescription\": \"L1 prefetcher, load prefetch fills into the L1 cache\"\n    },\n    {\n        \"PublicDescription\": \"L1 prefetcher, load prefetch to L2 generated\",\n        \"EventCode\": \"0xD608\",\n        \"EventName\": \"L1_PFETCH_L2_REQ\",\n        \"BriefDescription\": \"L1 prefetcher, load prefetch to L2 generated\"\n    },\n    {\n        \"PublicDescription\": \"L1 prefetcher, distance was reset\",\n        \"EventCode\": \"0xD609\",\n        \"EventName\": \"L1_PFETCH_DIST_RST\",\n        \"BriefDescription\": \"L1 prefetcher, distance was reset\"\n    },\n    {\n        \"PublicDescription\": \"L1 prefetcher, distance was increased\",\n        \"EventCode\": \"0xD60A\",\n        \"EventName\": \"L1_PFETCH_DIST_INC\",\n        \"BriefDescription\": \"L1 prefetcher, distance was increased\"\n    },\n    {\n        \"PublicDescription\": \"L1 prefetcher, table entry is trained\",\n        \"EventCode\": \"0xD60B\",\n        \"EventName\": \"L1_PFETCH_ENTRY_TRAINED\",\n        \"BriefDescription\": \"L1 prefetcher, table entry is trained\"\n    },\n    {\n        \"PublicDescription\": \"Store retirement pipe stall\",\n        \"EventCode\": \"0xD60C\",\n        \"EventName\": \"LSU_ST_RETIRE_STALL\",\n        \"BriefDescription\": \"Store retirement pipe stall\"\n    },\n    {\n        \"PublicDescription\": \"LSU detected a Watchpoint data match\",\n        \"EventCode\": \"0xD60D\",\n        \"EventName\": \"WATCHPOINT_MATCH\",\n        \"BriefDescription\": \"LSU detected a Watchpoint data match\"\n    },\n    {\n        \"PublicDescription\": \"L2 pipeline replay\",\n        \"EventCode\": \"0xD700\",\n        \"EventName\": \"L2C_PIPE_REPLAY\",\n        \"BriefDescription\": \"L2 pipeline replay\"\n    },\n    {\n        \"PublicDescription\": \"L2 refill from I-side miss\",\n        \"EventCode\": \"0xD701\",\n        \"EventName\": \"L2C_INST_REFILL\",\n        \"BriefDescription\": \"L2 refill from I-side miss\"\n    },\n    {\n        \"PublicDescription\": \"L2 refill from D-side miss\",\n        \"EventCode\": \"0xD702\",\n        \"EventName\": \"L2C_DATA_REFILL\",\n        \"BriefDescription\": \"L2 refill from D-side miss\"\n    },\n    {\n        \"PublicDescription\": \"L2 prefetcher, load prefetch requests generated\",\n        \"EventCode\": \"0xD703\",\n        \"EventName\": \"L2_PREFETCH_REQ\",\n        \"BriefDescription\": \"L2 prefetcher, load prefetch requests generated\"\n    },\n    {\n        \"PublicDescription\": \"L2D OTB allocate\",\n        \"EventCode\": \"0xD800\",\n        \"EventName\": \"MMU_D_OTB_ALLOC\",\n        \"BriefDescription\": \"L2D OTB allocate\"\n    },\n    {\n        \"PublicDescription\": \"D-side Stage1 tablewalk fault\",\n        \"EventCode\": \"0xD80B\",\n        \"EventName\": \"MMU_D_S1_WALK_FAULT\",\n        \"BriefDescription\": \"D-side Stage1 tablewalk fault\"\n    },\n    {\n        \"PublicDescription\": \"D-side Stage2 tablewalk fault\",\n        \"EventCode\": \"0xD80C\",\n        \"EventName\": \"MMU_D_S2_WALK_FAULT\",\n        \"BriefDescription\": \"D-side Stage2 tablewalk fault\"\n    },\n    {\n        \"PublicDescription\": \"D-side Tablewalk steps or descriptor fetches\",\n        \"EventCode\": \"0xD80D\",\n        \"EventName\": \"MMU_D_WALK_STEPS\",\n        \"BriefDescription\": \"D-side Tablewalk steps or descriptor fetches\"\n    },\n    {\n        \"PublicDescription\": \"L2I OTB allocate\",\n        \"EventCode\": \"0xD900\",\n        \"EventName\": \"MMU_I_OTB_ALLOC\",\n        \"BriefDescription\": \"L2I OTB allocate\"\n    },\n    {\n        \"PublicDescription\": \"I-side Stage1 tablewalk fault\",\n        \"EventCode\": \"0xD90B\",\n        \"EventName\": \"MMU_I_S1_WALK_FAULT\",\n        \"BriefDescription\": \"I-side Stage1 tablewalk fault\"\n    },\n    {\n        \"PublicDescription\": \"I-side Stage2 tablewalk fault\",\n        \"EventCode\": \"0xD90C\",\n        \"EventName\": \"MMU_I_S2_WALK_FAULT\",\n        \"BriefDescription\": \"I-side Stage2 tablewalk fault\"\n    },\n    {\n        \"PublicDescription\": \"I-side Tablewalk steps or descriptor fetches\",\n        \"EventCode\": \"0xD90D\",\n        \"EventName\": \"MMU_I_WALK_STEPS\",\n        \"BriefDescription\": \"I-side Tablewalk steps or descriptor fetches\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}