
*** Running vivado
    with args -log AXI_PS2_Keyboard_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_PS2_Keyboard_v1_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source AXI_PS2_Keyboard_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top AXI_PS2_Keyboard_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 87318
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.363 ; gain = 0.000 ; free physical = 2854 ; free virtual = 8956
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_PS2_Keyboard_v1_0' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0.vhd:59]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AXI_PS2_Keyboard_v1_0_S00_AXI' declared at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:5' bound to instance 'AXI_PS2_Keyboard_v1_0_S00_AXI_inst' of component 'AXI_PS2_Keyboard_v1_0_S00_AXI' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'AXI_PS2_Keyboard_v1_0_S00_AXI' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'data_reg0' is read in the process but is not in the sensitivity list [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:353]
WARNING: [Synth 8-614] signal 'data_reg1' is read in the process but is not in the sensitivity list [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'AXI_PS2_Keyboard_v1_0_S00_AXI' (0#1) [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-3491] module 'ps2_keyboard_ascii_timer' declared at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard_ascii_timer.vhd:26' bound to instance 'ps2' of component 'ps2_keyboard_ascii_timer' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_ascii_timer' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard_ascii_timer.vhd:56]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 2 - type: integer 
	Parameter TIMER_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter TIMER_CLOCK_DIVIDER bound to: 5000 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 5000 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/timer.vhd:5' bound to instance 'ps2_timer_0' of component 'timer' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard_ascii_timer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/timer.vhd:16]
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/timer.vhd:16]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard_ascii_timer.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 2 - type: integer 
	Parameter counter_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/debounce.vhd:36]
	Parameter counter_size bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/debounce.vhd:36]
	Parameter counter_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (0#1) [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_ascii_timer' (0#1) [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard_ascii_timer.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AXI_PS2_Keyboard_v1_0' (0#1) [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/hdl/AXI_PS2_Keyboard_v1_0_S00_AXI.vhd:224]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_PS2_Keyboard_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_PS2_Keyboard_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_PS2_Keyboard_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_PS2_Keyboard_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_PS2_Keyboard_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_PS2_Keyboard_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.363 ; gain = 0.000 ; free physical = 3941 ; free virtual = 10051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2910.363 ; gain = 0.000 ; free physical = 3936 ; free virtual = 10047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3936 ; free virtual = 10047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_ascii_timer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              000 |                              000
                new_code |                              001 |                              001
               translate |                              010 |                              010
          done_translate |                              011 |                              011
                  output |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_ascii_timer'
WARNING: [Synth 8-327] inferring latch for variable 'timer_reg_reg' [/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/02_IPRepository/AXI_PS2_Keyboard_1.0/src/ps2_keyboard_ascii_timer.vhd:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3839 ; free virtual = 9976
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	  22 Input    8 Bit        Muxes := 4     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	  34 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	  33 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module AXI_PS2_Keyboard_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module AXI_PS2_Keyboard_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module AXI_PS2_Keyboard_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module AXI_PS2_Keyboard_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module AXI_PS2_Keyboard_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module AXI_PS2_Keyboard_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3581 ; free virtual = 9735
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3579 ; free virtual = 9732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    20|
|3     |LUT1   |     4|
|4     |LUT2   |    15|
|5     |LUT3   |    11|
|6     |LUT4   |    52|
|7     |LUT5   |    63|
|8     |LUT6   |    75|
|9     |MUXF7  |    16|
|10    |MUXF8  |     2|
|11    |FDCE   |    65|
|12    |FDRE   |   149|
|13    |FDSE   |     3|
|14    |LD     |    32|
|15    |IBUF   |    49|
|16    |OBUF   |    83|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------------+------+
|      |Instance                             |Module                        |Cells |
+------+-------------------------------------+------------------------------+------+
|1     |top                                  |                              |   642|
|2     |  AXI_PS2_Keyboard_v1_0_S00_AXI_inst |AXI_PS2_Keyboard_v1_0_S00_AXI |   120|
|3     |  ps2                                |ps2_keyboard_ascii_timer      |   387|
|4     |    ps2_keyboard_0                   |ps2_keyboard                  |   186|
|5     |      debounce_ps2_clk               |debounce                      |    11|
|6     |      debounce_ps2_data              |debounce_0                    |    10|
|7     |    ps2_timer_0                      |timer                         |   123|
+------+-------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3577 ; free virtual = 9731
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.367 ; gain = 8.004 ; free physical = 3582 ; free virtual = 9736
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.375 ; gain = 8.004 ; free physical = 3582 ; free virtual = 9736
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2918.375 ; gain = 0.000 ; free physical = 3655 ; free virtual = 9812
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.395 ; gain = 0.000 ; free physical = 3557 ; free virtual = 9727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete, checksum: 4570983d
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2974.395 ; gain = 64.031 ; free physical = 3766 ; free virtual = 9936
INFO: [Common 17-1381] The checkpoint '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.tmp/AXI_PS2_Keyboard_v1_0_project/AXI_PS2_Keyboard_v1_0_project.runs/synth_1/AXI_PS2_Keyboard_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI_PS2_Keyboard_v1_0_utilization_synth.rpt -pb AXI_PS2_Keyboard_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 19:33:25 2022...
