Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jul 16 15:05:58 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             139 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           42 |
| Yes          | No                    | No                     |             534 |          119 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             139 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                       Enable Signal                                                                      |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                    |                1 |              2 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  base_i/plClk/inst/clk_out1 | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                  | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                2 |              4 |
|  base_i/plClk/inst/clk_out1 | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/int_regs_V/regs_V_ce0                                                                                         | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/ap_rst_n_inv                                                                            |                2 |              4 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/userReset/U0/EXT_LPF/lpf_int                                                                                                |                3 |              5 |
|  base_i/plClk/inst/clk_out1 | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                             |                                                                                                                                    |                2 |              5 |
|  base_i/plClk/inst/clk_out1 | base_i/userReset/U0/SEQ/seq_cnt_en                                                                                                                       | base_i/userReset/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                2 |              6 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/plIntrController/U0/INTC_CORE_I/p_0_in                                                                                      |                4 |              8 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  base_i/plClk/inst/clk_out1 | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                   | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                2 |              8 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                3 |              8 |
|  base_i/plClk/inst/clk_out1 | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/aw_hs                                                                                                         |                                                                                                                                    |                3 |             10 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/psInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             11 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                    |                3 |             12 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                    |                7 |             12 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                    |                5 |             12 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                    |                3 |             12 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                    |                4 |             13 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                    |                2 |             14 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                    |                2 |             14 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                    |                3 |             16 |
|  base_i/plClk/inst/clk_out1 | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                     | base_i/plIntrController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0            |                4 |             17 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/ap_rst_n_inv                                                                            |                7 |             19 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                    |                7 |             21 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                    |                7 |             21 |
|  base_i/plClk/inst/clk_out1 | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                             | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                       |                7 |             27 |
|  base_i/plClk/inst/clk_out1 | base_i/ctrlLoop/inst/p_014_0_i_reg_1060                                                                                                                  | base_i/ctrlLoop/inst/ctrlloop_CTRL_s_axi_U/p_014_0_i_reg_106                                                                       |                7 |             27 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | base_i/psInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                9 |             30 |
|  base_i/plClk/inst/clk_out1 | base_i/ctrlLoop/inst/rdata_reg[31]_i_4_n_0                                                                                                               |                                                                                                                                    |                6 |             32 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                    |               10 |             32 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                    |                9 |             34 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                    |               11 |             35 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                    |                9 |             47 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                    |                7 |             47 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                    |                9 |             52 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                    |                8 |             52 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                    |                9 |             52 |
|  base_i/plClk/inst/clk_out1 | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                    |                9 |             52 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          | base_i/psInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             59 |
|  base_i/plClk/inst/clk_out1 |                                                                                                                                                          |                                                                                                                                    |               46 |            140 |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     7 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     4 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    20 |
+--------+-----------------------+


