#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 31 14:01:11 2024
# Process ID: 3384
# Current directory: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23756 C:\Users\gzr\Desktop\FPGA neural network\FPGA-CNN-LeNet\FPGA-CNN-LeNet.xpr
# Log file: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/vivado.log
# Journal file: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet\vivado.jou
# Running On: DESKTOP-JO9H9ID, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34142 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Conv_layer [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v} [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Conv_layer_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source Conv_layer_TB.tcl
run all
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
current_wave_config {Untitled 1}
add_wave {{/Conv_layer_TB/conv_layer_agent/out_feature_maps_set}} 
close_sim
launch_simulation
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source Conv_layer_TB.tcl
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
close_sim
launch_simulation
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source Conv_layer_TB.tcl
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
close_sim
launch_simulation
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source Conv_layer_TB.tcl
run all
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
launch_simulation
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source Conv_layer_TB.tcl
run all
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
export_ip_user_files -of_objects  [get_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg}}
launch_simulation
source Conv_layer_TB.tcl
run all
close_sim
launch_simulation
source Conv_layer_TB.tcl
run all
current_wave_config {Untitled 7}
add_wave {{/Conv_layer_TB/conv_layer_agent/out_feature_maps_set}} 
close_sim
launch_simulation
source Conv_layer_TB.tcl
run all
close_sim
launch_simulation
source Conv_layer_TB.tcl
run all
close_sim
launch_simulation
source Conv_layer_TB.tcl
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/LeNet_TB.v} w ]
add_files -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/LeNet_TB.v}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LeNet [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LeNet_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
source LeNet_TB.tcl
run all
