{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512662015243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512662015244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 23:53:35 2017 " "Processing started: Thu Dec 07 23:53:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512662015244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512662015244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart2EEPROM -c Uart2EEPROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart2EEPROM -c Uart2EEPROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512662015244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512662015483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Uart_rx uart_rx uart_eeprom.v(26) " "Verilog HDL Declaration information at uart_eeprom.v(26): object \"Uart_rx\" differs only in case from object \"uart_rx\" in the same scope" {  } { { "../src/uart_eeprom.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662015525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Uart_tx uart_tx uart_eeprom.v(27) " "Verilog HDL Declaration information at uart_eeprom.v(27): object \"Uart_tx\" differs only in case from object \"uart_tx\" in the same scope" {  } { { "../src/uart_eeprom.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662015525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_eeprom " "Found entity 1: uart_eeprom" {  } { { "../src/uart_eeprom.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../src/uart_byte_tx.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_byte_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../src/uart_byte_rx.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_byte_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Wr_data WR_DATA I2C.v(51) " "Verilog HDL Declaration information at I2C.v(51): object \"Wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662015536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd_data RD_DATA I2C.v(54) " "Verilog HDL Declaration information at I2C.v(54): object \"Rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662015537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/cmd_analysis.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/cmd_analysis.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_analysis " "Found entity 1: cmd_analysis" {  } { { "../src/cmd_analysis.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/cmd_analysis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Uart_tx uart_tx uart_eeprom_tb.v(13) " "Verilog HDL Declaration information at uart_eeprom_tb.v(13): object \"Uart_tx\" differs only in case from object \"uart_tx\" in the same scope" {  } { { "../sim/uart_eeprom_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/uart_eeprom_tb.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662015542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/uart_eeprom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/uart_eeprom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_eeprom_tb " "Found entity 1: uart_eeprom_tb" {  } { { "../sim/uart_eeprom_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/uart_eeprom_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/i2c_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/i2c_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_tb " "Found entity 1: I2C_tb" {  } { { "../sim/I2C_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/I2C_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/cmd_analysis_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/cmd_analysis_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_analysis_tb " "Found entity 1: cmd_analysis_tb" {  } { { "../sim/cmd_analysis_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/cmd_analysis_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc64.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc64.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC64 " "Found entity 1: M24LC64" {  } { { "../sim/24LC64.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/24LC64.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc04b.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc04b.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC04B " "Found entity 1: M24LC04B" {  } { { "../sim/24LC04B.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/24LC04B.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../core/fifo_rd.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_eeprom " "Elaborating entity \"uart_eeprom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512662015592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_rx uart_byte_rx:uart_rx " "Elaborating entity \"uart_byte_rx\" for hierarchy \"uart_byte_rx:uart_rx\"" {  } { { "../src/uart_eeprom.v" "uart_rx" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_analysis cmd_analysis:cmd_analysis " "Elaborating entity \"cmd_analysis\" for hierarchy \"cmd_analysis:cmd_analysis\"" {  } { { "../src/uart_eeprom.v" "cmd_analysis" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr fifo_wr:fifo_wr " "Elaborating entity \"fifo_wr\" for hierarchy \"fifo_wr:fifo_wr\"" {  } { { "../src/uart_eeprom.v" "fifo_wr" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_wr:fifo_wr\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\"" {  } { { "../core/fifo_wr.v" "scfifo_component" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_wr.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_wr:fifo_wr\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_wr:fifo_wr\|scfifo:scfifo_component\"" {  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_wr.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_wr:fifo_wr\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_wr:fifo_wr\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015775 ""}  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_wr.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512662015775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ok31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ok31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ok31 " "Found entity 1: scfifo_ok31" {  } { { "db/scfifo_ok31.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/scfifo_ok31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ok31 fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated " "Elaborating entity \"scfifo_ok31\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vq31 " "Found entity 1: a_dpfifo_vq31" {  } { { "db/a_dpfifo_vq31.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_vq31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vq31 fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo " "Elaborating entity \"a_dpfifo_vq31\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\"" {  } { { "db/scfifo_ok31.tdf" "dpfifo" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/scfifo_ok31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_b6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_b6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_b6f " "Found entity 1: a_fefifo_b6f" {  } { { "db/a_fefifo_b6f.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_fefifo_b6f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_b6f fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|a_fefifo_b6f:fifo_state " "Elaborating entity \"a_fefifo_b6f\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|a_fefifo_b6f:fifo_state\"" {  } { { "db/a_dpfifo_vq31.tdf" "fifo_state" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_vq31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662015947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662015947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|a_fefifo_b6f:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|a_fefifo_b6f:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_b6f.tdf" "count_usedw" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_fefifo_b6f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662015949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_2711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_2711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_2711 " "Found entity 1: dpram_2711" {  } { { "db/dpram_2711.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/dpram_2711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_2711 fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|dpram_2711:FIFOram " "Elaborating entity \"dpram_2711\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|dpram_2711:FIFOram\"" {  } { { "db/a_dpfifo_vq31.tdf" "FIFOram" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_vq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0k1 " "Found entity 1: altsyncram_m0k1" {  } { { "db/altsyncram_m0k1.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/altsyncram_m0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0k1 fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|dpram_2711:FIFOram\|altsyncram_m0k1:altsyncram1 " "Elaborating entity \"altsyncram_m0k1\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|dpram_2711:FIFOram\|altsyncram_m0k1:altsyncram1\"" {  } { { "db/dpram_2711.tdf" "altsyncram1" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/dpram_2711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"fifo_wr:fifo_wr\|scfifo:scfifo_component\|scfifo_ok31:auto_generated\|a_dpfifo_vq31:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_vq31.tdf" "rd_ptr_count" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_vq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:I2C " "Elaborating entity \"I2C\" for hierarchy \"I2C:I2C\"" {  } { { "../src/uart_eeprom.v" "I2C" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd fifo_rd:fifo_rd " "Elaborating entity \"fifo_rd\" for hierarchy \"fifo_rd:fifo_rd\"" {  } { { "../src/uart_eeprom.v" "fifo_rd" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_rd:fifo_rd\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\"" {  } { { "../core/fifo_rd.v" "scfifo_component" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_rd.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rd:fifo_rd\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_rd:fifo_rd\|scfifo:scfifo_component\"" {  } { { "../core/fifo_rd.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_rd.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rd:fifo_rd\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_rd:fifo_rd\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016280 ""}  } { { "../core/fifo_rd.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_rd.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512662016280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qh31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qh31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qh31 " "Found entity 1: scfifo_qh31" {  } { { "db/scfifo_qh31.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/scfifo_qh31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qh31 fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated " "Elaborating entity \"scfifo_qh31\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1o31 " "Found entity 1: a_dpfifo_1o31" {  } { { "db/a_dpfifo_1o31.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1o31 fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo " "Elaborating entity \"a_dpfifo_1o31\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\"" {  } { { "db/scfifo_qh31.tdf" "dpfifo" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/scfifo_qh31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fb81 " "Found entity 1: altsyncram_fb81" {  } { { "db/altsyncram_fb81.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/altsyncram_fb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fb81 fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|altsyncram_fb81:FIFOram " "Elaborating entity \"altsyncram_fb81\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|altsyncram_fb81:FIFOram\"" {  } { { "db/a_dpfifo_1o31.tdf" "FIFOram" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/cmpr_js8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1o31.tdf" "almost_full_comparer" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_js8:three_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_js8:three_comparison\"" {  } { { "db/a_dpfifo_1o31.tdf" "three_comparison" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/cntr_u9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_u9b:rd_ptr_msb " "Elaborating entity \"cntr_u9b\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_u9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1o31.tdf" "rd_ptr_msb" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ba7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ba7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ba7 " "Found entity 1: cntr_ba7" {  } { { "db/cntr_ba7.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/cntr_ba7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ba7 fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_ba7:usedw_counter " "Elaborating entity \"cntr_ba7\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_ba7:usedw_counter\"" {  } { { "db/a_dpfifo_1o31.tdf" "usedw_counter" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662016741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662016741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_v9b:wr_ptr " "Elaborating entity \"cntr_v9b\" for hierarchy \"fifo_rd:fifo_rd\|scfifo:scfifo_component\|scfifo_qh31:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_v9b:wr_ptr\"" {  } { { "db/a_dpfifo_1o31.tdf" "wr_ptr" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/db/a_dpfifo_1o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_tx " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_tx\"" {  } { { "../src/uart_eeprom.v" "uart_tx" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512662016754 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/uart_byte_tx.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_byte_tx.v" 28 -1 0 } } { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 57 -1 0 } } { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 76 -1 0 } } { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 178 -1 0 } } { "../src/uart_byte_rx.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_byte_rx.v" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512662018850 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512662018851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512662019284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/output_files/Uart2EEPROM.map.smsg " "Generated suppressed messages file D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/output_files/Uart2EEPROM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512662020194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512662020347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512662020347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "623 " "Implemented 623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512662020455 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512662020455 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512662020455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "601 " "Implemented 601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512662020455 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512662020455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512662020455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512662020481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 23:53:40 2017 " "Processing ended: Thu Dec 07 23:53:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512662020481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512662020481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512662020481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512662020481 ""}
