[
    {
        "design_name": "CPU",
        "version": "version1",
        "stage": "s1",
        "stdNum": 100,
        "memNum": 130,
        "macroNmu": 300,
        "stdArea": 10,
        "memArea": 100,
        "macroArea": 1600,
        "staUti": 150,
        "designUti": 150,
        "vt1": 100,
        "vt2": 130,
        "vt3": 300,
        "vt4": 10,
        "vt5": 100,
        "vt6": 1600,
        "vt7": 150,
        "vt8": 150,
        "vt9": 150,
        "wns": 100,
        "nvp": 13,
        "tns": 200,
        "wns2": 100,
        "nvp3": 13,
        "tns4": 200,
        "wns5": 100,
        "nvp6": 13,
        "tns7": 200
    },
    {
        "design_name": "CPU",
        "version": "version1",
        "stage": "s2",
        "stdNum": 100,
        "memNum": 130,
        "macroNmu": 300,
        "stdArea": 10,
        "memArea": 100,
        "macroArea": 1600,
        "staUti": 150,
        "designUti": 150,
        "vt1": 100,
        "vt2": 130,
        "vt3": 300,
        "vt4": 10,
        "vt5": 100,
        "vt6": 1600,
        "vt7": 150,
        "vt8": 150,
        "vt9": 150,
        "wns": 100,
        "nvp": 13,
        "tns": 200,
        "wns2": 100,
        "nvp3": 13,
        "tns4": 200,
        "wns5": 100,
        "nvp6": 13,
        "tns7": 200
    },
    {
        "design_name": "CPU",
        "version": "version2",
        "stage": "s1",
        "stdNum": 100,
        "memNum": 130,
        "macroNmu": 300,
        "stdArea": 10,
        "memArea": 100,
        "macroArea": 1600,
        "staUti": 150,
        "designUti": 150,
        "vt1": 100,
        "vt2": 130,
        "vt3": 300,
        "vt4": 10,
        "vt5": 100,
        "vt6": 1600,
        "vt7": 150,
        "vt8": 150,
        "vt9": 150,
        "wns": 100,
        "nvp": 13,
        "tns": 200,
        "wns2": 100,
        "nvp3": 13,
        "tns4": 200,
        "wns5": 100,
        "nvp6": 13,
        "tns7": 200
    },
    {
        "design_name": "CPU",
        "version": "version2",
        "stage": "s2",
        "stdNum": 100,
        "memNum": 130,
        "macroNmu": 300,
        "stdArea": 10,
        "memArea": 100,
        "macroArea": 1600,
        "staUti": 150,
        "designUti": 150,
        "vt1": 100,
        "vt2": 130,
        "vt3": 300,
        "vt4": 10,
        "vt5": 100,
        "vt6": 1600,
        "vt7": 150,
        "vt8": 150,
        "vt9": 150,
        "wns": 100,
        "nvp": 13,
        "tns": 200,
        "wns2": 100,
        "nvp3": 13,
        "tns4": 200,
        "wns5": 100,
        "nvp6": 13,
        "tns7": 200
    },
    {
        "design_name": "DSP",
        "version": "version1",
        "stage": "s1",
        "stdNum": 100,
        "memNum": 130,
        "macroNmu": 300,
        "stdArea": 10,
        "memArea": 100,
        "macroArea": 1600,
        "staUti": 150,
        "designUti": 150,
        "vt1": 100,
        "vt2": 130,
        "vt3": 300,
        "vt4": 10,
        "vt5": 100,
        "vt6": 1600,
        "vt7": 150,
        "vt8": 150,
        "vt9": 150,
        "wns": 100,
        "nvp": 13,
        "tns": 200,
        "wns2": 100,
        "nvp3": 13,
        "tns4": 200,
        "wns5": 100,
        "nvp6": 13,
        "tns7": 200
    },
    {
        "design_name": "DSP",
        "version": "version1",
        "stage": "s2",
        "stdNum": 100,
        "memNum": 130,
        "macroNmu": 300,
        "stdArea": 10,
        "memArea": 100,
        "macroArea": 1600,
        "staUti": 150,
        "designUti": 150,
        "vt1": 100,
        "vt2": 130,
        "vt3": 300,
        "vt4": 10,
        "vt5": 100,
        "vt6": 1600,
        "vt7": 150,
        "vt8": 150,
        "vt9": 150,
        "wns": 100,
        "nvp": 13,
        "tns": 200,
        "wns2": 100,
        "nvp3": 13,
        "tns4": 200,
        "wns5": 100,
        "nvp6": 13,
        "tns7": 200
    }
]