Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 17:21:00 2025
| Host         : PTO0802 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_5_wrapper_control_sets_placed.rpt
| Design       : design_5_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    73 |
|    Minimum number of control sets                        |    73 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   226 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    73 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           63 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |             274 |          118 |
| Yes          | No                    | No                     |             170 |           44 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             548 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                          |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out |                                                                                                                                                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_sync0                                                            |                1 |              1 |         1.00 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out |                                                                                                                                                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_sync0                                                            |                1 |              1 |         1.00 |
| ~design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           |                                                                                                                                                                                                            | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem[0]_i_2_n_0                                                                                                                        | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem[0]_i_1_n_0                                                            |                1 |              1 |         1.00 |
| ~design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem[0]_i_1_n_0                                                            |                1 |              3 |         3.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              3 |         1.50 |
| ~design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           |                                                                                                                                                                                                            | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                1 |              4 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                           |                1 |              4 |         4.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer__0                                                                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem[0]_i_1_n_0                                                            |                2 |              4 |         2.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                |                1 |              4 |         4.00 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem[0]_i_1_n_0                                                            |                1 |              4 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_5_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                |                1 |              6 |         6.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |         2.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                               | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              8 |         8.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                3 |              8 |         2.67 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |         1.14 |
|  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                |                1 |              8 |         8.00 |
| ~design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                           | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                |                3 |             10 |         3.33 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |         3.33 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out |                                                                                                                                                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/p_0_in                                                             |                6 |             11 |         1.83 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out |                                                                                                                                                                                                            | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/SR[0]                                                              |                6 |             12 |         2.00 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem_reg[3]_0                                                                                                                          |                                                                                                                                                |                4 |             16 |         4.00 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem_reg[1]_1                                                                                                                          |                                                                                                                                                |                4 |             16 |         4.00 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem_reg[1]_0                                                                                                                          |                                                                                                                                                |                4 |             16 |         4.00 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/num_elem_reg[3]_1                                                                                                                          |                                                                                                                                                |                4 |             16 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_3[0]                                                                              | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             16 |         2.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             20 |         3.33 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             20 |         2.86 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      |                                                                                                                                                                                                            | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                4 |             23 |         5.75 |
|  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out |                                                                                                                                                                                                            |                                                                                                                                                |                8 |             25 |         3.12 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                6 |             28 |         4.67 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo                                                                                                                                       |                                                                                                                                                |                4 |             28 |         7.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |               11 |             30 |         2.73 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             32 |         2.46 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                6 |             32 |         5.33 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |         2.91 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               14 |             32 |         2.29 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                |                8 |             32 |         4.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               13 |             34 |         2.62 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                |               14 |             48 |         3.43 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                     |                                                                                                                                                |               11 |             75 |         6.82 |
|  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                      |                                                                                                                                                                                                            |                                                                                                                                                |               23 |             81 |         3.52 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            |                                                                                                                                                |               34 |             87 |         2.56 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                |               16 |            128 |         8.00 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                            | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               67 |            153 |         2.28 |
|  design_5_i/clk_wiz_1/inst/clk_out1                                                             | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | design_5_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               72 |            218 |         3.03 |
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


