// Seed: 2619028918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  assign module_1.id_6 = 0;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply1 id_2#(
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(1),
        .id_14(-1),
        .id_15(-1)
    ),
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7
);
  always id_15 <= id_13[1];
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
