Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr 14 00:10:00 2024
| Host         : LAPTOP-5JA65TI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    54          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: cd/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.925        0.000                      0                   91        0.173        0.000                      0                   91        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.925        0.000                      0                   91        0.173        0.000                      0                   91        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.631%)  route 2.882ns (80.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.920     8.672    cd/count[31]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.631%)  route 2.882ns (80.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.920     8.672    cd/count[31]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.631%)  route 2.882ns (80.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.920     8.672    cd/count[31]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.631%)  route 2.882ns (80.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.920     8.672    cd/count[31]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.676%)  route 2.701ns (79.324%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.739     8.491    cd/count[31]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    cd/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    cd/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.676%)  route 2.701ns (79.324%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.739     8.491    cd/count[31]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    cd/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    cd/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.676%)  route 2.701ns (79.324%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.739     8.491    cd/count[31]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    cd/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    cd/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.782     8.534    cd/count[31]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  cd/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cd/count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.782     8.534    cd/count[31]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  cd/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cd/count_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 cd/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  cd/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cd/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.555    cd/count[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.679 r  cd/count[31]_i_2/O
                         net (fo=1, routed)           0.949     7.628    cd/count[31]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  cd/count[31]_i_1/O
                         net (fo=33, routed)          0.782     8.534    cd/count[31]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  cd/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cd/count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  6.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cd/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.355ns (65.095%)  route 0.190ns (34.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/count_reg[27]/Q
                         net (fo=2, routed)           0.190     1.778    cd/count[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.938 r  cd/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.938    cd/count0_carry__5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.992 r  cd/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.992    cd/p_1_in[29]
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.958    cd/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    cd/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 r/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    r/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  r/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  r/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.700    r/temp1_reg_n_0
    SLICE_X48Y22         FDRE                                         r  r/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    r/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  r/temp2_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.070     1.522    r/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cd/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.366ns (65.785%)  route 0.190ns (34.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/count_reg[27]/Q
                         net (fo=2, routed)           0.190     1.778    cd/count[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.938 r  cd/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.938    cd/count0_carry__5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.003 r  cd/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.003    cd/p_1_in[31]
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.958    cd/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    cd/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cd/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.391ns (67.256%)  route 0.190ns (32.744%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/count_reg[27]/Q
                         net (fo=2, routed)           0.190     1.778    cd/count[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.938 r  cd/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.938    cd/count0_carry__5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.028 r  cd/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.028    cd/p_1_in[30]
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.958    cd/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  cd/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    cd/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 c/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.674%)  route 0.168ns (54.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    c/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  c/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c/temp2_reg/Q
                         net (fo=1, routed)           0.168     1.749    c/temp2_reg_n_0
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.070     1.522    c/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 l/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    l/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  l/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  l/temp1_reg/Q
                         net (fo=1, routed)           0.175     1.756    l/temp1
    SLICE_X48Y22         FDRE                                         r  l/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    l/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  l/temp2_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.070     1.522    l/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 c/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    c/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  c/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c/temp1_reg/Q
                         net (fo=1, routed)           0.174     1.755    c/temp1_reg_n_0
    SLICE_X48Y20         FDRE                                         r  c/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    c/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  c/temp2_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.066     1.506    c/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 l/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    l/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  l/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  l/temp2_reg/Q
                         net (fo=1, routed)           0.174     1.754    l/temp2
    SLICE_X48Y22         FDRE                                         r  l/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    l/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  l/temp3_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.066     1.505    l/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 r/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    r/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  r/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  r/temp2_reg/Q
                         net (fo=1, routed)           0.182     1.762    r/temp2_reg_n_0
    SLICE_X48Y22         FDRE                                         r  r/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    r/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  r/temp3_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.072     1.511    r/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X52Y26         FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.716    refresh_counter_reg_n_0_[14]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    refresh_counter_reg[12]_i_1_n_5
    SLICE_X52Y26         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X52Y26         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y26         FDCE (Hold_fdce_C_D)         0.134     1.571    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   hrs1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y31   hrs1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y31   hrs1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   hrs1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   hrs1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y26   refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31   hrs1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   hrs1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.926ns  (logic 5.831ns (36.615%)  route 10.095ns (63.385%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 f  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.869     9.645    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.150     9.795 r  Cathode_Activation_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.396    12.190    Cathode_Activation_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    15.926 r  Cathode_Activation_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.926    Cathode_Activation[0]
    U7                                                                r  Cathode_Activation[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.662ns  (logic 5.851ns (37.358%)  route 9.811ns (62.642%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 f  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.859     9.635    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.787 r  Cathode_Activation_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.122    11.909    Cathode_Activation_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753    15.662 r  Cathode_Activation_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.662    Cathode_Activation[5]
    W6                                                                r  Cathode_Activation[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.471ns  (logic 5.574ns (36.029%)  route 9.897ns (63.971%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 f  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.869     9.645    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.769 r  Cathode_Activation_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.198    11.967    Cathode_Activation_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.471 r  Cathode_Activation_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.471    Cathode_Activation[1]
    V5                                                                r  Cathode_Activation[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.409ns  (logic 5.790ns (37.573%)  route 9.619ns (62.427%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 r  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 f  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.471     9.247    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.117     9.364 r  Cathode_Activation_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.318    11.682    Cathode_Activation_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.727    15.409 r  Cathode_Activation_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.409    Cathode_Activation[2]
    U5                                                                r  Cathode_Activation[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.359ns  (logic 5.580ns (36.333%)  route 9.779ns (63.667%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 f  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.715     9.491    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.615 r  Cathode_Activation_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.234    11.848    Cathode_Activation_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.359 r  Cathode_Activation_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.359    Cathode_Activation[6]
    W7                                                                r  Cathode_Activation[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.298ns  (logic 5.605ns (36.642%)  route 9.692ns (63.358%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 f  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.859     9.635    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.759 r  Cathode_Activation_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.003    11.762    Cathode_Activation_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.298 r  Cathode_Activation_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.298    Cathode_Activation[3]
    V8                                                                r  Cathode_Activation[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm
                            (input port)
  Destination:            Cathode_Activation[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.058ns  (logic 5.605ns (37.222%)  route 9.453ns (62.778%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  alarm (IN)
                         net (fo=0)                   0.000     0.000    alarm
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  alarm_IBUF_inst/O
                         net (fo=21, routed)          3.856     5.306    alarm_IBUF
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.430 f  Cathode_Activation_OBUF[6]_inst_i_37/O
                         net (fo=5, routed)           0.973     6.403    Cathode_Activation_OBUF[6]_inst_i_37_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  Cathode_Activation_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.985     7.512    Cathode_Activation_OBUF[6]_inst_i_65_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  Cathode_Activation_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     8.652    Cathode_Activation_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  Cathode_Activation_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.471     9.247    Cathode_Activation_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.124     9.371 r  Cathode_Activation_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.152    11.523    Cathode_Activation_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.058 r  Cathode_Activation_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.058    Cathode_Activation[4]
    U8                                                                r  Cathode_Activation[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blink1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 3.961ns (51.054%)  route 3.797ns (48.946%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE                         0.000     0.000 r  blink1_reg/C
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blink1_reg/Q
                         net (fo=1, routed)           3.797     4.253    blink1_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.758 r  blink1_OBUF_inst/O
                         net (fo=0)                   0.000     7.758    blink1
    U16                                                               r  blink1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blink
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 3.957ns (51.539%)  route 3.720ns (48.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE                         0.000     0.000 r  blink_reg/C
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blink_reg/Q
                         net (fo=1, routed)           3.720     4.176    blink_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.677 r  blink_OBUF_inst/O
                         net (fo=0)                   0.000     7.677    blink
    V14                                                               r  blink (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_aa
                            (input port)
  Destination:            hrs_aa_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.358ns  (logic 1.466ns (27.362%)  route 3.892ns (72.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  rst_aa (IN)
                         net (fo=0)                   0.000     0.000    rst_aa
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_aa_IBUF_inst/O
                         net (fo=11, routed)          3.892     5.358    rst_aa_IBUF
    SLICE_X48Y30         FDCE                                         f  hrs_aa_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 secs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            secs_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.273%)  route 0.084ns (28.727%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDCE                         0.000     0.000 r  secs_reg[2]/C
    SLICE_X50Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  secs_reg[2]/Q
                         net (fo=10, routed)          0.084     0.248    secs_reg_n_0_[2]
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  secs[5]_i_2/O
                         net (fo=1, routed)           0.000     0.293    secs[5]_i_2_n_0
    SLICE_X51Y25         FDCE                                         r  secs_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            secs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.235%)  route 0.123ns (39.765%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE                         0.000     0.000 r  secs_reg[5]/C
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  secs_reg[5]/Q
                         net (fo=10, routed)          0.123     0.264    secs_reg_n_0_[5]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  secs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    secs[2]
    SLICE_X50Y25         FDCE                                         r  secs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mins_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mins_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDCE                         0.000     0.000 r  mins_reg[5]/C
    SLICE_X49Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mins_reg[5]/Q
                         net (fo=8, routed)           0.144     0.285    r/Q[5]
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  r/mins[5]_i_2/O
                         net (fo=1, routed)           0.000     0.330    r_n_1
    SLICE_X49Y25         FDCE                                         r  mins_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mins_aa_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mins_aa_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE                         0.000     0.000 r  mins_aa_reg[1]/C
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  mins_aa_reg[1]/Q
                         net (fo=11, routed)          0.105     0.233    mins_aa_reg_n_0_[1]
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.099     0.332 r  mins_aa[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    mins_aa[4]_i_1_n_0
    SLICE_X48Y26         FDCE                                         r  mins_aa_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.730%)  route 0.148ns (44.270%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE                         0.000     0.000 r  hrs_reg[4]/C
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hrs_reg[4]/Q
                         net (fo=4, routed)           0.148     0.289    c/hrs_reg[3][4]
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.334 r  c/hrs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.334    p_0_in[3]
    SLICE_X49Y31         FDCE                                         r  hrs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secs_tt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            secs_tt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.227ns (66.726%)  route 0.113ns (33.274%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  secs_tt_reg[1]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  secs_tt_reg[1]/Q
                         net (fo=12, routed)          0.113     0.241    secs_tt_reg_n_0_[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I2_O)        0.099     0.340 r  secs_tt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    secs_tt[3]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  secs_tt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            secs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE                         0.000     0.000 r  secs_reg[0]/C
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  secs_reg[0]/Q
                         net (fo=9, routed)           0.155     0.296    secs_reg_n_0_[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  secs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    secs[3]
    SLICE_X50Y25         FDCE                                         r  secs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            secs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE                         0.000     0.000 r  secs_reg[0]/C
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  secs_reg[0]/Q
                         net (fo=9, routed)           0.159     0.300    secs_reg_n_0_[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.345 r  secs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.345    secs[4]
    SLICE_X50Y25         FDCE                                         r  secs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_aa_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs_aa_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.227ns (65.211%)  route 0.121ns (34.789%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE                         0.000     0.000 r  hrs_aa_reg[2]/C
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  hrs_aa_reg[2]/Q
                         net (fo=9, routed)           0.121     0.249    hrs_aa_reg[2]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.099     0.348 r  hrs_aa[4]_i_2/O
                         net (fo=1, routed)           0.000     0.348    p_0_in__0[4]
    SLICE_X48Y30         FDCE                                         r  hrs_aa_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mins_ss_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mins_ss_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE                         0.000     0.000 r  mins_ss_reg[1]/C
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  mins_ss_reg[1]/Q
                         net (fo=9, routed)           0.102     0.250    mins_ss_reg_n_0_[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.098     0.348 r  mins_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    mins_ss[3]
    SLICE_X50Y27         FDCE                                         r  mins_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.078ns  (logic 4.917ns (44.386%)  route 6.161ns (55.614%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.569     7.162    LED_activation_counter[1]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.286 r  Cathode_Activation_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.286     7.572    Cathode_Activation_OBUF[6]_inst_i_40_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  Cathode_Activation_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.655     8.351    Cathode_Activation_OBUF[6]_inst_i_13_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.475 f  Cathode_Activation_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.677     9.152    Cathode_Activation_OBUF[6]_inst_i_3_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.276 f  Cathode_Activation_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.853    10.129    Cathode_Activation_OBUF[5]_inst_i_2_n_0
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.150    10.279 r  Cathode_Activation_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.122    12.400    Cathode_Activation_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753    16.153 r  Cathode_Activation_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.153    Cathode_Activation[5]
    W6                                                                r  Cathode_Activation[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 4.770ns (43.535%)  route 6.187ns (56.465%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.569     7.162    LED_activation_counter[1]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.286 r  Cathode_Activation_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.286     7.572    Cathode_Activation_OBUF[6]_inst_i_40_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  Cathode_Activation_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.655     8.351    Cathode_Activation_OBUF[6]_inst_i_13_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.475 f  Cathode_Activation_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.359     9.834    Cathode_Activation_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I0_O)        0.153     9.987 r  Cathode_Activation_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.318    12.305    Cathode_Activation_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.727    16.032 r  Cathode_Activation_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.032    Cathode_Activation[2]
    U5                                                                r  Cathode_Activation[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.716ns  (logic 4.674ns (43.612%)  route 6.043ns (56.388%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.569     7.162    LED_activation_counter[1]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.286 f  Cathode_Activation_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.286     7.572    Cathode_Activation_OBUF[6]_inst_i_40_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.696 f  Cathode_Activation_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.655     8.351    Cathode_Activation_OBUF[6]_inst_i_13_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.475 r  Cathode_Activation_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.677     9.152    Cathode_Activation_OBUF[6]_inst_i_3_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.276 r  Cathode_Activation_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.853    10.129    Cathode_Activation_OBUF[5]_inst_i_2_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124    10.253 r  Cathode_Activation_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.003    12.256    Cathode_Activation_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.792 r  Cathode_Activation_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.792    Cathode_Activation[3]
    V8                                                                r  Cathode_Activation[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.525ns (42.503%)  route 6.121ns (57.497%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.569     7.162    LED_activation_counter[1]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.286 f  Cathode_Activation_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.286     7.572    Cathode_Activation_OBUF[6]_inst_i_40_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.696 f  Cathode_Activation_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.655     8.351    Cathode_Activation_OBUF[6]_inst_i_13_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.475 r  Cathode_Activation_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.378     9.853    Cathode_Activation_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     9.977 r  Cathode_Activation_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.234    12.210    Cathode_Activation_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.721 r  Cathode_Activation_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.721    Cathode_Activation[6]
    W7                                                                r  Cathode_Activation[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.629ns  (logic 5.001ns (47.054%)  route 5.628ns (52.946%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[18]/Q
                         net (fo=16, routed)          0.846     6.439    LED_activation_counter[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.152     6.591 r  Cathode_Activation_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.599     7.190    Cathode_Activation_OBUF[6]_inst_i_33_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.516 r  Cathode_Activation_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.803     8.319    Cathode_Activation_OBUF[6]_inst_i_9_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.443 r  Cathode_Activation_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.985     9.427    Cathode_Activation_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I1_O)        0.146     9.573 r  Cathode_Activation_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.396    11.969    Cathode_Activation_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    15.705 r  Cathode_Activation_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.705    Cathode_Activation[0]
    U7                                                                r  Cathode_Activation[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 4.549ns (43.040%)  route 6.020ns (56.960%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.569     7.162    LED_activation_counter[1]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.286 f  Cathode_Activation_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.286     7.572    Cathode_Activation_OBUF[6]_inst_i_40_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.696 f  Cathode_Activation_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.655     8.351    Cathode_Activation_OBUF[6]_inst_i_13_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.475 r  Cathode_Activation_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.359     9.834    Cathode_Activation_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.958 r  Cathode_Activation_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.152    12.110    Cathode_Activation_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.645 r  Cathode_Activation_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.645    Cathode_Activation[4]
    U8                                                                r  Cathode_Activation[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cathode_Activation[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 4.518ns (44.342%)  route 5.671ns (55.658%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.569     7.162    LED_activation_counter[1]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.286 f  Cathode_Activation_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.286     7.572    Cathode_Activation_OBUF[6]_inst_i_40_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.696 f  Cathode_Activation_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.655     8.351    Cathode_Activation_OBUF[6]_inst_i_13_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.475 r  Cathode_Activation_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.964     9.439    Cathode_Activation_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.563 r  Cathode_Activation_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.198    11.761    Cathode_Activation_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.265 r  Cathode_Activation_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.265    Cathode_Activation[1]
    V5                                                                r  Cathode_Activation[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.039ns (50.342%)  route 3.985ns (49.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.560     5.081    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  hrs1_reg[4]/Q
                         net (fo=1, routed)           3.985     9.584    hrs1_OBUF[4]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.105 r  hrs1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.105    hrs1[4]
    L1                                                                r  hrs1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activation[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 4.395ns (56.321%)  route 3.409ns (43.679%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.280     6.874    LED_activation_counter[1]
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.026 r  Anode_Activation_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.128     9.154    Anode_Activation_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.879 r  Anode_Activation_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.879    Anode_Activation[2]
    V4                                                                r  Anode_Activation[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activation[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 4.152ns (54.018%)  route 3.535ns (45.982%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.420     7.014    LED_activation_counter[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  Anode_Activation_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.114     9.252    Anode_Activation_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.762 r  Anode_Activation_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.762    Anode_Activation[3]
    W4                                                                r  Anode_Activation[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.186ns (34.623%)  route 0.351ns (65.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c/temp3_reg/Q
                         net (fo=6, routed)           0.351     1.931    c/buttonc_d
    SLICE_X49Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.976 r  c/hrs[4]_i_2/O
                         net (fo=1, routed)           0.000     1.976    p_0_in[4]
    SLICE_X49Y31         FDCE                                         r  hrs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.171%)  route 0.447ns (70.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  c/temp3_reg/Q
                         net (fo=6, routed)           0.323     1.904    c/buttonc_d
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.043     1.947 r  c/secs[5]_i_1/O
                         net (fo=6, routed)           0.123     2.070    c_n_1
    SLICE_X50Y25         FDCE                                         r  secs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.171%)  route 0.447ns (70.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  c/temp3_reg/Q
                         net (fo=6, routed)           0.323     1.904    c/buttonc_d
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.043     1.947 r  c/secs[5]_i_1/O
                         net (fo=6, routed)           0.123     2.070    c_n_1
    SLICE_X50Y25         FDCE                                         r  secs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.171%)  route 0.447ns (70.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  c/temp3_reg/Q
                         net (fo=6, routed)           0.323     1.904    c/buttonc_d
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.043     1.947 r  c/secs[5]_i_1/O
                         net (fo=6, routed)           0.123     2.070    c_n_1
    SLICE_X50Y25         FDCE                                         r  secs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.346%)  route 0.470ns (71.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c/temp3_reg/Q
                         net (fo=6, routed)           0.470     2.050    c/buttonc_d
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.095 r  c/hrs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.095    p_0_in[3]
    SLICE_X49Y31         FDCE                                         r  hrs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.231ns (35.122%)  route 0.427ns (64.878%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    r/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  r/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  r/temp3_reg/Q
                         net (fo=2, routed)           0.294     1.874    r/buttonr_d
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.919 r  r/mins[5]_i_5/O
                         net (fo=4, routed)           0.133     2.052    r/mins[5]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.045     2.097 r  r/mins[4]_i_1/O
                         net (fo=1, routed)           0.000     2.097    r_n_2
    SLICE_X49Y25         FDCE                                         r  mins_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.964%)  route 0.504ns (73.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c/temp3_reg/Q
                         net (fo=6, routed)           0.334     1.915    c/buttonc_d
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.960 r  c/mins[5]_i_1/O
                         net (fo=6, routed)           0.169     2.129    c_n_3
    SLICE_X49Y25         FDCE                                         r  mins_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.964%)  route 0.504ns (73.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c/temp3_reg/Q
                         net (fo=6, routed)           0.334     1.915    c/buttonc_d
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.960 r  c/mins[5]_i_1/O
                         net (fo=6, routed)           0.169     2.129    c_n_3
    SLICE_X49Y25         FDCE                                         r  mins_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.964%)  route 0.504ns (73.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c/temp3_reg/Q
                         net (fo=6, routed)           0.334     1.915    c/buttonc_d
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.960 r  c/mins[5]_i_1/O
                         net (fo=6, routed)           0.169     2.129    c_n_3
    SLICE_X49Y25         FDCE                                         r  mins_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.964%)  route 0.504ns (73.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    c/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  c/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c/temp3_reg/Q
                         net (fo=6, routed)           0.334     1.915    c/buttonc_d
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.960 r  c/mins[5]_i_1/O
                         net (fo=6, routed)           0.169     2.129    c_n_3
    SLICE_X49Y25         FDCE                                         r  mins_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hrs1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 1.453ns (28.810%)  route 3.590ns (71.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.590     5.043    reset_IBUF
    SLICE_X50Y31         FDCE                                         f  hrs1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hrs1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 1.453ns (28.810%)  route 3.590ns (71.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.590     5.043    reset_IBUF
    SLICE_X50Y31         FDCE                                         f  hrs1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hrs1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 1.453ns (28.810%)  route 3.590ns (71.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.590     5.043    reset_IBUF
    SLICE_X50Y31         FDCE                                         f  hrs1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.453ns (29.148%)  route 3.531ns (70.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.531     4.984    reset_IBUF
    SLICE_X52Y27         FDCE                                         f  refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.438     4.779    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.453ns (29.148%)  route 3.531ns (70.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.531     4.984    reset_IBUF
    SLICE_X52Y27         FDCE                                         f  refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.438     4.779    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.453ns (29.148%)  route 3.531ns (70.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.531     4.984    reset_IBUF
    SLICE_X52Y27         FDCE                                         f  refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.438     4.779    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.453ns (29.148%)  route 3.531ns (70.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.531     4.984    reset_IBUF
    SLICE_X52Y27         FDCE                                         f  refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.438     4.779    clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hrs1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.453ns (29.644%)  route 3.448ns (70.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.448     4.901    reset_IBUF
    SLICE_X52Y31         FDCE                                         f  hrs1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X52Y31         FDCE                                         r  hrs1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hrs1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.453ns (29.644%)  route 3.448ns (70.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.448     4.901    reset_IBUF
    SLICE_X52Y31         FDCE                                         f  hrs1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X52Y31         FDCE                                         r  hrs1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 1.453ns (29.981%)  route 3.393ns (70.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.393     4.846    reset_IBUF
    SLICE_X52Y26         FDCE                                         f  refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.437     4.778    clk_IBUF_BUFG
    SLICE_X52Y26         FDCE                                         r  refresh_counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hrs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.812%)  route 0.160ns (53.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE                         0.000     0.000 r  hrs_reg[0]/C
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hrs_reg[0]/Q
                         net (fo=7, routed)           0.160     0.301    hrs_reg[0]
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[0]/C

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.782%)  route 0.205ns (59.218%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hrs_reg[3]/Q
                         net (fo=4, routed)           0.205     0.346    hrs_reg[3]
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[3]/C

Slack:                    inf
  Source:                 hrs_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.754%)  route 0.205ns (59.246%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE                         0.000     0.000 r  hrs_reg[4]/C
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hrs_reg[4]/Q
                         net (fo=4, routed)           0.205     0.346    hrs_reg[4]
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  hrs1_reg[4]/C

Slack:                    inf
  Source:                 hrs_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.278%)  route 0.209ns (59.722%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE                         0.000     0.000 r  hrs_reg[1]/C
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hrs_reg[1]/Q
                         net (fo=6, routed)           0.209     0.350    hrs_reg[1]
    SLICE_X52Y31         FDCE                                         r  hrs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X52Y31         FDCE                                         r  hrs1_reg[1]/C

Slack:                    inf
  Source:                 hrs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hrs1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.754%)  route 0.275ns (68.246%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE                         0.000     0.000 r  hrs_reg[2]/C
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  hrs_reg[2]/Q
                         net (fo=5, routed)           0.275     0.403    hrs_reg[2]
    SLICE_X52Y31         FDCE                                         r  hrs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X52Y31         FDCE                                         r  hrs1_reg[2]/C

Slack:                    inf
  Source:                 buttonl
                            (input port)
  Destination:            l/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.219ns (17.210%)  route 1.055ns (82.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttonl (IN)
                         net (fo=0)                   0.000     0.000    buttonl
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttonl_IBUF_inst/O
                         net (fo=1, routed)           1.055     1.275    l/buttonl_IBUF
    SLICE_X48Y20         FDRE                                         r  l/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    l/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  l/temp1_reg/C

Slack:                    inf
  Source:                 buttonr
                            (input port)
  Destination:            r/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.219ns (16.739%)  route 1.091ns (83.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttonr (IN)
                         net (fo=0)                   0.000     0.000    buttonr
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttonr_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.310    r/buttonr_IBUF
    SLICE_X48Y20         FDRE                                         r  r/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    r/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  r/temp1_reg/C

Slack:                    inf
  Source:                 buttonc
                            (input port)
  Destination:            c/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.210ns (15.911%)  route 1.107ns (84.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonc (IN)
                         net (fo=0)                   0.000     0.000    buttonc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonc_IBUF_inst/O
                         net (fo=1, routed)           1.107     1.317    c/buttonc_IBUF
    SLICE_X48Y20         FDRE                                         r  c/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    c/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  c/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.221ns (13.277%)  route 1.443ns (86.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.443     1.664    reset_IBUF
    SLICE_X52Y24         FDCE                                         f  refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X52Y24         FDCE                                         r  refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.221ns (13.277%)  route 1.443ns (86.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.443     1.664    reset_IBUF
    SLICE_X52Y24         FDCE                                         f  refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X52Y24         FDCE                                         r  refresh_counter_reg[5]/C





