const e=JSON.parse('{"key":"v-19264425","path":"/en/publicity/news/","title":"News","lang":"en-US","frontmatter":{"title":"News"},"headers":[{"level":2,"title":"2024","slug":"_2024","link":"#_2024","children":[]},{"level":2,"title":"2023","slug":"_2023","link":"#_2023","children":[]},{"level":2,"title":"2022","slug":"_2022","link":"#_2022","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":2.42,"words":727},"filePathRelative":"en/publicity/news/README.md","localizedDate":"August 8, 2024","excerpt":"<h2> <strong>2024</strong></h2>\\n<ul>\\n<li>\\n<p>From July 19th to 21st, 2024, the iEDA team participated in the <a href=\\"https://conf.ccf.org.cn/web/api/m1216328594754768896171003693528.action\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">Second CCF Chip Conference</a> and gave multiple academic reports</p>\\n<ul>\\n<li>Organized the <a href=\\"https://mp.weixin.qq.com/s/UWoiu0Gafmu6da6hIVURiA\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">Open-source Intelligent EDA Tools and Models Forum</a>, inviting 6 experts to give reports related to open-source and intelligent EDA, and discussing whether open-source EDA can achieve commercialization.</li>\\n<li>Gave a report titled \\"Digital Chip Clock Tree and Routing Algorithms\\";</li>\\n<li>Gave a report titled \\"Designing Open-source Chips Using Open-source EDA Tools\\";</li>\\n</ul>\\n</li>\\n<li>\\n<p>From June 23rd to 27th, 2024, the iEDA team participated in the <a href=\\"https://61dac.conference-program.com/\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">61st Design Automation Conference (DAC)</a> and gave multiple academic reports</p>\\n<ul>\\n<li><strong>Research Manuscript</strong>: \\"<a href=\\"https://61dac.conference-program.com/presentation/?id=RESEARCH1344&amp;sess=sess144\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">Net Resource Allocation: A Desirable Initial Routing Step</a>\\", Zhisheng, Jikang Liu, Zhipeng Huang, Ye Cai, Biwei Xie, Yungang Bao, Xingquan Li;</li>\\n<li><strong>Research Manuscript</strong>: \\"<a href=\\"https://61dac.conference-program.com/presentation/?id=RESEARCH1369&amp;sess=sess144\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree</a>\\", Weiguo Li, Zhipeng Huang, Bei Yu, Wenxing Zhu, Xingquan Li;</li>\\n<li><strong>Birds-of-a-Feather</strong>: \\"<a href=\\"https://open-source-eda-birds-of-a-feather.github.io/\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">iEDA: An Open-source EDA Infrasctructure and Toolchain</a>\\";</li>\\n</ul>\\n</li>\\n<li>\\n<p>From June 3rd to 7th, 2024, <a href=\\"https://mp.weixin.qq.com/s/TKq_5ES2aVAn8Lmid4y4dw\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">The \\"Yishengyixin\\" and iEDA teams participated in the EFCL Summer School in Switzerland;</a></p>\\n</li>\\n<li>\\n<p>On May 19th - 20th, 2024, the iEDA team participated in the Large Circuit Model seminar organized by the National EDA Innovation Center.</p>\\n</li>\\n<li>\\n<p>From May 10th to 12th, 2024, the iEDA team participated in <a href=\\"https://www.eda2.com/iseda/index.html\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">2024 International Symposium of EDA (ISEDA)</a> and gave a Tutorial and multiple reports</p>\\n<ul>\\n<li><strong>Tutotial 7</strong>: <a href=\\"https://www.eda2.com/iseda/tutorials.html\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">iEDA: An Open-source Physical Design EDA Infrastructure and Toolchain</a>, Xingquan Li, Zengrong Huang</li>\\n<li><strong>Invited Speakers</strong>: <a href=\\"https://www.eda2.com/iseda/invited.html\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">AiEDA: An Open-source AI-native EDA Library</a>, Xingquan Li</li>\\n<li><strong>Panel 2</strong>: LLM for Chip Design: Challenge and Opportunitie, Xingquan Li</li>\\n<li><strong>Technical Program</strong>: <a href=\\"https://www.eda2.com/iseda/session14.html\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">Enhancing ASIC Technology Mapping via Parallel Supergate Computing</a>, Liwei Ni</li>\\n<li><strong>Technical Program</strong>: <a href=\\"https://www.eda2.com/iseda/session10.html\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">PCT-Cap: Point Cloud Transformer for Accurate 3D Capacitance Extraction</a>, Yuyao Liang</li>\\n</ul>\\n</li>\\n<li>\\n<p>On January 20th, 2024, Open-source Intelligent EDA Platform and Tools, Zhongguancun Forum, Beijing, 2024.</p>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
