/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [29:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [15:0] celloutsig_0_58z;
  wire [29:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_72z;
  wire celloutsig_0_76z;
  wire [5:0] celloutsig_0_77z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  reg [15:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~(celloutsig_0_10z & celloutsig_0_25z);
  assign celloutsig_0_25z = ~(in_data[19] & celloutsig_0_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[4] & celloutsig_1_4z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_2z & celloutsig_0_5z[23]);
  assign celloutsig_0_27z = ~(celloutsig_0_20z[5] & celloutsig_0_8z);
  assign celloutsig_0_28z = ~(celloutsig_0_18z & celloutsig_0_25z);
  assign celloutsig_0_30z = ~(celloutsig_0_12z & celloutsig_0_13z[1]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | _00_) & (celloutsig_0_1z | in_data[54]));
  assign celloutsig_0_53z = ~((celloutsig_0_37z | celloutsig_0_14z) & (celloutsig_0_27z | celloutsig_0_12z));
  assign celloutsig_0_1z = ~((_01_ | _01_) & (_01_ | in_data[66]));
  assign celloutsig_0_10z = celloutsig_0_8z | ~(celloutsig_0_1z);
  assign celloutsig_0_45z = celloutsig_0_26z ^ celloutsig_0_43z[1];
  assign celloutsig_0_18z = celloutsig_0_7z[3] ^ celloutsig_0_6z[5];
  assign celloutsig_0_5z = { in_data[48:23], _01_, _00_, _02_[1:0] } + in_data[35:6];
  assign celloutsig_1_2z = { in_data[190:181], celloutsig_1_0z } + { celloutsig_1_1z[10:1], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_5z[21:14] + { celloutsig_0_3z[7:1], celloutsig_0_25z };
  assign celloutsig_0_22z = { celloutsig_0_7z[5:4], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_20z } + { celloutsig_0_3z[5:2], celloutsig_0_9z, celloutsig_0_3z };
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= in_data[13:10];
  assign { _01_, _00_, _02_[1:0] } = _20_;
  assign celloutsig_0_55z = { celloutsig_0_37z, celloutsig_0_53z, celloutsig_0_34z } & celloutsig_0_33z[2:0];
  assign celloutsig_1_19z = celloutsig_1_1z[8:2] & { celloutsig_1_2z[7:2], celloutsig_1_18z };
  assign celloutsig_0_33z = celloutsig_0_20z[8:4] / { 1'h1, celloutsig_0_16z[4:1] };
  assign celloutsig_0_39z = celloutsig_0_20z[3:0] / { 1'h1, celloutsig_0_5z[19:18], celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_6z[5:3], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z } / { 1'h1, celloutsig_0_20z[6:3], celloutsig_0_18z };
  assign celloutsig_0_49z = { celloutsig_0_33z[4:1], celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_45z, celloutsig_0_43z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_42z, celloutsig_0_37z } / { 1'h1, celloutsig_0_20z[1], celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_46z, celloutsig_0_39z, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_25z };
  assign celloutsig_0_20z = { celloutsig_0_5z[11:5], celloutsig_0_10z, celloutsig_0_12z } / { 1'h1, celloutsig_0_7z[5:1], celloutsig_0_13z };
  assign celloutsig_0_76z = { _01_, _00_, _02_[1], celloutsig_0_30z } >= celloutsig_0_72z;
  assign celloutsig_0_34z = celloutsig_0_22z[11:1] <= { celloutsig_0_23z[4:0], celloutsig_0_21z };
  assign celloutsig_0_42z = { celloutsig_0_22z[12:6], celloutsig_0_25z } <= { celloutsig_0_5z[21:18], celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_0_56z = celloutsig_0_55z <= { celloutsig_0_50z[0], celloutsig_0_47z, celloutsig_0_37z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z, _01_, _00_, _02_[1:0], celloutsig_0_7z, celloutsig_0_9z } <= { in_data[32:4], celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_26z = { in_data[40:35], celloutsig_0_14z, celloutsig_0_15z } <= celloutsig_0_22z[11:4];
  assign celloutsig_0_15z = { in_data[93:88], _01_, _00_, _02_[1:0] } && { celloutsig_0_6z[7:1], celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z[19:16], celloutsig_0_6z, _01_, _00_, _02_[1:0], celloutsig_0_1z } < in_data[21:5];
  assign celloutsig_0_47z = celloutsig_0_35z & ~(celloutsig_0_18z);
  assign celloutsig_0_24z = celloutsig_0_1z & ~(celloutsig_0_8z);
  assign celloutsig_0_9z = celloutsig_0_1z & ~(celloutsig_0_5z[27]);
  assign celloutsig_0_7z = celloutsig_0_3z[7:1] % { 1'h1, celloutsig_0_3z[6:2], celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_16z[1], celloutsig_0_27z, celloutsig_0_25z } % { 1'h1, celloutsig_0_23z[4], celloutsig_0_35z };
  assign celloutsig_1_5z = celloutsig_1_1z[13:6] % { 1'h1, celloutsig_1_1z[6:0] };
  assign celloutsig_0_23z = celloutsig_0_20z[8:2] % { 1'h1, celloutsig_0_20z[7:5], celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_0_50z = - { celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_47z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_3z[6:1], celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_2z } !== { celloutsig_0_5z[12:4], celloutsig_0_8z };
  assign celloutsig_0_14z = & in_data[58:51];
  assign celloutsig_0_19z = & { celloutsig_0_12z, celloutsig_0_6z[7:3] };
  assign celloutsig_0_37z = | { _02_[1:0], celloutsig_0_17z };
  assign celloutsig_0_12z = | { celloutsig_0_5z[13:2], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[120] & in_data[189];
  assign celloutsig_0_31z = { celloutsig_0_13z[1:0], celloutsig_0_14z } >> celloutsig_0_21z[4:2];
  assign celloutsig_0_58z = { celloutsig_0_49z[13:6], celloutsig_0_3z } >> { celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_56z, celloutsig_0_42z, celloutsig_0_14z, celloutsig_0_54z };
  assign celloutsig_0_72z = { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_56z } >> { celloutsig_0_58z[2:0], celloutsig_0_54z };
  assign celloutsig_0_77z = { celloutsig_0_7z[5:2], celloutsig_0_76z, celloutsig_0_34z } >> celloutsig_0_16z[5:0];
  assign celloutsig_0_46z = { celloutsig_0_43z, celloutsig_0_30z } >>> { celloutsig_0_25z, celloutsig_0_31z };
  assign celloutsig_1_4z = in_data[181:173] >>> celloutsig_1_2z[8:0];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[20:19], celloutsig_0_1z, _01_, _00_, _02_[1:0], celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 16'h0000;
    else if (!clkin_data[160]) celloutsig_1_1z = in_data[178:163];
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_25z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_16z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_3z[7:1], celloutsig_0_25z };
  assign _02_[29:2] = { in_data[48:23], _01_, _00_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
