<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2021.2" CL="3367213" TimeStamp="Wed Oct 20 16:35:21 2021"/>
  <DSA Vendor="xilinx.com" BoardId="xd" Name="xilinx_zc706_base_202120_1" VersionMajor="202120" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="sd_card">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="xilinx_zc706_base_wrapper"/>
    <Board Name="xilinx.com:zc706:1.4" Vendor="xilinx.com" Part="xc7z045ffg900-2" BoardPart="xilinx.com:zc706:part0:1.4">
      <Images>
        <Img Type="HDPI" File="zc706_board.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynq:xc7z045:ffg900:-2">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" DRBDName="xilinx_zc706_base.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="HPFM" Name="hw.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/xilinx_zc706_base.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
    </Files>
  </DSA>
</Root>
