
---------- Begin Simulation Statistics ----------
final_tick                                14024188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248379                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436624                       # Number of bytes of host memory used
host_op_rate                                   417475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.20                       # Real time elapsed on the host
host_tick_rate                              236903248                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14703498                       # Number of instructions simulated
sim_ops                                      24713657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014024                       # Number of seconds simulated
sim_ticks                                 14024188500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.804838                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871997                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2426                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003180                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1714                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5120544                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.356527                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443226                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          212                       # TLB misses on write requests
system.cpu0.numCycles                        28048377                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927833                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4703498                       # Number of instructions committed
system.cpu1.committedOps                      7785726                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              5.963302                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2332689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     806398                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2444                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     363171                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       13058911                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.167692                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2125305                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          244                       # TLB misses on write requests
system.cpu1.numCycles                        28048377                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               6408      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6464992     83.04%     83.12% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.08%     83.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1571      0.02%     83.22% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      1.79%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     85.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.02%     85.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     85.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.02%     85.05% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     85.05% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.02%     85.07% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.23%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.01%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     85.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.37%     85.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     85.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     85.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.45%     86.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     86.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     86.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.63%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     86.75% # Class of committed instruction
system.cpu1.op_class_0::MemRead                602207      7.73%     94.48% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               303330      3.90%     98.38% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      1.04%     99.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.58%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7785726                       # Class of committed instruction
system.cpu1.tickCycles                       14989466                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        191698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       427478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       855020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            304                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              81734                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40168                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55169                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14627                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81734                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       288059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       288059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 288059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8737856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8737856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8737856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96361                       # Request fanout histogram
system.membus.reqLayer4.occupancy           385611000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          509596500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429339                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429339                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13840                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13840                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13840                       # number of overall misses
system.cpu0.icache.overall_misses::total        13840                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    359809500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    359809500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    359809500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    359809500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443179                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005665                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005665                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005665                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005665                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25997.796243                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25997.796243                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25997.796243                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25997.796243                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13824                       # number of writebacks
system.cpu0.icache.writebacks::total            13824                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13840                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13840                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    345969500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    345969500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    345969500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    345969500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005665                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005665                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005665                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005665                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24997.796243                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24997.796243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24997.796243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24997.796243                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13824                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13840                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13840                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    359809500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    359809500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005665                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005665                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25997.796243                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25997.796243                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    345969500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    345969500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005665                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005665                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24997.796243                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24997.796243                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.998981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443179                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13840                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.530275                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.998981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559272                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559272                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861416                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861416                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861828                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861828                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226533                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226533                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233512                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233512                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4070551989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4070551989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4070551989                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4070551989                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087949                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087949                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095340                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095340                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037210                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037210                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038310                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17968.913973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17968.913973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17431.874974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17431.874974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.487179                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60626                       # number of writebacks
system.cpu0.dcache.writebacks::total            60626                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8890                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8890                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221386                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221386                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3622926000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3622926000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3920846000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3920846000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035750                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035750                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036321                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036321                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16646.186645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16646.186645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17710.451429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17710.451429                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221370                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163111                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163111                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2435408500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2435408500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039339                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039339                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14930.988713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14930.988713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2251681500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2251681500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13844.659030                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13844.659030                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878267                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878267                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63422                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63422                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1635143489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1635143489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25781.960345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25781.960345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8418                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8418                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1371244500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1371244500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24929.905098                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24929.905098                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          412                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          412                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6979                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6979                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.944257                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.944257                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    297920000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    297920000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79593.908629                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79593.908629                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998893                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083214                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221386                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.477862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998893                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984106                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984106                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2060398                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2060398                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2060398                       # number of overall hits
system.cpu1.icache.overall_hits::total        2060398                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        64843                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         64843                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        64843                       # number of overall misses
system.cpu1.icache.overall_misses::total        64843                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1244871500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1244871500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1244871500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1244871500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2125241                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2125241                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2125241                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2125241                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.030511                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.030511                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.030511                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.030511                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19198.240365                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19198.240365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19198.240365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19198.240365                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64827                       # number of writebacks
system.cpu1.icache.writebacks::total            64827                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64843                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64843                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1180028500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1180028500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1180028500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1180028500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030511                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030511                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030511                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030511                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18198.240365                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18198.240365                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18198.240365                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18198.240365                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64827                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2060398                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2060398                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        64843                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        64843                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1244871500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1244871500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2125241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2125241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.030511                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.030511                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19198.240365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19198.240365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1180028500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1180028500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030511                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030511                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18198.240365                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18198.240365                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998957                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2125241                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64843                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            32.775180                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998957                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17066771                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17066771                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1011976                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1011976                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1012033                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1012033                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       137057                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137057                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       137114                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137114                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   7061508000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7061508000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   7061508000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7061508000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1149033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1149033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1149147                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1149147                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.119280                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.119280                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.119318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.119318                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 51522.417680                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51522.417680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 51500.999169                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51500.999169                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        79585                       # number of writebacks
system.cpu1.dcache.writebacks::total            79585                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9641                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9641                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9641                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9641                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       127416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       127416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       127473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       127473                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6388204500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6388204500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6389023500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6389023500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.110890                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.110890                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.110928                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.110928                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 50136.595875                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50136.595875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 50120.602010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50120.602010                       # average overall mshr miss latency
system.cpu1.dcache.replacements                127457                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       682127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         682127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       118119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5970686000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5970686000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       800246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       800246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147603                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147603                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 50548.057467                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50548.057467                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       116653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       116653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5787107000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5787107000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 49609.585694                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49609.585694                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       329849                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        329849                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        18938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        18938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1090822000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1090822000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       348787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       348787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.054297                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054297                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 57599.640934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57599.640934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8175                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8175                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        10763                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10763                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    601097500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    601097500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030858                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030858                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55848.508780                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55848.508780                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       819000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       819000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 14368.421053                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 14368.421053                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999013                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1139506                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           127473                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.939195                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999013                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9320649                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9320649                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               53822                       # number of demand (read+write) hits
system.l2.demand_hits::total                   331181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11342                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206045                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59972                       # number of overall hits
system.l2.overall_hits::.cpu1.data              53822                       # number of overall hits
system.l2.overall_hits::total                  331181                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             73651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96361                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2498                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15341                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4871                       # number of overall misses
system.l2.overall_misses::.cpu1.data            73651                       # number of overall misses
system.l2.overall_misses::total                 96361                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    201230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1275790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    398328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5626201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7501550500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    201230500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1275790500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    398328500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5626201000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7501550500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           64843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          127473                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427542                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          64843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         127473                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427542                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.180491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.075120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.577777                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.180491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.075120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.577777                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80556.645316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83162.147187                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81775.508109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76390.015071                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77848.408589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80556.645316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83162.147187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81775.508109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76390.015071                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77848.408589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40168                       # number of writebacks
system.l2.writebacks::total                     40168                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        73651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        73651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    176250500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1122380500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    349618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4889691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6537940500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    176250500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1122380500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    349618500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4889691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6537940500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.180491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.075120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.577777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.180491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.075120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.577777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225384                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70556.645316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73162.147187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71775.508109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66390.015071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67848.408589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70556.645316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73162.147187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71775.508109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66390.015071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67848.408589                       # average overall mshr miss latency
system.l2.replacements                          95626                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140211                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        78651                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            78651                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        78651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        78651                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51140                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14627                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    644215500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    543815000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1188030500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        10763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.138154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.652978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.222406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84776.352152                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77378.343768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81221.747453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    568225500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    473535000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1041760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.138154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.652978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74776.352152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67378.343768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71221.747453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    201230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    398328500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    599559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        64843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          78683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.180491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.075120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.093654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80556.645316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81775.508109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81362.328674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    176250500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    349618500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    525869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.180491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.075120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.093654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70556.645316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71775.508109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71362.328674                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        50087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            208727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        66623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    631575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5082386000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5713961000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       116710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.570842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.262688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81577.757685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76285.757171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76836.697371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        66623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    554155000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4416156000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4970311000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.046531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.570842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.262688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71577.757685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66285.757171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66836.697371                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.434839                       # Cycle average of tags in use
system.l2.tags.total_refs                      855004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.846394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.174898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       77.769874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      440.621323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       37.150135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      443.718608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.430294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.036279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.433319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998472                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6936802                       # Number of tag accesses
system.l2.tags.data_accesses                  6936802                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        159872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        981824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        311744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4713664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6167104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       159872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       311744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        471616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2570752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2570752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          73651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40168                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11399733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         70009327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         22229022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        336109572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             439747655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11399733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     22229022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33628755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183308432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183308432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183308432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11399733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        70009327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        22229022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       336109572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            623056086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     71870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000521262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              229450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              37764                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40168                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    42                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6971                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    819740750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  472235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2590622000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8679.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27429.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    79824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    450.575406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   268.636743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.523598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4733     24.77%     24.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4422     23.14%     47.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1417      7.41%     55.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          999      5.23%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1038      5.43%     65.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          600      3.14%     69.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          534      2.79%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          484      2.53%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4883     25.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.579631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.390750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1988     83.32%     83.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           193      8.09%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            61      2.56%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      0.80%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           16      0.67%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.38%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            9      0.38%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.34%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           15      0.63%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      0.38%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           16      0.67%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            7      0.29%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.17%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            5      0.21%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.21%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            8      0.34%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.08%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.805951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.777931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1379     57.80%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              131      5.49%     63.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              838     35.12%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.51%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6044608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  122496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2566336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6167104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2570752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       431.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    439.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14024168000                       # Total gap between requests
system.mem_ctrls.avgGap                     102719.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       159872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       973312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       311744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4599680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2566336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11399732.683285025880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69402375.759567126632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 22229022.378014955670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 327981900.699637651443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182993547.184566169977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        73651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        40168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     73755500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    492398000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    149888500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1874580000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 335903828250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29525.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32096.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30771.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25452.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8362473.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             72592380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38579970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           388680180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          116191980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1106966640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5179873860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1023289440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7926174450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.178830                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2604527000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    468260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10951401500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             63860160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33942480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285671400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           93124800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1106966640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4870847790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1283521920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7737935190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.756359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3285959000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    468260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10269969500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            361775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       180379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        78651                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          264074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         78683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283092                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       194513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1282562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1770496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18048768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8298880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13251712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41369856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           95626                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2570752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           523168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024138                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 522863     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    305      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             523168                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          646372000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         191518381                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          97295937                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332122413                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20775469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14024188500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
