INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Project/FIR_blog/FIR_blog.ip_user_files/bd/dds_fir/sim/dds_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Project/FIR_blog/FIR_blog.srcs/sources_1/bd/dds_fir/hdl/dds_fir_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_fir_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Project/FIR_blog/FIR_blog.srcs/sim_1/new/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Project/FIR_blog/FIR_blog.ip_user_files/bd/dds_fir/ip/dds_fir_dds_compiler_0_0/sim/dds_fir_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_fir_dds_compiler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Project/FIR_blog/FIR_blog.ip_user_files/bd/dds_fir/ip/dds_fir_dds_compiler_1_0/sim/dds_fir_dds_compiler_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_fir_dds_compiler_1_0'
