// Seed: 937799004
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output wire id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply1 id_9
    , id_13,
    input tri0 id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    output wire id_4,
    input supply0 id_5
);
  assign id_2 = id_0;
  module_0(
      id_5, id_0, id_0, id_5, id_0, id_3, id_5, id_5, id_5, id_5, id_5, id_1
  );
  assign id_3 = 1 >= 1 - id_5;
  id_7(
      .id_0(id_5 ? 1 : 1), .id_1(1)
  );
endmodule
