Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Feb  6 12:06:06 2022
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file my_inverter_timing_summary_routed.rpt -pb my_inverter_timing_summary_routed.pb -rpx my_inverter_timing_summary_routed.rpx -warn_on_violation
| Design       : my_inverter
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
 400000032.000           0.000                      0                   14           0.000           0.000                      0                   14   200000016.000           0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)                     Period(ns)      Frequency(MHz)
-----  ------------                     ----------      --------------
U13_I  {0.000 200000002.980}            400000005.960   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
U13_I          400000032.000           0.000                      0                   14           0.000           0.000                      0                   14   200000016.000           0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U13_I
  To Clock:  U13_I

Setup :            0  Failing Endpoints,  Worst Slack 400000032.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 200000016.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[0]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 4.039ns (0.000%)  route 3.371ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.524 200000000.000 r  leds_reg[0]/Q
                         net (fo=8, routed)           3.371 200000000.000    LED_O_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515 200000000.000 r  LED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[0]
    P1                                                                r  LED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[1]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 4.164ns (0.000%)  route 3.171ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.484 200000000.000 r  leds_reg[1]/Q
                         net (fo=7, routed)           3.171 200000000.000    LED_O_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.680 200000000.000 r  LED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[1]
    N2                                                                r  LED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[2]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.969ns (0.000%)  route 3.112ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.459 200000000.000 r  leds_reg[2]/Q
                         net (fo=6, routed)           3.112 200000000.000    LED_O_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.510 200000000.000 r  LED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[2]
    N1                                                                r  LED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[3]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 4.108ns (0.000%)  route 3.374ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.422 200000000.000 r  leds_reg[3]/Q
                         net (fo=5, routed)           3.374 200000000.000    LED_O_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.686 200000000.000 r  LED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[3]
    M2                                                                r  LED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[4]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 4.042ns (0.000%)  route 2.948ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.524 200000000.000 r  leds_reg[4]/Q
                         net (fo=4, routed)           2.948 200000000.000    LED_O_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518 200000000.000 r  LED_O_OBUF[4]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[4]
    P3                                                                r  LED_O[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[5]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.966ns (0.000%)  route 3.078ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.459 200000000.000 r  leds_reg[5]/Q
                         net (fo=3, routed)           3.078 200000000.000    LED_O_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507 200000000.000 r  LED_O_OBUF[5]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[5]
    N3                                                                r  LED_O[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[6]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.970ns (0.000%)  route 3.128ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.459 200000000.000 r  leds_reg[6]/Q
                         net (fo=2, routed)           3.128 200000000.000    LED_O_OBUF[6]
    M1                   OBUF (Prop_obuf_I_O)         3.511 200000000.000 r  LED_O_OBUF[6]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[6]
    M1                                                                r  LED_O[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
                         clock pessimism              0.000 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
                         output delay                -0.100 600000000.000    
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            leds_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.648ns (0.000%)  route 1.004ns (0.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 600000000.000 - 600000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.524 200000000.000 f  leds_reg[0]/Q
                         net (fo=8, routed)           1.004 200000000.000    LED_O_OBUF[0]
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124 200000000.000 r  leds[0]_i_1/O
                         net (fo=1, routed)           0.000 200000000.000    plusOp[0]
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
    A16                                               0.000 600000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 600000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 600000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 600000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 600000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 600000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.082 600000000.000    leds_reg[0]
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            leds_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.803ns (0.000%)  route 1.034ns (0.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 600000000.000 - 600000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.484 200000000.000 r  leds_reg[1]/Q
                         net (fo=7, routed)           1.034 200000000.000    LED_O_OBUF[1]
    SLICE_X64Y78         LUT2 (Prop_lut2_I1_O)        0.319 200000000.000 r  leds[1]_i_1/O
                         net (fo=1, routed)           0.000 200000000.000    plusOp[1]
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
    A16                                               0.000 600000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 600000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 600000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 600000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 600000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 600000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.116 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.123 600000000.000    leds_reg[1]
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    

Slack (MET) :             400000032.000ns  (required time - arrival time)
  Source:                 leds_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            leds_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400000032.000ns  (U13_I fall@600000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.583ns (0.000%)  route 0.975ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 600000000.000 - 600000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.459 200000000.000 r  leds_reg[2]/Q
                         net (fo=6, routed)           0.975 200000000.000    LED_O_OBUF[2]
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.124 200000000.000 r  leds[2]_i_1/O
                         net (fo=1, routed)           0.000 200000000.000    plusOp[2]
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  600000000.000 600000000.000 f  
    A16                                               0.000 600000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 600000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 600000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 600000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 600000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 600000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.116 600000000.000    
                         clock uncertainty           -0.035 600000000.000    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032 600000000.000    leds_reg[2]
  -------------------------------------------------------------------
                         required time                      600000000.000    
                         arrival time                       -200000000.000    
  -------------------------------------------------------------------
                         slack                              400000032.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[0]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.736ns (0.000%)  route 2.910ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.423 200000000.000 r  leds_reg[0]/Q
                         net (fo=8, routed)           2.910 200000000.000    LED_O_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.313 200000000.000 r  LED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[0]
    P1                                                                r  LED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[1]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.835ns (0.000%)  route 2.759ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.390 200000000.000 r  leds_reg[1]/Q
                         net (fo=7, routed)           2.759 200000000.000    LED_O_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.445 200000000.000 r  LED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[1]
    N2                                                                r  LED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[2]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.678ns (0.000%)  route 2.657ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.370 200000000.000 r  leds_reg[2]/Q
                         net (fo=6, routed)           2.657 200000000.000    LED_O_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.308 200000000.000 r  LED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[2]
    N1                                                                r  LED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[3]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.790ns (0.000%)  route 2.915ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.340 200000000.000 r  leds_reg[3]/Q
                         net (fo=5, routed)           2.915 200000000.000    LED_O_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.450 200000000.000 r  LED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[3]
    M2                                                                r  LED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[4]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.739ns (0.000%)  route 2.555ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.423 200000000.000 r  leds_reg[4]/Q
                         net (fo=4, routed)           2.555 200000000.000    LED_O_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.316 200000000.000 r  LED_O_OBUF[4]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[4]
    P3                                                                r  LED_O[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[5]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.675ns (0.000%)  route 2.636ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.370 200000000.000 r  leds_reg[5]/Q
                         net (fo=3, routed)           2.636 200000000.000    LED_O_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.305 200000000.000 r  LED_O_OBUF[5]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[5]
    N3                                                                r  LED_O[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            LED_O[6]
                            (output port clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 3.679ns (0.000%)  route 2.700ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.370 200000000.000 r  leds_reg[6]/Q
                         net (fo=2, routed)           2.700 200000000.000    LED_O_OBUF[6]
    M1                   OBUF (Prop_obuf_I_O)         3.309 200000000.000 r  LED_O_OBUF[6]_inst/O
                         net (fo=0)                   0.000 200000000.000    LED_O[6]
    M1                                                                r  LED_O[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
                         clock pessimism              0.000 200000000.000    
                         clock uncertainty            0.035 200000000.000    
                         output delay                -0.100 200000000.000    
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            leds_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.523ns (0.000%)  route 0.873ns (0.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.423 200000000.000 f  leds_reg[0]/Q
                         net (fo=8, routed)           0.873 200000000.000    LED_O_OBUF[0]
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.100 200000000.000 r  leds[0]_i_1/O
                         net (fo=1, routed)           0.000 200000000.000    plusOp[0]
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.116 200000000.000    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.336 200000000.000    leds_reg[0]
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            leds_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.648ns (0.000%)  route 0.888ns (0.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.390 200000000.000 r  leds_reg[1]/Q
                         net (fo=7, routed)           0.888 200000000.000    LED_O_OBUF[1]
    SLICE_X64Y78         LUT2 (Prop_lut2_I1_O)        0.258 200000000.000 r  leds[1]_i_1/O
                         net (fo=1, routed)           0.000 200000000.000    plusOp[1]
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  leds_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.116 200000000.000    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.349 200000000.000    leds_reg[1]
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 leds_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            leds_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by U13_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             U13_I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (U13_I fall@200000000.000ns - U13_I fall@200000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.470ns (0.000%)  route 0.806ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 200000000.000 - 200000000.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.494 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.370 200000000.000 r  leds_reg[2]/Q
                         net (fo=6, routed)           0.806 200000000.000    LED_O_OBUF[2]
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.100 200000000.000 r  leds[2]_i_1/O
                         net (fo=1, routed)           0.000 200000000.000    plusOp[2]
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock U13_I fall edge)  200000000.000 200000000.000 f  
    A16                                               0.000 200000000.000 f  U13_I (IN)
                         net (fo=0)                   0.000 200000000.000    U13_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457 200000000.000 f  U13_I_IBUF_inst/O
                         net (fo=1, routed)           2.273 200000000.000    U10_IO_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 200000000.000 f  U10_IO_OBUF_BUFG_inst/O
                         net (fo=9, routed)           1.610 200000000.000    U10_IO_OBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  leds_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.116 200000000.000    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.272 200000000.000    leds_reg[2]
  -------------------------------------------------------------------
                         required time                      -200000000.000    
                         arrival time                       200000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U13_I
Waveform(ns):       { 0.000 200000016.000 }
Period(ns):         400000032.000
Sources:            { U13_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)     Slack(ns)      Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         400000032.000  400000032.000  BUFGCTRL_X0Y16  U10_IO_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X64Y78    leds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X64Y78    leds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    leds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    leds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X64Y78    leds_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    leds_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    leds_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    leds_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    leds_reg[4]/C



