# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Mux.srcs/sources_1/new/and2.vhd" \
"../../../../Mux.srcs/sources_1/new/and5_b.vhd" \
"../../../../Mux.srcs/sources_1/new/and5_s.vhd" \
"../../../../Mux.srcs/sim/new/and5_sim.vhd" \

# Do not sort compile order
nosort
