#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 16 20:10:51 2024
# Process ID: 20268
# Current directory: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1
# Command line: vivado.exe -log zynq_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_top.tcl -notrace
# Log file: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top.vdi
# Journal file: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1\vivado.jou
# Running On: DESKTOP-4RDNORI, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34115 MB
#-----------------------------------------------------------
source zynq_top.tcl -notrace
Command: open_checkpoint C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1313.324 ; gain = 4.973
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1945.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1046 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2624.953 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2624.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2624.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2624.953 ; gain = 1316.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 2624.953 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d4257a38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.942 . Memory (MB): peak = 2740.344 ; gain = 115.391

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 279 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c037b72a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 3096.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 61 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c7cfbd03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.834 . Memory (MB): peak = 3096.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 104 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2002ad725

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3096.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 219 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2002ad725

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3096.387 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 298129008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2784f2bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              61  |                                              2  |
|  Constant propagation         |              37  |             104  |                                              1  |
|  Sweep                        |               0  |             219  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3096.387 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bdf8d506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.387 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 1ef5d85e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 3283.145 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ef5d85e8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3283.145 ; gain = 186.758

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ef5d85e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3283.145 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3283.145 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 170787f5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3283.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3283.145 ; gain = 658.191
INFO: [runtcl-4] Executing : report_drc -file zynq_top_drc_opted.rpt -pb zynq_top_drc_opted.pb -rpx zynq_top_drc_opted.rpx
Command: report_drc -file zynq_top_drc_opted.rpt -pb zynq_top_drc_opted.pb -rpx zynq_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3283.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_opt.dcp' has been generated.
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3283.145 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15466865c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3283.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2ccd02dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e6eece87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e6eece87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3283.145 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e6eece87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 119cc1f06

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1800ff578

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1800ff578

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ec97ed8d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 19 LUTNM shape to break, 345 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 15, two critical 4, total 19, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 169 nets or LUTs. Breaked 19 LUTs, combined 150 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 30 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product1_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__5. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product1_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product1_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product1_mul_temp__5. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product1_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__6. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product2_mul_temp__4. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product1_mul_temp__4. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3283.145 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3283.145 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           19  |            150  |                   169  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:05  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           19  |            150  |                   169  |           0  |           9  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 190ee2033

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3283.145 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1290dfe95

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3283.145 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1290dfe95

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: accafee6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 181fe8e23

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 258261270

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19be73437

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 184b6e174

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14f5426d4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a7d22c6d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 176463aea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fcf8fec5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3283.145 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fcf8fec5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26b641546

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.471 | TNS=-292.950 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f3318205

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.540 . Memory (MB): peak = 3283.145 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_wrapper_i/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f3318205

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 3283.145 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 26b641546

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3283.145 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.716. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 180271b0e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 3294.914 ; gain = 11.770

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 3294.914 ; gain = 11.770
Phase 4.1 Post Commit Optimization | Checksum: 180271b0e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 3294.914 ; gain = 11.770
Post Placement Optimization Initialization | Checksum: 1ae82c99e

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.958 | TNS=-351.313 |
Phase 1 Physical Synthesis Initialization | Checksum: 11c788e31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 3301.473 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_wrapper_i/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11c788e31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.992 . Memory (MB): peak = 3301.473 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.721. For the most accurate timing information please run report_timing.
Post Placement Optimization Initialization | Checksum: 1eaf77747

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-72.948 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fbb9b75b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 3301.473 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_wrapper_i/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fbb9b75b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.999 . Memory (MB): peak = 3301.473 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.721. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25d9da097

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3301.473 ; gain = 18.328

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25d9da097

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3301.473 ; gain = 18.328
Phase 4.3 Placer Reporting | Checksum: 25d9da097

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3301.473 ; gain = 18.328

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3301.473 ; gain = 0.000

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3301.473 ; gain = 18.328
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1c785e1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3301.473 ; gain = 18.328
Ending Placer Task | Checksum: 163d1a3a4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3301.473 ; gain = 18.328
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 3301.473 ; gain = 18.328
INFO: [runtcl-4] Executing : report_io -file zynq_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3301.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zynq_top_utilization_placed.rpt -pb zynq_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3301.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.613 ; gain = 15.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_placed.dcp' has been generated.
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3339.191 ; gain = 22.578
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.76s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3339.289 ; gain = 0.098

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-72.948 |
Phase 1 Physical Synthesis Initialization | Checksum: 133ee9aba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3350.680 ; gain = 11.391
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-72.948 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 11 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__1. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__3. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__2. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product4_mul_temp. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product3_mul_temp__0. No change.
INFO: [Physopt 32-666] Processed cell PL_i/u_integration_block1/u_D2/Product5_mul_temp__3. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3350.680 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 133ee9aba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3350.680 ; gain = 11.391

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-72.948 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_indx_temp[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.642 | TNS=-72.790 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_9_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart2/w_we. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-71.893 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[11]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_indx_temp[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.303 | TNS=-71.715 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_front_dir[11]_i_9_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count_reg[11]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.073 | TNS=-70.930 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-70.092 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir_next[11]. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.062 | TNS=-69.925 |
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_indx_temp[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir_reg[11]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_8_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_8_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart2/w_we. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.020 | TNS=-69.935 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count[0]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-68.592 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-68.557 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.898 | TNS=-62.688 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_2__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_indx_temp[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir_reg[11]_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.818 | TNS=-62.562 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.793 | TNS=-62.494 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0_repN. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/fifo_sample_count[0]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/enable_pop_reg_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-62.486 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0.  Re-placed instance PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.786 | TNS=-199.943 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Switch1_out1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Switch1_out1[3]. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Delay1_out1[3]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Chart1_out1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.785 | TNS=-199.935 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_7__1_n_0.  Re-placed instance PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_7__1
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.767 | TNS=-199.831 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop_reg_i_1__0_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/is_Chart3_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.733 | TNS=-206.248 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_i_4__0_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_i_4__0_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Chart1_out1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-207.242 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop_reg_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.708 | TNS=-195.527 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_2__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-195.499 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/twiddleReg_re[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_4_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_4_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.695 | TNS=-195.155 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_7_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_7_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-195.596 |
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_2__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_indx_temp[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir_reg[11]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir_reg[11]_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_9_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-195.188 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_8_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_8_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.693 | TNS=-194.845 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_2_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_2_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.685 | TNS=-194.607 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_5_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_5_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.682 | TNS=-193.242 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0_repN. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/fifo_sample_count[0]_i_13_comp_3.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.682 | TNS=-193.058 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_9_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_9_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-192.811 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[6].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[6]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-192.666 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[7].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[7]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-192.521 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[8].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[8]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-192.376 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[9].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[9]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-192.231 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_10_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_10_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-190.985 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[1].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[1]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-190.817 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[2].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[2]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-190.649 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[3].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[3]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-190.481 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[4].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[4]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-190.313 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[5].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[5]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.661 | TNS=-190.267 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.636 | TNS=-166.038 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop_reg_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-52.427 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_indx_temp[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-50.247 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_indx_temp[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Switch1_out1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Chart1_out1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/GA_main_out4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/FIFO_out_en_reg_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-15.961 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/FIFO_out_en_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_from_trigger/GPIO_pulse. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir_next[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-15.850 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_D2/Product4_mul_temp__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_index_counter/Product5_mul_temp_i_19_n_0.  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_index_counter/Product5_mul_temp_i_19
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_index_counter/Product5_mul_temp_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-11.859 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_D2/Product5_mul_temp__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep.  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1[32]_i_4__9
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-11.643 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-11.624 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.246 | TNS=-10.948 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep_13.  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1[18]_i_2__22
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-10.754 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-10.736 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-10.736 |
Phase 3 Critical Path Optimization | Checksum: c137f72a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3410.289 ; gain = 71.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-10.736 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_2__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_indx_temp[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir_reg[11]_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_9__1_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Switch1_out1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-10.560 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_D2/Product5_mul_temp__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep_0.  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1[31]_i_2__19
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.204 | TNS=-10.525 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_indx_temp[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0_repN.  Re-placed instance PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_comp
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-10.447 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_3_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_3_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.195 | TNS=-10.315 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_2__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_indx_temp[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir_reg[11]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir_reg[11]_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_back_dir[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0_repN_2. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/fifo_sample_count[0]_i_13_comp_4.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/enable_pop_reg_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.194 | TNS=-10.175 |
INFO: [Physopt 32-81] Processed net PL_i/u_integration_block1/u_GA_main/u_index_counter/Product5_mul_temp_i_18_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_index_counter/Product5_mul_temp_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.191 | TNS=-6.858 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/is_Chart3_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/is_Chart3_i_2_n_0_repN_1. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/is_Chart3_i_2_comp_2.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_counter. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-5.927 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/SR[0]. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTTwdlMapping_baseAddr[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-4.431 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_9__1_comp_1.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-4.305 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTMEMCtrl_initCnt_reg[0]. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTMEMCtrl_cnt2[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-3.942 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[0].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[0]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-3.835 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[3].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[3]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-3.728 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[4].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[4]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-3.621 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[5].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[5]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-3.514 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0_repN_2. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/fifo_sample_count[0]_i_13_comp_5.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/ram_reg_0_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-3.288 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[6].  Re-placed instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[6]
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-3.185 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.111 | TNS=-2.528 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_4_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_4_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_counter. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.102 | TNS=-1.092 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep.  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1[32]_i_4__9
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.092 | TNS=-0.821 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual4/u_Subsystem4/Delay_out1_reg[32]_0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch5_out1[24].  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_Chart/Delay_out1[28]_i_2__18
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch5_out1[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.084 | TNS=-0.782 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual1/u_Subsystem1/Delay_out1_reg[32]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch1_out1[14].  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_Chart/Delay_out1[14]_i_2__15
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch1_out1[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.079 | TNS=-0.698 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual4/u_Subsystem4/Delay_out1_reg[32]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch5_out1[4].  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_Chart/Delay_out1[4]_i_2__16
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch5_out1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.619 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_9_comp_1.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/fifo_sample_count[0]_i_10__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.074 | TNS=-0.523 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual4/u_Subsystem1/Delay_out1_reg[32]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch1_out1[7].  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_Chart/Delay_out1[7]_i_2__13
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch1_out1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.477 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_n_0_repN. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_2_comp_1.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_counter. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-0.258 |
INFO: [Physopt 32-81] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch5_out1[24]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch5_out1[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.042 | TNS=-0.176 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep_8.  Re-placed instance PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1[23]_i_2__22
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem1/Delay_out1_reg[1]_rep_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.134 |
INFO: [Physopt 32-663] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Switch1_out1[3].  Re-placed instance PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Delay1_out1[3]_i_1__1_comp
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/Switch1_out1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.109 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual1/u_Subsystem1/Delay_out1_reg[32]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch1_out1[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_GA_main/u_Chart/Multiport_Switch1_out1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.081 |
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_indx_temp[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir_reg[11]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_8_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/fifo_front_dir[11]_i_8_comp.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/is_Chart3_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.019 | TNS=-0.058 |
INFO: [Physopt 32-710] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_3_n_0. Critical path length was reduced through logic transformation on cell PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/Delay_reg_reg[31]_srl32___u_FIFO_system1_tuneback_reg_reg_r_30_i_3_comp_1.
INFO: [Physopt 32-735] Processed net PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/enable_counter. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: c137f72a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3496.230 ; gain = 156.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 3496.230 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:11  |
|  Critical Path  |          1.722  |         72.948  |            6  |              0  |                    80  |           0  |           2  |  00:00:21  |
|  Total          |          1.722  |         72.948  |            6  |              0  |                    80  |           0  |           3  |  00:00:32  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3496.230 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1520836a2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 3496.230 ; gain = 156.941
INFO: [Common 17-83] Releasing license: Implementation
495 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 3496.230 ; gain = 179.617
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Timing 38-482] Binary timing data write encountered an issue: netlist context failed to retrieve id from pin
WARNING: [Timing 38-483] Binary timing data write failed. Reverting to non-binary write.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3512.617 ; gain = 16.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8509548d ConstDB: 0 ShapeSum: a0cf7a5f RouteDB: 0
Post Restoration Checksum: NetGraph: e24b68cb | NumContArr: ee2330b | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 10a37f183

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3608.703 ; gain = 82.258

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10a37f183

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3608.703 ; gain = 82.258

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10a37f183

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3608.703 ; gain = 82.258
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2115257f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3608.703 ; gain = 82.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.262  | TNS=0.000  | WHS=-0.271 | THS=-612.030|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29159
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24bbbfeb8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3608.703 ; gain = 82.258

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24bbbfeb8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3608.703 ; gain = 82.258
Phase 3 Initial Routing | Checksum: 14ab06951

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3628.477 ; gain = 102.031
INFO: [Route 35-580] Design has 9 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                     |
+====================+===================+=========================================================================================================+
| clk_fpga_0         | clk_slow_lol      | PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual2/u_Subsystem4/Delay_out1_reg[25]/D |
| clk_fpga_0         | clk_slow_lol      | PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual4/u_Subsystem4/Delay_out1_reg[5]/D  |
| clk_fpga_0         | clk_slow_lol      | PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual3/u_Subsystem5/Delay_out1_reg[25]/D |
| clk_fpga_0         | clk_slow_lol      | PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual1/u_Subsystem4/Delay_out1_reg[4]/D  |
| clk_fpga_0         | clk_slow_lol      | PL_i/u_integration_block1/u_GA_main/u_coefficent_array1/u_individual2/u_Subsystem1/Delay_out1_reg[32]/D |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2570
 Number of Nodes with overlaps = 491
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.277 | TNS=-0.277 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b21cdca5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.294 | TNS=-0.370 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 194a6e62f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3628.477 ; gain = 102.031
Phase 4 Rip-up And Reroute | Checksum: 194a6e62f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a02693f8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3628.477 ; gain = 102.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.277 | TNS=-0.277 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ff61f426

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ff61f426

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 3628.477 ; gain = 102.031
Phase 5 Delay and Skew Optimization | Checksum: 1ff61f426

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 208a2f532

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3628.477 ; gain = 102.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.264 | TNS=-0.264 | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 208a2f532

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3628.477 ; gain = 102.031
Phase 6 Post Hold Fix | Checksum: 208a2f532

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d55b587c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 3628.477 ; gain = 102.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.264 | TNS=-0.264 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1d55b587c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.83836 %
  Global Horizontal Routing Utilization  = 9.27299 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y57 -> INT_L_X40Y57
   INT_R_X41Y54 -> INT_R_X41Y54
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y58 -> INT_R_X41Y58
   INT_R_X45Y45 -> INT_R_X45Y45
   INT_L_X42Y42 -> INT_L_X42Y42
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y57 -> INT_R_X41Y57

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 1d55b587c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d55b587c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15692c81b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3628.477 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.011. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 10f65e9f9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3628.477 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 10f65e9f9

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 12 Build RT Design
Checksum: PlaceDB: d019fb9c ConstDB: 0 ShapeSum: 3f4bee5d RouteDB: b0356730
Post Restoration Checksum: NetGraph: 8e3d9152 | NumContArr: 30eab9fc | Constraints: 190a55ad | Timing: 0
Phase 12 Build RT Design | Checksum: d832a0fb

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: d832a0fb

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3628.477 ; gain = 102.031

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: edd6a8e4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3628.477 ; gain = 102.031
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 12d15786e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 3628.477 ; gain = 102.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.153  | TNS=0.000  | WHS=-0.271 | THS=-611.372|


Router Utilization Summary
  Global Vertical Routing Utilization    = 7.80569 %
  Global Horizontal Routing Utilization  = 9.23217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 241
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42
  Number of Partially Routed Nets     = 199
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 12d8774a8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 3657.801 ; gain = 131.355

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 12d8774a8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 3657.801 ; gain = 131.355
Phase 14 Initial Routing | Checksum: 1c6896967

Time (s): cpu = 00:01:42 ; elapsed = 00:01:19 . Memory (MB): peak = 3657.801 ; gain = 131.355

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 20fc6d661

Time (s): cpu = 00:01:53 ; elapsed = 00:01:28 . Memory (MB): peak = 3672.484 ; gain = 146.039

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.089  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1efecac81

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602
Phase 15 Rip-up And Reroute | Checksum: 1efecac81

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: 1efecac81

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1efecac81

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602
Phase 16 Delay and Skew Optimization | Checksum: 1efecac81

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 14d76198e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.089  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 14d76198e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602
Phase 17 Post Hold Fix | Checksum: 14d76198e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:32 . Memory (MB): peak = 3673.047 ; gain = 146.602

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1c8f0258d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 3673.047 ; gain = 146.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.089  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1c8f0258d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 3673.047 ; gain = 146.602

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.96251 %
  Global Horizontal Routing Utilization  = 9.38134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 1c8f0258d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 3673.047 ; gain = 146.602

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1c8f0258d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 3675.125 ; gain = 148.680

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1a2101526

Time (s): cpu = 00:02:02 ; elapsed = 00:01:34 . Memory (MB): peak = 3675.125 ; gain = 148.680

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.089  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1bcf5ecfa

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3705.074 ; gain = 178.629
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 23 Post-Route Event Processing
Phase 23 Post-Route Event Processing | Checksum: 41fea9b3

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3705.074 ; gain = 178.629

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3705.074 ; gain = 178.629

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
523 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 3705.074 ; gain = 192.457
INFO: [runtcl-4] Executing : report_drc -file zynq_top_drc_routed.rpt -pb zynq_top_drc_routed.pb -rpx zynq_top_drc_routed.rpx
Command: report_drc -file zynq_top_drc_routed.rpt -pb zynq_top_drc_routed.pb -rpx zynq_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_top_methodology_drc_routed.rpt -pb zynq_top_methodology_drc_routed.pb -rpx zynq_top_methodology_drc_routed.rpx
Command: report_methodology -file zynq_top_methodology_drc_routed.rpt -pb zynq_top_methodology_drc_routed.pb -rpx zynq_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3705.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file zynq_top_power_routed.rpt -pb zynq_top_power_summary_routed.pb -rpx zynq_top_power_routed.rpx
Command: report_power -file zynq_top_power_routed.rpt -pb zynq_top_power_summary_routed.pb -rpx zynq_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
533 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3705.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zynq_top_route_status.rpt -pb zynq_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_top_timing_summary_routed.rpt -pb zynq_top_timing_summary_routed.pb -rpx zynq_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_top_bus_skew_routed.rpt -pb zynq_top_bus_skew_routed.pb -rpx zynq_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/zynq_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3705.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 16 20:15:17 2024...
