{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449536013437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449536013440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:53:33 2015 " "Processing started: Mon Dec 07 16:53:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449536013440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449536013440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449536013440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449536013771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/CPE/FINAL/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlstep.v 1 1 " "Found 1 design units, including 1 entities, in source file controlstep.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_STEP " "Found entity 1: CONTROL_STEP" {  } { { "CONTROLSTEP.v" "" { Text "D:/CPE/FINAL/CONTROLSTEP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_op.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_op " "Found entity 1: decoder_op" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_time.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_time " "Found entity 1: decoder_time" {  } { { "decoder_time.v" "" { Text "D:/CPE/FINAL/decoder_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_time " "Found entity 1: counter_time" {  } { { "counter_time.v" "" { Text "D:/CPE/FINAL/counter_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlcombo.v 1 1 " "Found 1 design units, including 1 entities, in source file controlcombo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_COMB " "Found entity 1: CONTROL_COMB" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021279 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AR.v(21) " "Verilog HDL warning at AR.v(21): extended using \"x\" or \"z\"" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.v 1 1 " "Found 1 design units, including 1 entities, in source file ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(14) " "Verilog HDL information at PC.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449536021287 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(32) " "Verilog HDL warning at PC.v(32): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021288 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DR.v(30) " "Verilog HDL warning at DR.v(30): extended using \"x\" or \"z\"" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DR.v(34) " "Verilog HDL warning at DR.v(34): extended using \"x\" or \"z\"" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DR.v(39) " "Verilog HDL warning at DR.v(39): extended using \"x\" or \"z\"" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DR.v(40) " "Verilog HDL warning at DR.v(40): extended using \"x\" or \"z\"" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.v 1 1 " "Found 1 design units, including 1 entities, in source file dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TR.v(25) " "Verilog HDL warning at TR.v(25): extended using \"x\" or \"z\"" {  } { { "TR.v" "" { Text "D:/CPE/FINAL/TR.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr.v 1 1 " "Found 1 design units, including 1 entities, in source file tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR " "Found entity 1: TR" {  } { { "TR.v" "" { Text "D:/CPE/FINAL/TR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "R.v(25) " "Verilog HDL warning at R.v(25): extended using \"x\" or \"z\"" {  } { { "R.v" "" { Text "D:/CPE/FINAL/R.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r.v 1 1 " "Found 1 design units, including 1 entities, in source file r.v" { { "Info" "ISGN_ENTITY_NAME" "1 R " "Found entity 1: R" {  } { { "R.v" "" { Text "D:/CPE/FINAL/R.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021305 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AC.v(37) " "Verilog HDL warning at AC.v(37): extended using \"x\" or \"z\"" {  } { { "AC.v" "" { Text "D:/CPE/FINAL/AC.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "D:/CPE/FINAL/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/CPE/FINAL/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bit " "Found entity 1: adder16bit" {  } { { "adder16bit.v" "" { Text "D:/CPE/FINAL/adder16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_check.v 1 1 " "Found 1 design units, including 1 entities, in source file z_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_CHECK " "Found entity 1: Z_CHECK" {  } { { "z_check.v" "" { Text "D:/CPE/FINAL/z_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "D:/CPE/FINAL/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021325 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM.v(20) " "Verilog HDL warning at RAM.v(20): extended using \"x\" or \"z\"" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449536021329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CENTRAL_PROCESSOR " "Found entity 1: CENTRAL_PROCESSOR" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/CPE/FINAL/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_8bit " "Found entity 1: BCD_8bit" {  } { { "bcd_8bit.v" "" { Text "D:/CPE/FINAL/bcd_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxfour_alus7.v 1 1 " "Found 1 design units, including 1 entities, in source file muxfour_alus7.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxFOUR_ALUS7 " "Found entity 1: muxFOUR_ALUS7" {  } { { "muxFOUR_ALUS7.v" "" { Text "D:/CPE/FINAL/muxFOUR_ALUS7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxthird_alus56.v 1 1 " "Found 1 design units, including 1 entities, in source file muxthird_alus56.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxTHIRD_ALUS56 " "Found entity 1: muxTHIRD_ALUS56" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxtwo_alus23.v 1 1 " "Found 1 design units, including 1 entities, in source file muxtwo_alus23.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxTWO_ALUS23 " "Found entity 1: muxTWO_ALUS23" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxone_alus1.v 1 1 " "Found 1 design units, including 1 entities, in source file muxone_alus1.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxONE_ALUS1 " "Found entity 1: muxONE_ALUS1" {  } { { "muxONE_ALUS1.v" "" { Text "D:/CPE/FINAL/muxONE_ALUS1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536021525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536021525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T0\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T1\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T2\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T3\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T4\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T5\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T6\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 CPU.v(34) " "Verilog HDL Implicit Net warning at CPU.v(34): created implicit net for \"T7\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INOP CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"INOP\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ILDAC CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"ILDAC\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ISTAC CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"ISTAC\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IMVAC CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IMVAC\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IMOVR CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IMOVR\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IJUMP CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IJUMP\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IJMPZ CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IJMPZ\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IJPNZ CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IJPNZ\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IADD CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IADD\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ISUB CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"ISUB\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IINAC CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IINAC\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ICLAC CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"ICLAC\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IAND CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IAND\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IOR CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IOR\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IXOR CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"IXOR\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INOT CPU.v(35) " "Verilog HDL Implicit Net warning at CPU.v(35): created implicit net for \"INOT\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_TOCPU CPU.v(66) " "Verilog HDL Implicit Net warning at CPU.v(66): created implicit net for \"IR_TOCPU\"" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536021529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CENTRAL_PROCESSOR " "Elaborating entity \"CENTRAL_PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449536021711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_TOCPU CPU.v(66) " "Verilog HDL or VHDL warning at CPU.v(66): object \"IR_TOCPU\" assigned a value but never read" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449536021716 "|CENTRAL_PROCESSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CPU.v(66) " "Verilog HDL assignment warning at CPU.v(66): truncated value with size 8 to match size of target (1)" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449536021717 "|CENTRAL_PROCESSOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_STEP CONTROL_STEP:CONTROLSTEP " "Elaborating entity \"CONTROL_STEP\" for hierarchy \"CONTROL_STEP:CONTROLSTEP\"" {  } { { "CPU.v" "CONTROLSTEP" { Text "D:/CPE/FINAL/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536022003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_time CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter " "Elaborating entity \"counter_time\" for hierarchy \"CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\"" {  } { { "CONTROLSTEP.v" "Ccounter" { Text "D:/CPE/FINAL/CONTROLSTEP.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536022213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_time.v(16) " "Verilog HDL assignment warning at counter_time.v(16): truncated value with size 32 to match size of target (3)" {  } { { "counter_time.v" "" { Text "D:/CPE/FINAL/counter_time.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449536022214 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|counter_time:Ccounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_time CONTROL_STEP:CONTROLSTEP\|decoder_time:Cdecoder " "Elaborating entity \"decoder_time\" for hierarchy \"CONTROL_STEP:CONTROLSTEP\|decoder_time:Cdecoder\"" {  } { { "CONTROLSTEP.v" "Cdecoder" { Text "D:/CPE/FINAL/CONTROLSTEP.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536022432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_op CONTROL_STEP:CONTROLSTEP\|decoder_op:Odecoder " "Elaborating entity \"decoder_op\" for hierarchy \"CONTROL_STEP:CONTROLSTEP\|decoder_op:Odecoder\"" {  } { { "CONTROLSTEP.v" "Odecoder" { Text "D:/CPE/FINAL/CONTROLSTEP.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536022522 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INOP decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"INOP\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022532 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ILDAC decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"ILDAC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022717 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ISTAC decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"ISTAC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022717 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMVAC decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IMVAC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022718 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMOVR decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IMOVR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022718 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IJUMP decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IJUMP\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022718 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IJMPZ decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IJMPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022719 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IJPNZ decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IJPNZ\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022719 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IADD decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IADD\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022719 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ISUB decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"ISUB\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022720 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IINAC decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IINAC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022720 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ICLAC decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"ICLAC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022720 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IAND decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IAND\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022720 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IOR decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IOR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022720 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IXOR decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"IXOR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022721 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INOT decoder_op.v(18) " "Verilog HDL Always Construct warning at decoder_op.v(18): inferring latch(es) for variable \"INOT\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022721 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INOT decoder_op.v(50) " "Inferred latch for \"INOT\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022725 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IXOR decoder_op.v(50) " "Inferred latch for \"IXOR\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022725 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IOR decoder_op.v(50) " "Inferred latch for \"IOR\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022725 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IAND decoder_op.v(50) " "Inferred latch for \"IAND\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022726 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ICLAC decoder_op.v(50) " "Inferred latch for \"ICLAC\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022726 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IINAC decoder_op.v(50) " "Inferred latch for \"IINAC\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022726 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ISUB decoder_op.v(50) " "Inferred latch for \"ISUB\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022726 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IADD decoder_op.v(50) " "Inferred latch for \"IADD\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IJPNZ decoder_op.v(50) " "Inferred latch for \"IJPNZ\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IJMPZ decoder_op.v(50) " "Inferred latch for \"IJMPZ\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IJUMP decoder_op.v(50) " "Inferred latch for \"IJUMP\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMOVR decoder_op.v(50) " "Inferred latch for \"IMOVR\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMVAC decoder_op.v(50) " "Inferred latch for \"IMVAC\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ISTAC decoder_op.v(50) " "Inferred latch for \"ISTAC\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ILDAC decoder_op.v(50) " "Inferred latch for \"ILDAC\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022727 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INOP decoder_op.v(50) " "Inferred latch for \"INOP\" at decoder_op.v(50)" {  } { { "decoder_op.v" "" { Text "D:/CPE/FINAL/decoder_op.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536022728 "|CENTRAL_PROCESSOR|CONTROL_STEP:CONTROLSTEP|decoder_op:Odecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_COMB CONTROL_COMB:CU " "Elaborating entity \"CONTROL_COMB\" for hierarchy \"CONTROL_COMB:CU\"" {  } { { "CPU.v" "CU" { Text "D:/CPE/FINAL/CPU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536022844 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_RESET CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"PC_RESET\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022852 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AR_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"AR_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022852 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AR_INC CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"AR_INC\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022852 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_BUS CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"PC_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022852 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"PC_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022853 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_INC CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"PC_INC\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022853 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_BUS_H CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"DR_BUS_H\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022853 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_BUS_L CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"DR_BUS_L\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022853 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"DR_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022853 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TR_BUS CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"TR_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022854 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TR_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"TR_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022854 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"IR_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022854 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_BUS CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"R_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022854 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"R_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022855 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC_BUS CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"AC_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022855 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC_LOAD CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"AC_LOAD\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022855 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEMBUS CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"MEMBUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022855 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BUSMEM CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"BUSMEM\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022855 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022856 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS7 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS7\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022856 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS6 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS6\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022856 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS5 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS5\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022856 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS4 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS4\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022857 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS3 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS3\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022857 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS2 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS2\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022857 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUS1 CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"ALUS1\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022857 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SOFT_RESET CONTROLCOMBO.v(55) " "Verilog HDL Always Construct warning at CONTROLCOMBO.v(55): inferring latch(es) for variable \"SOFT_RESET\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536022857 "|CENTRAL_PROCESSOR|CONTROL_COMB:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DP " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DP\"" {  } { { "CPU.v" "DP" { Text "D:/CPE/FINAL/CPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536023123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR DATAPATH:DP\|AR:ARMODULE " "Elaborating entity \"AR\" for hierarchy \"DATAPATH:DP\|AR:ARMODULE\"" {  } { { "DATAPATH.v" "ARMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536023407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AR.v(17) " "Verilog HDL assignment warning at AR.v(17): truncated value with size 32 to match size of target (8)" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449536023407 "|CENTRAL_PROCESSOR|DATAPATH:DP|AR:ARMODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:DP\|PC:PCMODULE " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:DP\|PC:PCMODULE\"" {  } { { "DATAPATH.v" "PCMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536023602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(21) " "Verilog HDL assignment warning at PC.v(21): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449536023603 "|CENTRAL_PROCESSOR|DATAPATH:DP|PC:PCMODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_OUT PC.v(29) " "Verilog HDL Always Construct warning at PC.v(29): inferring latch(es) for variable \"PC_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536023605 "|CENTRAL_PROCESSOR|DATAPATH:DP|PC:PCMODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DATAPATH:DP\|DR:DRMODULE " "Elaborating entity \"DR\" for hierarchy \"DATAPATH:DP\|DR:DRMODULE\"" {  } { { "DATAPATH.v" "DRMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536023721 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_OUT_H DR.v(22) " "Verilog HDL Always Construct warning at DR.v(22): inferring latch(es) for variable \"DR_OUT_H\", which holds its previous value in one or more paths through the always construct" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536023723 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_OUT_L DR.v(22) " "Verilog HDL Always Construct warning at DR.v(22): inferring latch(es) for variable \"DR_OUT_L\", which holds its previous value in one or more paths through the always construct" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536023724 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[0\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[0\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023725 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[1\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[1\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023726 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[2\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[2\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023726 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[3\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[3\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023726 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[4\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[4\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023727 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[5\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[5\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023727 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[6\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[6\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023727 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_L\[7\] DR.v(27) " "Inferred latch for \"DR_OUT_L\[7\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023728 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[0\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[0\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023728 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[1\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[1\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023728 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[2\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[2\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023729 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[3\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[3\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023729 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[4\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[4\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023729 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[5\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[5\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023729 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[6\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[6\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023730 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_OUT_H\[7\] DR.v(27) " "Inferred latch for \"DR_OUT_H\[7\]\" at DR.v(27)" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536023730 "|CENTRAL_PROCESSOR|DATAPATH:DP|DR:DRMODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR DATAPATH:DP\|TR:TRMODULE " "Elaborating entity \"TR\" for hierarchy \"DATAPATH:DP\|TR:TRMODULE\"" {  } { { "DATAPATH.v" "TRMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536023860 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TR_OUT TR.v(22) " "Verilog HDL Always Construct warning at TR.v(22): inferring latch(es) for variable \"TR_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "TR.v" "" { Text "D:/CPE/FINAL/TR.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536023861 "|CENTRAL_PROCESSOR|DATAPATH:DP|TR:TRMODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR DATAPATH:DP\|IR:IRMODULE " "Elaborating entity \"IR\" for hierarchy \"DATAPATH:DP\|IR:IRMODULE\"" {  } { { "DATAPATH.v" "IRMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536023947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R DATAPATH:DP\|R:RMODULE " "Elaborating entity \"R\" for hierarchy \"DATAPATH:DP\|R:RMODULE\"" {  } { { "DATAPATH.v" "RMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024202 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_OUT R.v(22) " "Verilog HDL Always Construct warning at R.v(22): inferring latch(es) for variable \"R_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "R.v" "" { Text "D:/CPE/FINAL/R.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536024203 "|CENTRAL_PROCESSOR|DATAPATH:DP|R:RMODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC DATAPATH:DP\|AC:ADMODULE " "Elaborating entity \"AC\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\"" {  } { { "DATAPATH.v" "ADMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 AC.v(22) " "Verilog HDL assignment warning at AC.v(22): truncated value with size 8 to match size of target (1)" {  } { { "AC.v" "" { Text "D:/CPE/FINAL/AC.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449536024318 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC_OUT AC.v(34) " "Verilog HDL Always Construct warning at AC.v(34): inferring latch(es) for variable \"AC_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "AC.v" "" { Text "D:/CPE/FINAL/AC.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536024318 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD " "Elaborating entity \"ALU\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\"" {  } { { "AC.v" "ALUMOD" { Text "D:/CPE/FINAL/AC.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxONE_ALUS1 DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxONE_ALUS1:MUX1 " "Elaborating entity \"muxONE_ALUS1\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxONE_ALUS1:MUX1\"" {  } { { "ALU.v" "MUX1" { Text "D:/CPE/FINAL/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxTWO_ALUS23 DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2 " "Elaborating entity \"muxTWO_ALUS23\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\"" {  } { { "ALU.v" "MUX2" { Text "D:/CPE/FINAL/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024668 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "muxTWO_ALUS23.v(17) " "Verilog HDL Case Statement warning at muxTWO_ALUS23.v(17): case item expression never matches the case expression" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxTWO_ALUS23.v(14) " "Verilog HDL Case Statement warning at muxTWO_ALUS23.v(14): incomplete case statement has no default case item" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT muxTWO_ALUS23.v(14) " "Verilog HDL Always Construct warning at muxTWO_ALUS23.v(14): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[0\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[1\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[2\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[3\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[4\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024669 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[5\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024670 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[6\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024670 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] muxTWO_ALUS23.v(14) " "Inferred latch for \"OUT\[7\]\" at muxTWO_ALUS23.v(14)" {  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024670 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTWO_ALUS23:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bit DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|adder16bit:ADD16b " "Elaborating entity \"adder16bit\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|adder16bit:ADD16b\"" {  } { { "ALU.v" "ADD16b" { Text "D:/CPE/FINAL/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024758 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN adder16bit.v(7) " "Verilog HDL Always Construct warning at adder16bit.v(7): variable \"CIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adder16bit.v" "" { Text "D:/CPE/FINAL/adder16bit.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449536024759 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|adder16bit:ADD16b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxTHIRD_ALUS56 DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3 " "Elaborating entity \"muxTHIRD_ALUS56\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\"" {  } { { "ALU.v" "MUX3" { Text "D:/CPE/FINAL/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024781 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "muxTHIRD_ALUS56.v(18) " "Verilog HDL Case Statement warning at muxTHIRD_ALUS56.v(18): case item expression never matches the case expression" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1449536024781 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "muxTHIRD_ALUS56.v(19) " "Verilog HDL Case Statement warning at muxTHIRD_ALUS56.v(19): case item expression never matches the case expression" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1449536024781 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxTHIRD_ALUS56.v(15) " "Verilog HDL Case Statement warning at muxTHIRD_ALUS56.v(15): incomplete case statement has no default case item" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449536024781 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT muxTHIRD_ALUS56.v(15) " "Verilog HDL Always Construct warning at muxTHIRD_ALUS56.v(15): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536024781 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[0\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[1\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[2\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[3\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[4\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[5\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[6\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] muxTHIRD_ALUS56.v(15) " "Inferred latch for \"OUT\[7\]\" at muxTHIRD_ALUS56.v(15)" {  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536024782 "|CENTRAL_PROCESSOR|DATAPATH:DP|AC:ADMODULE|ALU:ALUMOD|muxTHIRD_ALUS56:MUX3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxFOUR_ALUS7 DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxFOUR_ALUS7:MUX4 " "Elaborating entity \"muxFOUR_ALUS7\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxFOUR_ALUS7:MUX4\"" {  } { { "ALU.v" "MUX4" { Text "D:/CPE/FINAL/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_CHECK DATAPATH:DP\|AC:ADMODULE\|Z_CHECK:ZCHECK " "Elaborating entity \"Z_CHECK\" for hierarchy \"DATAPATH:DP\|AC:ADMODULE\|Z_CHECK:ZCHECK\"" {  } { { "AC.v" "ZCHECK" { Text "D:/CPE/FINAL/AC.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DATAPATH:DP\|RAM:MEMMODULE " "Elaborating entity \"RAM\" for hierarchy \"DATAPATH:DP\|RAM:MEMMODULE\"" {  } { { "DATAPATH.v" "MEMMODULE" { Text "D:/CPE/FINAL/DATAPATH.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536024997 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "255 0 255 RAM.v(11) " "Verilog HDL warning at RAM.v(11): number of words (255) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1449536024999 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we RAM.v(29) " "Verilog HDL Always Construct warning at RAM.v(29): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449536025008 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address RAM.v(31) " "Verilog HDL Always Construct warning at RAM.v(31): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449536025008 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RAM.v(27) " "Verilog HDL Always Construct warning at RAM.v(27): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449536025008 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.v(29) " "Inferred latch for \"data_out\[0\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.v(29) " "Inferred latch for \"data_out\[1\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.v(29) " "Inferred latch for \"data_out\[2\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.v(29) " "Inferred latch for \"data_out\[3\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.v(29) " "Inferred latch for \"data_out\[4\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.v(29) " "Inferred latch for \"data_out\[5\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.v(29) " "Inferred latch for \"data_out\[6\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025009 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.v(29) " "Inferred latch for \"data_out\[7\]\" at RAM.v(29)" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449536025010 "|CENTRAL_PROCESSOR|DATAPATH:DP|RAM:MEMMODULE"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[15\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[15\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[14\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[14\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[13\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[13\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[12\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[12\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[11\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[11\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[10\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[10\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[9\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[9\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[8\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[8\]\" into a selector" {  } { { "PC.v" "" { Text "D:/CPE/FINAL/PC.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[7\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[7\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[6\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[6\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[5\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[5\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[4\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[4\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[3\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[3\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[2\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[2\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[1\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[1\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:DP\|BUS\[0\]\" " "Converted tri-state node \"DATAPATH:DP\|BUS\[0\]\" into a selector" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[2\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[2\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[1\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[1\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[0\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[0\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[3\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[3\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[4\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[4\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[5\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[5\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[6\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[6\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[7\] " "Converted tri-state buffer \"DATAPATH:DP\|AR:ARMODULE\|AR_OUT\[7\]\" feeding internal logic into a wire" {  } { { "AR.v" "" { Text "D:/CPE/FINAL/AR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1449536026807 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1449536026807 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CPE/FINAL/db/FINAL.ram0_RAM_15119.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CPE/FINAL/db/FINAL.ram0_RAM_15119.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1449536026900 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DATAPATH:DP\|RAM:MEMMODULE\|mem_rtl_0 " "Inferred RAM node \"DATAPATH:DP\|RAM:MEMMODULE\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1449536026901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[0\]_184 " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[0\]_184\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[0\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[0\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[1\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[1\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[2\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[2\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[3\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[3\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[4\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[4\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[5\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[5\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[6\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[6\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[7\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_L\[7\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[0\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[0\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[1\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[1\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[2\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[2\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[3\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[3\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[4\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[4\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[5\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[5\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[6\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[6\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[7\]\$latch " "LATCH primitive \"DATAPATH:DP\|DR:DRMODULE\|DR_OUT_H\[7\]\$latch\" is permanently enabled" {  } { { "DR.v" "" { Text "D:/CPE/FINAL/DR.v" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449536026953 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DATAPATH:DP\|RAM:MEMMODULE\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DATAPATH:DP\|RAM:MEMMODULE\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FINAL.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/FINAL.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449536026981 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449536026981 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449536026981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536027400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FINAL.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FINAL.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449536027409 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449536027409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3g1 " "Found entity 1: altsyncram_i3g1" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449536027498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449536027498 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CPE/FINAL/db/FINAL.ram0_RAM_15119.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CPE/FINAL/db/FINAL.ram0_RAM_15119.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1449536027506 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CPE/FINAL/db/FINAL.ram0_RAM_15119.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CPE/FINAL/db/FINAL.ram0_RAM_15119.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1449536027507 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449536027934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[0\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028071 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[0\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028071 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[1\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028072 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[1\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028072 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[2\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028072 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[2\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028073 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[3\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028073 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[3\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028073 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[4\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028073 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[4\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028074 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[5\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028074 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[5\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028074 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[6\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028074 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[6\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028075 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[7\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTWO_ALUS23:MUX2\|OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028075 ""}  } { { "muxTWO_ALUS23.v" "" { Text "D:/CPE/FINAL/muxTWO_ALUS23.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[7\] " "Latch DATAPATH:DP\|AC:ADMODULE\|ALU:ALUMOD\|muxTHIRD_ALUS56:MUX3\|OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FULL_RESET " "Ports D and ENA on the latch are fed by the same signal FULL_RESET" {  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449536028075 ""}  } { { "muxTHIRD_ALUS56.v" "" { Text "D:/CPE/FINAL/muxTHIRD_ALUS56.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449536028075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449536028248 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449536028711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPE/FINAL/output_files/FINAL.map.smsg " "Generated suppressed messages file D:/CPE/FINAL/output_files/FINAL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449536028795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449536029960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449536029960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449536030577 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449536030577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449536030577 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449536030577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449536030577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449536031092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 16:53:51 2015 " "Processing ended: Mon Dec 07 16:53:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449536031092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449536031092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449536031092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449536031092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449536033521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449536033524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:53:53 2015 " "Processing started: Mon Dec 07 16:53:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449536033524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449536033524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FINAL -c FINAL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449536033524 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449536033849 ""}
{ "Info" "0" "" "Project  = FINAL" {  } {  } 0 0 "Project  = FINAL" 0 0 "Fitter" 0 0 1449536033851 ""}
{ "Info" "0" "" "Revision = FINAL" {  } {  } 0 0 "Revision = FINAL" 0 0 "Fitter" 0 0 1449536033851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449536035015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FINAL EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FINAL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449536035045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449536035221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449536035221 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449536035709 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449536035722 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449536035842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449536035842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 734 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449536035857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 736 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449536035857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 738 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449536035857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 740 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449536035857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 742 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449536035857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449536035857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449536035861 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449536035894 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 27 " "No exact pin location assignment(s) for 1 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1449536036579 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449536036803 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL.sdc " "Synopsys Design Constraints File file not found: 'FINAL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449536036804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449536036804 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1449536036809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449536036809 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449536036811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_ENABLED  " "Automatically promoted node CLOCK_ENABLED " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\|COUNT\[0\] " "Destination node CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\|COUNT\[0\]" {  } { { "counter_time.v" "" { Text "D:/CPE/FINAL/counter_time.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 228 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\|COUNT\[1\] " "Destination node CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\|COUNT\[1\]" {  } { { "counter_time.v" "" { Text "D:/CPE/FINAL/counter_time.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 229 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\|COUNT\[2\] " "Destination node CONTROL_STEP:CONTROLSTEP\|counter_time:Ccounter\|COUNT\[2\]" {  } { { "counter_time.v" "" { Text "D:/CPE/FINAL/counter_time.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 230 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[0\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[0\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[1\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[1\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[2\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[2\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[3\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[3\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[4\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[4\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[5\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[5\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|IR:IRMODULE\|IR\[6\] " "Destination node DATAPATH:DP\|IR:IRMODULE\|IR\[6\]" {  } { { "IR.v" "" { Text "D:/CPE/FINAL/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449536036831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449536036831 ""}  } { { "CPU.v" "" { Text "D:/CPE/FINAL/CPU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 231 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449536036831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_COMB:CU\|ALUS2~1  " "Automatically promoted node CONTROL_COMB:CU\|ALUS2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""}  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449536036831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_COMB:CU\|ALUS5~0  " "Automatically promoted node CONTROL_COMB:CU\|ALUS5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""}  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449536036831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_COMB:CU\|SOFT_RESET~2  " "Automatically promoted node CONTROL_COMB:CU\|SOFT_RESET~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a0 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a1 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a2 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 102 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a3 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 134 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a4 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 166 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a5 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 198 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a6 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 230 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a7 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|altsyncram:mem_rtl_0\|altsyncram_i3g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_i3g1.tdf" "" { Text "D:/CPE/FINAL/db/altsyncram_i3g1.tdf" 262 2 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 281 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DP\|RAM:MEMMODULE\|data~0 " "Destination node DATAPATH:DP\|RAM:MEMMODULE\|data~0" {  } { { "RAM.v" "" { Text "D:/CPE/FINAL/RAM.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_COMB:CU\|SOFT_RESET~6 " "Destination node CONTROL_COMB:CU\|SOFT_RESET~6" {  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449536036831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449536036831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449536036831 ""}  } { { "CONTROLCOMBO.v" "" { Text "D:/CPE/FINAL/CONTROLCOMBO.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CPE/FINAL/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449536036831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449536038581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449536038582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449536038583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449536038584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449536038584 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449536038585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449536038585 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449536038586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449536038588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449536038589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449536038589 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1449536038595 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1449536038595 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1449536038595 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 24 48 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449536038597 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1449536038597 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1449536038597 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449536038646 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449536038646 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449536038646 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449536038766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449536044029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449536044437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449536044474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449536048448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449536048448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449536050424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "D:/CPE/FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 12 { 0 ""} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449536053323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449536053323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449536058682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449536058683 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449536058683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1449536058704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449536059556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449536059791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449536060624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449536060820 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449536061308 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449536061601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPE/FINAL/output_files/FINAL.fit.smsg " "Generated suppressed messages file D:/CPE/FINAL/output_files/FINAL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449536062472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1179 " "Peak virtual memory: 1179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449536069698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 16:54:29 2015 " "Processing ended: Mon Dec 07 16:54:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449536069698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449536069698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449536069698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449536069698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449536073052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449536073055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:54:32 2015 " "Processing started: Mon Dec 07 16:54:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449536073055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449536073055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FINAL -c FINAL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449536073055 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449536075634 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449536076031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449536080614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 16:54:40 2015 " "Processing ended: Mon Dec 07 16:54:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449536080614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449536080614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449536080614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449536080614 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449536081660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449536082868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449536082871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:54:42 2015 " "Processing started: Mon Dec 07 16:54:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449536082871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449536082871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FINAL -c FINAL " "Command: quartus_sta FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449536082872 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1449536082974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449536083391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449536083460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449536083460 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449536084577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL.sdc " "Synopsys Design Constraints File file not found: 'FINAL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449536086185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449536086187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_ORIG CLK_ORIG " "create_clock -period 1.000 -name CLK_ORIG CLK_ORIG" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086193 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FULL_RESET FULL_RESET " "create_clock -period 1.000 -name FULL_RESET FULL_RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086193 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1449536086426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086426 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449536086432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449536086456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449536086615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449536086615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.424 " "Worst-case setup slack is -10.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.424            -723.407 CLK_ORIG  " "  -10.424            -723.407 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.092            -153.158 FULL_RESET  " "   -8.092            -153.158 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536086697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.481 " "Worst-case hold slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481             -13.422 FULL_RESET  " "   -1.481             -13.422 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154              -1.232 CLK_ORIG  " "   -0.154              -1.232 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536086729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449536086744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449536086867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -142.272 CLK_ORIG  " "   -3.000            -142.272 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FULL_RESET  " "   -3.000              -3.000 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536086887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536086887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449536087587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449536087608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449536088168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449536089322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449536089322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.431 " "Worst-case setup slack is -9.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.431            -647.834 CLK_ORIG  " "   -9.431            -647.834 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.301            -138.125 FULL_RESET  " "   -7.301            -138.125 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536089427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.330 " "Worst-case hold slack is -1.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330             -11.495 FULL_RESET  " "   -1.330             -11.495 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -1.516 CLK_ORIG  " "   -0.189              -1.516 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536089445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449536089828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449536089854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -142.096 CLK_ORIG  " "   -3.000            -142.096 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FULL_RESET  " "   -3.000              -3.000 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536089947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536089947 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449536091558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449536092561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449536092561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.782 " "Worst-case setup slack is -4.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.782            -319.681 CLK_ORIG  " "   -4.782            -319.681 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.463             -62.904 FULL_RESET  " "   -3.463             -62.904 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536092662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.878 " "Worst-case hold slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -8.171 FULL_RESET  " "   -0.878              -8.171 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -1.245 CLK_ORIG  " "   -0.148              -1.245 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536092867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536092867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449536092964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449536093057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536093139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536093139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -114.173 CLK_ORIG  " "   -3.000            -114.173 CLK_ORIG " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536093139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.526 FULL_RESET  " "   -3.000              -3.526 FULL_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449536093139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449536093139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449536096991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449536096992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449536098978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 16:54:58 2015 " "Processing ended: Mon Dec 07 16:54:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449536098978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449536098978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449536098978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449536098978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449536102817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449536102820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:55:02 2015 " "Processing started: Mon Dec 07 16:55:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449536102820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449536102820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FINAL -c FINAL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449536102820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_7_1200mv_85c_slow.vho D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_7_1200mv_85c_slow.vho in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536104537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_7_1200mv_0c_slow.vho D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_7_1200mv_0c_slow.vho in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536105553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_min_1200mv_0c_fast.vho D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_min_1200mv_0c_fast.vho in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536106113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL.vho D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL.vho in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536106610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_7_1200mv_85c_vhd_slow.sdo D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_7_1200mv_85c_vhd_slow.sdo in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536107042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_7_1200mv_0c_vhd_slow.sdo D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_7_1200mv_0c_vhd_slow.sdo in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536107900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_min_1200mv_0c_vhd_fast.sdo D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_min_1200mv_0c_vhd_fast.sdo in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536108786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_vhd.sdo D:/CPE/FINAL/simulation/modelsim/ simulation " "Generated file FINAL_vhd.sdo in folder \"D:/CPE/FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449536109366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449536110192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 16:55:10 2015 " "Processing ended: Mon Dec 07 16:55:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449536110192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449536110192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449536110192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449536110192 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 187 s " "Quartus II Full Compilation was successful. 0 errors, 187 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449536111306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449536184877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449536184879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:56:24 2015 " "Processing started: Mon Dec 07 16:56:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449536184879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1449536184879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FINAL -c FINAL --netlist_type=sgate " "Command: quartus_npp FINAL -c FINAL --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1449536184879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449536185584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 16:56:25 2015 " "Processing ended: Mon Dec 07 16:56:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449536185584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449536185584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449536185584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1449536185584 ""}
