// Seed: 668799858
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_5 = 0;
  wire id_4 = id_3;
  wire id_5;
endmodule
module module_0 #(
    parameter id_3 = 32'd36
) (
    output uwire id_0,
    input  wor   module_1,
    output wor   id_2,
    input  uwire _id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6
);
  parameter time id_8 = 1;
  wire [1 : 1] id_9;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9
  );
  logic id_10;
  parameter id_11 = -1;
  parameter id_12 = id_8;
  wire [|  id_3 : -1 'b0] id_13;
  wire id_14;
endmodule
