{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536086345045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536086345048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  4 13:39:04 2018 " "Processing started: Tue Sep  4 13:39:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536086345048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536086345048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536086345049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1536086345729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_reg.sv" "" { Text "/home/yanxu2/ece411/mp0/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp0_tb.sv(33) " "Verilog HDL warning at mp0_tb.sv(33): extended using \"x\" or \"z\"" {  } { { "mp0_tb.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0_tb.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536086346436 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp0_tb.sv(34) " "Verilog HDL warning at mp0_tb.sv(34): extended using \"x\" or \"z\"" {  } { { "mp0_tb.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0_tb.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536086346436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp0_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp0_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp0_tb " "Found entity 1: mp0_tb" {  } { { "mp0_tb.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp0 " "Found entity 1: mp0" {  } { { "mp0.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "rv32i_types.sv" "" { Text "/home/yanxu2/ece411/mp0/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/yanxu2/ece411/mp0/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/yanxu2/ece411/mp0/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/yanxu2/ece411/mp0/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/yanxu2/ece411/mp0/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "/home/yanxu2/ece411/mp0/control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/yanxu2/ece411/mp0/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/yanxu2/ece411/mp0/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/yanxu2/ece411/mp0/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus4 " "Found entity 1: pc_plus4" {  } { { "pc_plus4.sv" "" { Text "/home/yanxu2/ece411/mp0/pc_plus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.sv" "" { Text "/home/yanxu2/ece411/mp0/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536086346530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536086346530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "halt mp0_tb.sv(24) " "Verilog HDL Implicit Net warning at mp0_tb.sv(24): created implicit net for \"halt\"" {  } { { "mp0_tb.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0_tb.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536086346531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp0 " "Elaborating entity \"mp0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536086346739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "mp0.sv" "control" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346745 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(82) " "Verilog HDL Case Statement information at control.sv(82): all case item expressions in this case statement are onehot" {  } { { "control.sv" "" { Text "/home/yanxu2/ece411/mp0/control.sv" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1536086346747 "|mp0|control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(205) " "Verilog HDL Case Statement information at control.sv(205): all case item expressions in this case statement are onehot" {  } { { "control.sv" "" { Text "/home/yanxu2/ece411/mp0/control.sv" 205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1536086346747 "|mp0|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "mp0.sv" "datapath" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus4 datapath:datapath\|pc_plus4:pc_plus4_obj " "Elaborating entity \"pc_plus4\" for hierarchy \"datapath:datapath\|pc_plus4:pc_plus4_obj\"" {  } { { "datapath.sv" "pc_plus4_obj" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:datapath\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:datapath\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register datapath:datapath\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"datapath:datapath\|pc_register:PC\"" {  } { { "datapath.sv" "PC" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp datapath:datapath\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"datapath:datapath\|cmp:CMP\"" {  } { { "datapath.sv" "CMP" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:datapath\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"datapath:datapath\|ir:IR\"" {  } { { "datapath.sv" "IR" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:datapath\|mux4:regfilemux " "Elaborating entity \"mux4\" for hierarchy \"datapath:datapath\|mux4:regfilemux\"" {  } { { "datapath.sv" "regfilemux" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:datapath\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:datapath\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:datapath\|register:MAR " "Elaborating entity \"register\" for hierarchy \"datapath:datapath\|register:MAR\"" {  } { { "datapath.sv" "MAR" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath\|alu:ALU\"" {  } { { "datapath.sv" "ALU" { Text "/home/yanxu2/ece411/mp0/datapath.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536086346785 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "datapath:datapath\|regfile:REGFILE\|data " "RAM logic \"datapath:datapath\|regfile:REGFILE\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "regfile.sv" "data" { Text "/home/yanxu2/ece411/mp0/regfile.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1536086347580 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1536086347580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[0\] VCC " "Pin \"mem_byte_enable\[0\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536086349830 "|mp0|mem_byte_enable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[1\] VCC " "Pin \"mem_byte_enable\[1\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536086349830 "|mp0|mem_byte_enable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[2\] VCC " "Pin \"mem_byte_enable\[2\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536086349830 "|mp0|mem_byte_enable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[3\] VCC " "Pin \"mem_byte_enable\[3\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yanxu2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536086349830 "|mp0|mem_byte_enable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1536086349830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536086350957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1536086351734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/yanxu2/ece411/mp0/output_files/mp0.map.smsg " "Generated suppressed messages file /home/yanxu2/ece411/mp0/output_files/mp0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1536086351930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536086352484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536086352484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2529 " "Implemented 2529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536086353180 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536086353180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2425 " "Implemented 2425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536086353180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536086353180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536086353220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  4 13:39:13 2018 " "Processing ended: Tue Sep  4 13:39:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536086353220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536086353220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536086353220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536086353220 ""}
