fsm stmt_unreachable_10 {
  in bool i;
  void main() {
    if (~i) {
      unreachable;
    }
    fence;
  }
}
// @sim/test {{{
//  reg [7:0] tick;
//
//  always @(posedge clk) begin
//    if (rst) begin
//      tick <= 0;
//    end else begin
//      tick <= tick + 1;
//    end
//  end
//
//  wire i = tick < 4;
// }}}
// @sim/expect {{{
//  \[6000\] %Error: stmt_unreachable_10\.v:\d+: Assertion failed in TOP\.testbench\.dut: 'unreachable' statement executed at .*stmt_unreachable_10\.alogic:5
// }}}
