<profile>

<section name = "Vivado HLS Report for 'rx_process_ibh_512_s'" level="0">
<item name = "Date">Mon Mar  1 13:04:10 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 2.596, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 848, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 697, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_fu_328_p2">+, 0, 0, 23, 1, 16</column>
<column name="and_ln414_1_fu_304_p2">and, 0, 0, 96, 96, 96</column>
<column name="and_ln414_2_fu_310_p2">and, 0, 0, 96, 96, 96</column>
<column name="and_ln414_fu_292_p2">and, 0, 0, 96, 96, 96</column>
<column name="and_ln90_fu_351_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_124">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op56_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op67_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op5">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op56">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln414_fu_232_p2">icmp, 0, 0, 20, 25, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln75_fu_335_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln90_fu_365_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_316_p2">or, 0, 0, 96, 96, 96</column>
<column name="select_ln414_1_fu_268_p3">select, 0, 0, 91, 1, 96</column>
<column name="select_ln414_2_fu_276_p3">select, 0, 0, 99, 1, 97</column>
<column name="select_ln414_3_fu_284_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln414_fu_250_p3">select, 0, 0, 91, 1, 96</column>
<column name="select_ln90_fu_357_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln414_fu_298_p2">xor, 0, 0, 96, 2, 96</column>
<column name="xor_ln90_fu_345_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6">15, 3, 1, 3</column>
<column name="ap_phi_mux_phi_ln75_phi_fu_164_p4">15, 3, 16, 48</column>
<column name="ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4">15, 3, 1, 3</column>
<column name="rx_ibh2exh_MetaFifo_s_10_blk_n">9, 2, 1, 2</column>
<column name="rx_ibh2fsm_MetaFifo_s_9_blk_n">9, 2, 1, 2</column>
<column name="rx_ibh2shiftFifo_V_d_blk_n">9, 2, 1, 2</column>
<column name="rx_ibh2shiftFifo_V_k_blk_n">9, 2, 1, 2</column>
<column name="rx_ibh2shiftFifo_V_l_blk_n">9, 2, 1, 2</column>
<column name="rx_udp2ibFifo_V_data_blk_n">9, 2, 1, 2</column>
<column name="rx_udp2ibFifo_V_keep_blk_n">9, 2, 1, 2</column>
<column name="rx_udp2ibFifo_V_last_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bth_header_V">96, 0, 96, 0</column>
<column name="bth_idx">16, 0, 16, 0</column>
<column name="bth_ready">1, 0, 1, 0</column>
<column name="metaWritten">1, 0, 1, 0</column>
<column name="metaWritten_load_reg_517">1, 0, 1, 0</column>
<column name="or_ln75_reg_513">1, 0, 1, 0</column>
<column name="tmp_data_V_reg_495">512, 0, 512, 0</column>
<column name="tmp_keep_V_reg_500">64, 0, 64, 0</column>
<column name="tmp_last_V_reg_505">1, 0, 1, 0</column>
<column name="tmp_reg_491">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_process_ibh&lt;512&gt;, return value</column>
<column name="rx_udp2ibFifo_V_data_dout">in, 512, ap_fifo, rx_udp2ibFifo_V_data, pointer</column>
<column name="rx_udp2ibFifo_V_data_empty_n">in, 1, ap_fifo, rx_udp2ibFifo_V_data, pointer</column>
<column name="rx_udp2ibFifo_V_data_read">out, 1, ap_fifo, rx_udp2ibFifo_V_data, pointer</column>
<column name="rx_udp2ibFifo_V_keep_dout">in, 64, ap_fifo, rx_udp2ibFifo_V_keep, pointer</column>
<column name="rx_udp2ibFifo_V_keep_empty_n">in, 1, ap_fifo, rx_udp2ibFifo_V_keep, pointer</column>
<column name="rx_udp2ibFifo_V_keep_read">out, 1, ap_fifo, rx_udp2ibFifo_V_keep, pointer</column>
<column name="rx_udp2ibFifo_V_last_dout">in, 1, ap_fifo, rx_udp2ibFifo_V_last, pointer</column>
<column name="rx_udp2ibFifo_V_last_empty_n">in, 1, ap_fifo, rx_udp2ibFifo_V_last, pointer</column>
<column name="rx_udp2ibFifo_V_last_read">out, 1, ap_fifo, rx_udp2ibFifo_V_last, pointer</column>
<column name="rx_ibh2shiftFifo_V_d_din">out, 512, ap_fifo, rx_ibh2shiftFifo_V_d, pointer</column>
<column name="rx_ibh2shiftFifo_V_d_full_n">in, 1, ap_fifo, rx_ibh2shiftFifo_V_d, pointer</column>
<column name="rx_ibh2shiftFifo_V_d_write">out, 1, ap_fifo, rx_ibh2shiftFifo_V_d, pointer</column>
<column name="rx_ibh2shiftFifo_V_k_din">out, 64, ap_fifo, rx_ibh2shiftFifo_V_k, pointer</column>
<column name="rx_ibh2shiftFifo_V_k_full_n">in, 1, ap_fifo, rx_ibh2shiftFifo_V_k, pointer</column>
<column name="rx_ibh2shiftFifo_V_k_write">out, 1, ap_fifo, rx_ibh2shiftFifo_V_k, pointer</column>
<column name="rx_ibh2shiftFifo_V_l_din">out, 1, ap_fifo, rx_ibh2shiftFifo_V_l, pointer</column>
<column name="rx_ibh2shiftFifo_V_l_full_n">in, 1, ap_fifo, rx_ibh2shiftFifo_V_l, pointer</column>
<column name="rx_ibh2shiftFifo_V_l_write">out, 1, ap_fifo, rx_ibh2shiftFifo_V_l, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_s_9_din">out, 92, ap_fifo, rx_ibh2fsm_MetaFifo_s_9, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_s_9_full_n">in, 1, ap_fifo, rx_ibh2fsm_MetaFifo_s_9, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_s_9_write">out, 1, ap_fifo, rx_ibh2fsm_MetaFifo_s_9, pointer</column>
<column name="rx_ibh2exh_MetaFifo_s_10_din">out, 5, ap_fifo, rx_ibh2exh_MetaFifo_s_10, pointer</column>
<column name="rx_ibh2exh_MetaFifo_s_10_full_n">in, 1, ap_fifo, rx_ibh2exh_MetaFifo_s_10, pointer</column>
<column name="rx_ibh2exh_MetaFifo_s_10_write">out, 1, ap_fifo, rx_ibh2exh_MetaFifo_s_10, pointer</column>
</table>
</item>
</section>
</profile>
