Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Mar 15 12:24:41 2025
| Host         : ASUS-TUF-A15 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         22          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/game_clock_0/U0/clk_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.072        0.000                      0                 1869        0.062        0.000                      0                 1869        4.500        0.000                       0                  1109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out100_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out125_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out25_design_1_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              13.477        0.000                      0                 1618        0.062        0.000                      0                 1618        9.020        0.000                       0                   882  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out100_design_1_clk_wiz_0_0        6.072        0.000                      0                   25        0.306        0.000                      0                   25        4.500        0.000                       0                    27  
  clk_out125_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out25_design_1_clk_wiz_0_0        25.739        0.000                      0                  226        0.106        0.000                      0                  226       19.020        0.000                       0                   186  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out125_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_out100_design_1_clk_wiz_0_0  
(none)                                                            clk_out25_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.477ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.328ns (37.334%)  route 3.908ns (62.666%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.669 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.960     9.629    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.331     9.960 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.960    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.075    23.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 13.477    

Slack (MET) :             13.804ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.282ns (38.908%)  route 3.583ns (61.092%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.648 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.636     9.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.306     9.589 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.031    23.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         23.393    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                 13.804    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.119ns (36.254%)  route 3.726ns (63.746%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.460 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.778     9.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.331     9.569 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.569    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.075    23.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 2.204ns (38.658%)  route 3.497ns (61.342%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.574 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.550     9.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.302     9.426 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.426    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    23.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.391    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                 13.966    

Slack (MET) :             13.981ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.186ns (38.428%)  route 3.503ns (61.572%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.555     9.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.303     9.413 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.413    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.032    23.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         23.394    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                 13.981    

Slack (MET) :             13.985ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 2.210ns (38.580%)  route 3.518ns (61.420%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.557 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.571     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.325     9.453 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.453    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.075    23.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 13.985    

Slack (MET) :             14.004ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 2.193ns (38.413%)  route 3.516ns (61.587%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.882     7.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.221 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.534 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.569     9.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.331     9.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.433    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.075    23.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 14.004    

Slack (MET) :             14.168ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.958ns (35.056%)  route 3.627ns (64.944%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.307ns = ( 23.307 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.684     3.723    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.241 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/Q
                         net (fo=2, routed)           0.846     5.088    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.212 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=21, routed)          1.737     6.948    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_0[1]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.722    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.941 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           1.044     8.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.323     9.309 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.549    23.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.397    23.703    
                         clock uncertainty           -0.302    23.401    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.075    23.476    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.476    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                 14.168    

Slack (MET) :             14.202ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.196ns (21.641%)  route 4.331ns (78.359%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 23.312 - 20.000 ) 
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.731     3.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y43          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDSE (Prop_fdse_C_Q)         0.419     4.189 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          2.651     6.840    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.299     7.139 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=37, routed)          1.236     8.375    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X2Y45          LUT3 (Prop_lut3_I2_O)        0.152     8.527 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=1, routed)           0.444     8.971    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.326     9.297 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, routed)           0.000     9.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X2Y43          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.554    23.312    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y43          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.459    23.770    
                         clock uncertainty           -0.302    23.468    
    SLICE_X2Y43          FDSE (Setup_fdse_C_D)        0.031    23.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 14.202    

Slack (MET) :             14.214ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.033ns (37.271%)  route 3.422ns (62.729%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.685     3.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     4.202 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.865     5.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.301     5.368 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.676     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.168 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.525     6.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.817 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.710     7.527    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.651 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.651    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.231 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.646     8.877    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.302     9.179 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.510    23.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.031    23.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.393    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 14.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.229ns (53.016%)  route 0.203ns (46.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.569     1.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.527 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.203     1.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X7Y50          LUT3 (Prop_lut3_I2_O)        0.101     1.831 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.831    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[61]
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.832     1.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.107     1.769    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.586     1.416    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y41          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.056     1.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.854     1.802    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.373     1.429    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.546    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.720%)  route 0.260ns (58.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.582     1.412    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y52          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.260     1.813    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.856     1.804    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.092     1.778    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.184%)  route 0.216ns (62.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.580     1.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.538 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.216     1.754    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.671    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.614%)  route 0.250ns (60.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.569     1.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.250     1.813    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.851     1.799    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.046     1.727    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.532%)  route 0.221ns (49.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.569     1.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.527 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.221     1.748    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X7Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.846 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.846    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.832     1.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.753    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.587     1.417    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.172     1.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.852     1.800    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.351     1.449    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.632    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.569     1.399    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.540 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[19]/Q
                         net (fo=1, routed)           0.054     1.594    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[19]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.639 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.639    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1[19]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.837     1.785    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]/C
                         clock pessimism             -0.373     1.412    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     1.533    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.585     1.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.054     1.610    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[27]
    SLICE_X0Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.853     1.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                         clock pessimism             -0.373     1.428    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.076     1.504    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.069%)  route 0.316ns (62.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.563     1.393    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y52          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.534 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]/Q
                         net (fo=1, routed)           0.316     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[9]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.895 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1[9]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.837     1.785    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1_reg[9]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     1.788    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y47     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y47     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y45     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y44     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y45     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y44     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y44     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 2.343ns (61.150%)  route 1.489ns (38.850%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.863    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.977    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.091    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.425 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.851     5.277    design_1_i/game_clock_0/U0/data0[22]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.303     5.580 r  design_1_i/game_clock_0/U0/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     5.580    design_1_i/game_clock_0/U0/counter_0[22]
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.564    11.567    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C
                         clock pessimism              0.142    11.709    
                         clock uncertainty           -0.088    11.621    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.031    11.652    design_1_i/game_clock_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 2.229ns (59.959%)  route 1.489ns (40.041%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.863    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.977    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.311 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.851     5.163    design_1_i/game_clock_0/U0/data0[18]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303     5.466 r  design_1_i/game_clock_0/U0/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     5.466    design_1_i/game_clock_0/U0/counter_0[18]
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.564    11.567    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/C
                         clock pessimism              0.142    11.709    
                         clock uncertainty           -0.088    11.621    
    SLICE_X36Y19         FDCE (Setup_fdce_C_D)        0.031    11.652    design_1_i/game_clock_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 2.255ns (59.990%)  route 1.504ns (40.010%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.863    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.977    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.091    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.313 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.867     5.180    design_1_i/game_clock_0/U0/data0[21]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.327     5.507 r  design_1_i/game_clock_0/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     5.507    design_1_i/game_clock_0/U0/counter_0[21]
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.564    11.567    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C
                         clock pessimism              0.142    11.709    
                         clock uncertainty           -0.088    11.621    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.075    11.696    design_1_i/game_clock_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 2.115ns (58.692%)  route 1.489ns (41.308%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.863    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.197 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.851     5.049    design_1_i/game_clock_0/U0/data0[14]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.303     5.352 r  design_1_i/game_clock_0/U0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     5.352    design_1_i/game_clock_0/U0/counter_0[14]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.088    11.622    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.031    11.653    design_1_i/game_clock_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.202ns (33.534%)  route 2.382ns (66.466%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.863     3.030    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.327     3.357 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.654     4.010    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.332     4.342 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.866     5.208    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124     5.332 r  design_1_i/game_clock_0/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     5.332    design_1_i/game_clock_0/U0/counter_0[20]
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.564    11.567    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C
                         clock pessimism              0.142    11.709    
                         clock uncertainty           -0.088    11.621    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.029    11.650    design_1_i/game_clock_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.197ns (33.787%)  route 2.346ns (66.213%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.863     3.030    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.327     3.357 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.654     4.010    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.332     4.342 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.829     5.172    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.119     5.291 r  design_1_i/game_clock_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     5.291    design_1_i/game_clock_0/U0/counter_0[23]
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.564    11.567    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
                         clock pessimism              0.142    11.709    
                         clock uncertainty           -0.088    11.621    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.075    11.696    design_1_i/game_clock_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 2.027ns (57.407%)  route 1.504ns (42.593%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.863    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.085 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.867     4.952    design_1_i/game_clock_0/U0/data0[13]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.327     5.279 r  design_1_i/game_clock_0/U0/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     5.279    design_1_i/game_clock_0/U0/counter_0[13]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.088    11.622    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.075    11.697    design_1_i/game_clock_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 2.001ns (58.168%)  route 1.439ns (41.832%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.083 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.802     4.885    design_1_i/game_clock_0/U0/data0[10]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.303     5.188 r  design_1_i/game_clock_0/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     5.188    design_1_i/game_clock_0/U0/counter_0[10]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567    11.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/C
                         clock pessimism              0.142    11.712    
                         clock uncertainty           -0.088    11.624    
    SLICE_X36Y17         FDCE (Setup_fdce_C_D)        0.029    11.653    design_1_i/game_clock_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 2.139ns (61.560%)  route 1.336ns (38.440%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.804    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.635 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.635    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.749    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.863    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.977    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.199 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.699     4.898    design_1_i/game_clock_0/U0/data0[17]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.325     5.223 r  design_1_i/game_clock_0/U0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     5.223    design_1_i/game_clock_0/U0/counter_0[17]
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.564    11.567    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C
                         clock pessimism              0.142    11.709    
                         clock uncertainty           -0.088    11.621    
    SLICE_X36Y19         FDCE (Setup_fdce_C_D)        0.075    11.696    design_1_i/game_clock_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.202ns (35.114%)  route 2.221ns (64.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.745     1.748    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.419     2.167 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.863     3.030    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.327     3.357 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.654     4.010    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.332     4.342 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.705     5.047    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.171 r  design_1_i/game_clock_0/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     5.171    design_1_i/game_clock_0/U0/counter_0[12]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.088    11.622    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.029    11.651    design_1_i/game_clock_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/clk_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/game_clock_0/U0/clk_state_reg/Q
                         net (fo=23, routed)          0.211     0.940    design_1_i/game_clock_0/U0/clk_10hz
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.985 r  design_1_i/game_clock_0/U0/clk_state_i_1/O
                         net (fo=1, routed)           0.000     0.985    design_1_i/game_clock_0/U0/clk_state_i_1_n_0
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
                         clock pessimism             -0.267     0.588    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.091     0.679    design_1_i/game_clock_0/U0/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.649%)  route 0.367ns (66.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X37Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.141     0.729 f  design_1_i/game_clock_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.148     0.876    design_1_i/game_clock_0/U0/counter[0]
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.921 r  design_1_i/game_clock_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.219     1.140    design_1_i/game_clock_0/U0/counter_0[0]
    SLICE_X37Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X37Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.061     0.649    design_1_i/game_clock_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.583     0.585    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.128     0.713 r  design_1_i/game_clock_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.128     0.841    design_1_i/game_clock_0/U0/counter[15]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.005 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.166    design_1_i/game_clock_0/U0/data0[15]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.106     1.272 r  design_1_i/game_clock_0/U0/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/game_clock_0/U0/counter_0[15]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.107     0.692    design_1_i/game_clock_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.585     0.587    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  design_1_i/game_clock_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.128     0.843    design_1_i/game_clock_0/U0/counter[7]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.007 r  design_1_i/game_clock_0/U0/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.168    design_1_i/game_clock_0/U0/data0[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.106     1.274 r  design_1_i/game_clock_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/game_clock_0/U0/counter_0[7]
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.107     0.694    design_1_i/game_clock_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.582     0.584    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.128     0.712 r  design_1_i/game_clock_0/U0/counter_reg[19]/Q
                         net (fo=2, routed)           0.128     0.840    design_1_i/game_clock_0/U0/counter[19]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.004 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.165    design_1_i/game_clock_0/U0/data0[19]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.106     1.271 r  design_1_i/game_clock_0/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/game_clock_0/U0/counter_0[19]
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.849     0.851    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C
                         clock pessimism             -0.267     0.584    
    SLICE_X36Y19         FDCE (Hold_fdce_C_D)         0.107     0.691    design_1_i/game_clock_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.581     0.583    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.128     0.711 r  design_1_i/game_clock_0/U0/counter_reg[23]/Q
                         net (fo=2, routed)           0.128     0.839    design_1_i/game_clock_0/U0/counter[23]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.003 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.164    design_1_i/game_clock_0/U0/data0[23]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.106     1.270 r  design_1_i/game_clock_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/game_clock_0/U0/counter_0[23]
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.848     0.850    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
                         clock pessimism             -0.267     0.583    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.107     0.690    design_1_i/game_clock_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.359ns (53.143%)  route 0.317ns (46.857%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  design_1_i/game_clock_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     0.847    design_1_i/game_clock_0/U0/counter[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.955 r  design_1_i/game_clock_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.196     1.151    design_1_i/game_clock_0/U0/data0[8]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.110     1.261 r  design_1_i/game_clock_0/U0/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/game_clock_0/U0/counter_0[8]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.092     0.678    design_1_i/game_clock_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.358ns (52.640%)  route 0.322ns (47.360%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/game_clock_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.158     0.886    design_1_i/game_clock_0/U0/counter[2]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.996 r  design_1_i/game_clock_0/U0/counter0_carry/O[1]
                         net (fo=1, routed)           0.164     1.161    design_1_i/game_clock_0/U0/data0[2]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.107     1.268 r  design_1_i/game_clock_0/U0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/game_clock_0/U0/counter_0[2]
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.092     0.680    design_1_i/game_clock_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.398ns (57.089%)  route 0.299ns (42.911%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.128     0.714 r  design_1_i/game_clock_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     0.841    design_1_i/game_clock_0/U0/counter[11]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.006 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.172     1.178    design_1_i/game_clock_0/U0/data0[11]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.105     1.283 r  design_1_i/game_clock_0/U0/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/game_clock_0/U0/counter_0[11]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.107     0.693    design_1_i/game_clock_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.401ns (53.225%)  route 0.352ns (46.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.128     0.714 r  design_1_i/game_clock_0/U0/counter_reg[9]/Q
                         net (fo=2, routed)           0.131     0.844    design_1_i/game_clock_0/U0/counter[9]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.012 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.222     1.234    design_1_i/game_clock_0/U0/data0[9]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.105     1.339 r  design_1_i/game_clock_0/U0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/game_clock_0/U0/counter_0[9]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[9]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.107     0.693    design_1_i/game_clock_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.646    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  clk_out125_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out125_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_design_1_clk_wiz_0_0
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.739ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.100ns  (logic 8.581ns (60.856%)  route 5.519ns (39.144%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.163 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.615    15.777    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.517    design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         41.517    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 25.739    

Slack (MET) :             25.798ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.240ns  (logic 8.581ns (60.262%)  route 5.659ns (39.738%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.163 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.754    15.917    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    41.715    design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.715    
                         arrival time                         -15.917    
  -------------------------------------------------------------------
                         slack                                 25.798    

Slack (MET) :             25.814ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 8.605ns (62.261%)  route 5.216ns (37.739%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.187 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.311    15.498    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.123    41.560    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    41.312    design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                 25.814    

Slack (MET) :             25.910ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.721ns  (logic 8.605ns (62.716%)  route 5.116ns (37.284%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.187 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.211    15.398    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.105    41.682    
                         clock uncertainty           -0.123    41.559    
    SLICE_X38Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    41.308    design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.308    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 25.910    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.939ns  (logic 8.581ns (61.562%)  route 5.358ns (38.438%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.163 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.453    15.616    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.537    design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         41.537    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             25.997ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.643ns  (logic 8.605ns (63.073%)  route 5.038ns (36.927%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.187 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.133    15.320    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.123    41.560    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.243    41.317    design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         41.317    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 25.997    

Slack (MET) :             26.037ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.797ns  (logic 8.581ns (62.193%)  route 5.216ns (37.807%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.163 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.312    15.474    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    41.512    design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 26.037    

Slack (MET) :             26.094ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.531ns  (logic 8.605ns (63.593%)  route 4.926ns (36.407%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.187 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.022    15.208    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[17]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.105    41.682    
                         clock uncertainty           -0.123    41.559    
    SLICE_X38Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.256    41.303    design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         41.303    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                 26.094    

Slack (MET) :             26.195ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.643ns  (logic 8.605ns (63.073%)  route 5.038ns (36.927%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.187 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.133    15.320    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.123    41.560    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.045    41.515    design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.515    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 26.195    

Slack (MET) :             26.206ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.442ns  (logic 8.605ns (64.014%)  route 4.837ns (35.986%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.674     1.677    design_1_i/vga_controller_0/U0/clk
    SLICE_X33Y6          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.419     2.096 r  design_1_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=12, routed)          0.799     2.895    design_1_i/vga_controller_0/U0/h_count_reg[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.299     3.194 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.194    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.727 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.727    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.083 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.163    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.376 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.896 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.040    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.164 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.677 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.794 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.794    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.831    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.187 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.933    15.119    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.123    41.560    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.234    41.326    design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                 26.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.054     0.789    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.045     0.834 r  design_1_i/hdmi_tx_0/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.834    design_1_i/hdmi_tx_0/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X42Y3          FDCE (Hold_fdce_C_D)         0.121     0.728    design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y9          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     0.819    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.045     0.864 r  design_1_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.864    design_1_i/hdmi_tx_0/inst/encb/dout[0]
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.091     0.697    design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     0.820    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.865 r  design_1_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.865    design_1_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X41Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X41Y3          FDCE (Hold_fdce_C_D)         0.091     0.698    design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.015%)  route 0.119ns (38.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.587     0.589    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y16         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/hdmi_tx_0/inst/encr/n1d_reg[2]/Q
                         net (fo=4, routed)           0.119     0.848    design_1_i/hdmi_tx_0/inst/encr/n1d[2]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.893 r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.893    design_1_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X42Y17         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.853     0.855    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y17         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.120     0.722    design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.105     0.840    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X43Y4          LUT5 (Prop_lut5_I1_O)        0.045     0.885 r  design_1_i/hdmi_tx_0/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.885    design_1_i/hdmi_tx_0/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X43Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X43Y4          FDCE (Hold_fdce_C_D)         0.091     0.701    design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_controller_0/U0/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.629%)  route 0.145ns (43.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.561     0.563    design_1_i/vga_controller_0/U0/clk
    SLICE_X29Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=13, routed)          0.145     0.848    design_1_i/vga_controller_0/U0/v_count[0]
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.048     0.896 r  design_1_i/vga_controller_0/U0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.896    design_1_i/vga_controller_0/U0/v_count[3]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.829     0.831    design_1_i/vga_controller_0/U0/clk
    SLICE_X28Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[3]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.131     0.707    design_1_i/vga_controller_0/U0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.020%)  route 0.135ns (41.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.589     0.591    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/hdmi_tx_0/inst/encb/n1d_reg[1]/Q
                         net (fo=4, routed)           0.135     0.866    design_1_i/hdmi_tx_0/inst/encb/n1d[1]
    SLICE_X40Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.911 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/hdmi_tx_0/inst/encb/q_m_1
    SLICE_X40Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism             -0.233     0.629    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.091     0.720    design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_controller_0/U0/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.561     0.563    design_1_i/vga_controller_0/U0/clk
    SLICE_X29Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=13, routed)          0.145     0.848    design_1_i/vga_controller_0/U0/v_count[0]
    SLICE_X28Y10         LUT4 (Prop_lut4_I2_O)        0.045     0.893 r  design_1_i/vga_controller_0/U0/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.893    design_1_i/vga_controller_0/U0/v_count[2]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.829     0.831    design_1_i/vga_controller_0/U0/clk
    SLICE_X28Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[2]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.120     0.696    design_1_i/vga_controller_0/U0/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_controller_0/U0/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.561     0.563    design_1_i/vga_controller_0/U0/clk
    SLICE_X29Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=13, routed)          0.149     0.852    design_1_i/vga_controller_0/U0/v_count[0]
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.045     0.897 r  design_1_i/vga_controller_0/U0/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.897    design_1_i/vga_controller_0/U0/v_count[4]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.829     0.831    design_1_i/vga_controller_0/U0/clk
    SLICE_X28Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/v_count_reg[4]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.121     0.697    design_1_i/vga_controller_0/U0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[6]/Q
                         net (fo=5, routed)           0.105     0.863    design_1_i/hdmi_tx_0/inst/encg/p_0_in0_in
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.908 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.908    design_1_i/hdmi_tx_0/inst/encg/q_m_6
    SLICE_X43Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X43Y5          FDRE (Hold_fdre_C_D)         0.092     0.699    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.851ns  (logic 0.124ns (6.698%)  route 1.727ns (93.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.727     1.727    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     1.851 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.851    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.501     3.259    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.693%)  route 0.745ns (94.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.745     0.745    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.790 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.790    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.832     1.780    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 1.490ns (24.492%)  route 4.594ns (75.508%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/Q
                         net (fo=15, routed)          2.271     2.727    design_1_i/game_logic_0/U0/snake_x[5]
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124     2.851 r  design_1_i/game_logic_0/U0/_carry__0_i_6/O
                         net (fo=3, routed)           0.834     3.685    design_1_i/game_logic_0/U0/_carry__0_i_6_n_0
    SLICE_X35Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.809 r  design_1_i/game_logic_0/U0/_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.809    design_1_i/game_logic_0/U0/_carry__1_i_3_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.266 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.737     5.003    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.329     5.332 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.752     6.084    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 1.490ns (24.492%)  route 4.594ns (75.508%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/Q
                         net (fo=15, routed)          2.271     2.727    design_1_i/game_logic_0/U0/snake_x[5]
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124     2.851 r  design_1_i/game_logic_0/U0/_carry__0_i_6/O
                         net (fo=3, routed)           0.834     3.685    design_1_i/game_logic_0/U0/_carry__0_i_6_n_0
    SLICE_X35Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.809 r  design_1_i/game_logic_0/U0/_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.809    design_1_i/game_logic_0/U0/_carry__1_i_3_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.266 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.737     5.003    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.329     5.332 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.752     6.084    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 1.490ns (25.069%)  route 4.454ns (74.931%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/Q
                         net (fo=15, routed)          2.271     2.727    design_1_i/game_logic_0/U0/snake_x[5]
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124     2.851 r  design_1_i/game_logic_0/U0/_carry__0_i_6/O
                         net (fo=3, routed)           0.834     3.685    design_1_i/game_logic_0/U0/_carry__0_i_6_n_0
    SLICE_X35Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.809 r  design_1_i/game_logic_0/U0/_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.809    design_1_i/game_logic_0/U0/_carry__1_i_3_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.266 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.737     5.003    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.329     5.332 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.612     5.944    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 1.490ns (25.069%)  route 4.454ns (74.931%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/Q
                         net (fo=15, routed)          2.271     2.727    design_1_i/game_logic_0/U0/snake_x[5]
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124     2.851 r  design_1_i/game_logic_0/U0/_carry__0_i_6/O
                         net (fo=3, routed)           0.834     3.685    design_1_i/game_logic_0/U0/_carry__0_i_6_n_0
    SLICE_X35Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.809 r  design_1_i/game_logic_0/U0/_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.809    design_1_i/game_logic_0/U0/_carry__1_i_3_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.266 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.737     5.003    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.329     5.332 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.612     5.944    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.263ns  (logic 2.449ns (46.538%)  route 2.814ns (53.462%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.814     4.290    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.414 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.414    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.815 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.815    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.929    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.263 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.263    design_1_i/game_logic_0/U0/snake_x_reg0_carry__1_n_6
    SLICE_X37Y13         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.152ns  (logic 2.338ns (45.386%)  route 2.814ns (54.614%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.814     4.290    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.414 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.414    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.815 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.815    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.929    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.152 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.152    design_1_i/game_logic_0/U0/snake_x_reg0_carry__1_n_7
    SLICE_X37Y13         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 2.335ns (45.354%)  route 2.814ns (54.646%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.814     4.290    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.414 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.414    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.815 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.815    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.149 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.149    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_6
    SLICE_X37Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.128ns  (logic 2.314ns (45.131%)  route 2.814ns (54.869%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.814     4.290    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.414 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.414    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.815 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.815    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.128    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_4
    SLICE_X37Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.240ns (44.327%)  route 2.814ns (55.673%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.814     4.290    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.414 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.414    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.815 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.815    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.054    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_5
    SLICE_X37Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.038ns  (logic 2.224ns (44.150%)  route 2.814ns (55.850%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.814     4.290    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.414 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.414    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.815 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.815    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.038 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.038    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_7
    SLICE_X37Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
    SLICE_X37Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/Q
                         net (fo=8, routed)           0.079     0.220    design_1_i/game_logic_0/U0/snake_x[1]
    SLICE_X37Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_4
    SLICE_X37Y11         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/C
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/Q
                         net (fo=9, routed)           0.079     0.220    design_1_i/game_logic_0/U0/snake_y[1]
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_4
    SLICE_X35Y11         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/C
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/Q
                         net (fo=8, routed)           0.079     0.220    design_1_i/game_logic_0/U0/snake_y[0]
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.366    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_5
    SLICE_X35Y11         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/Q
                         net (fo=8, routed)           0.079     0.220    design_1_i/game_logic_0/U0/snake_x[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.366    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_5
    SLICE_X37Y11         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.308ns (79.558%)  route 0.079ns (20.442%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/Q
                         net (fo=20, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_y[2]
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.387 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.387    design_1_i/game_logic_0/U0/snake_y_reg0_carry__0_n_7
    SLICE_X35Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.308ns (79.545%)  route 0.079ns (20.455%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X37Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X37Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.387 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.387    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_7
    SLICE_X37Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.319ns (80.123%)  route 0.079ns (19.877%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/Q
                         net (fo=20, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_y[2]
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.398 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.398    design_1_i/game_logic_0/U0/snake_y_reg0_carry__0_n_5
    SLICE_X35Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.319ns (80.110%)  route 0.079ns (19.890%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X37Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X37Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.398 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.398    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_5
    SLICE_X37Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.268ns (63.969%)  route 0.151ns (36.031%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[5]/C
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[5]/Q
                         net (fo=18, routed)          0.151     0.292    design_1_i/game_logic_0/U0/snake_y[4]
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.419 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.419    design_1_i/game_logic_0/U0/snake_y_reg0_carry__0_n_4
    SLICE_X35Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.268ns (63.640%)  route 0.153ns (36.360%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/C
    SLICE_X37Y12         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/Q
                         net (fo=17, routed)          0.153     0.294    design_1_i/game_logic_0/U0/snake_x[4]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.421 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.421    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_4
    SLICE_X37Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.914     4.148 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.148    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 2.385ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.913     4.147 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.147    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.352ns  (logic 2.351ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.879     4.132 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.132    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.878     4.131 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.131    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.860     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.859     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     1.569 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.569    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     1.570 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.570    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.578 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.579 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     1.590 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.590    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     1.591 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.591    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     1.616 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.616    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     1.617 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.617    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680    11.680    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     8.142 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.902    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    10.003 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    11.680    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.508ns (38.945%)  route 2.365ns (61.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.365     3.873    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y15         FDCE                                         f  design_1_i/game_clock_0/U0/clk_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569     1.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.508ns (38.945%)  route 2.365ns (61.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.365     3.873    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569     1.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.508ns (38.945%)  route 2.365ns (61.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.365     3.873    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569     1.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.508ns (38.945%)  route 2.365ns (61.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.365     3.873    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569     1.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 1.508ns (38.989%)  route 2.360ns (61.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.360     3.869    design_1_i/game_clock_0/U0/reset
    SLICE_X37Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569     1.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X37Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.853ns  (logic 1.508ns (39.155%)  route 2.344ns (60.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.344     3.853    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.568     1.571    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.853ns  (logic 1.508ns (39.155%)  route 2.344ns (60.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.344     3.853    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.568     1.571    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.853ns  (logic 1.508ns (39.155%)  route 2.344ns (60.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.344     3.853    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.568     1.571    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.853ns  (logic 1.508ns (39.155%)  route 2.344ns (60.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.344     3.853    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.568     1.571    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 1.508ns (40.641%)  route 2.203ns (59.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.203     3.712    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567     1.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.276ns (25.992%)  route 0.786ns (74.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.786     1.062    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.848     0.850    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.276ns (25.992%)  route 0.786ns (74.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.786     1.062    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.848     0.850    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.276ns (25.992%)  route 0.786ns (74.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.786     1.062    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.848     0.850    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.276ns (25.992%)  route 0.786ns (74.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.786     1.062    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.848     0.850    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.415%)  route 0.855ns (75.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.855     1.131    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.415%)  route 0.855ns (75.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.855     1.131    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.415%)  route 0.855ns (75.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.855     1.131    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.415%)  route 0.855ns (75.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.855     1.131    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.276ns (24.328%)  route 0.859ns (75.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.859     1.135    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y19         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.849     0.851    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.276ns (24.328%)  route 0.859ns (75.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.859     1.135    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y19         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.849     0.851    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.858ns  (logic 8.623ns (54.376%)  route 7.235ns (45.624%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.104 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.754    15.858    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.719ns  (logic 8.623ns (54.857%)  route 7.096ns (45.143%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.104 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.615    15.719    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.557ns  (logic 8.623ns (55.428%)  route 6.934ns (44.572%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.104 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.453    15.557    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.439ns  (logic 8.647ns (56.006%)  route 6.792ns (43.994%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.128 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.311    15.439    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.416ns  (logic 8.623ns (55.936%)  route 6.793ns (44.064%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.104 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.312    15.416    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.339ns  (logic 8.647ns (56.372%)  route 6.692ns (43.628%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.128 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.211    15.339    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574     1.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.261ns  (logic 8.647ns (56.660%)  route 6.614ns (43.340%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.128 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.133    15.261    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.261ns  (logic 8.647ns (56.660%)  route 6.614ns (43.340%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I3_O)        0.356    14.128 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.133    15.261    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.247ns  (logic 8.623ns (56.556%)  route 6.624ns (43.444%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.104 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.143    15.247    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[10]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.227ns  (logic 8.623ns (56.631%)  route 6.604ns (43.369%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          1.370     1.848    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.295     2.143 r  design_1_i/game_logic_0/U0/pellet_x[4]_INST_0/O
                         net (fo=2, routed)           1.006     3.148    design_1_i/vga_controller_0/U0/pellet_x[4]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.272 r  design_1_i/vga_controller_0/U0/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.272    design_1_i/vga_controller_0/U0/i__carry__0_i_4__2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.785 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.785    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          1.080     5.104    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.213     9.317 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.319    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.837 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    11.982    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.106 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.619 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.736 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.893 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.879    13.772    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.332    14.104 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.122    15.227    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.045ns (7.978%)  route 0.519ns (92.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.175     0.564    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y2          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.045ns (7.978%)  route 0.519ns (92.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.175     0.564    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y2          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.371%)  route 0.566ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.221     0.611    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.371%)  route 0.566ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.221     0.611    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.371%)  route 0.566ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.221     0.611    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.371%)  route 0.566ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.221     0.611    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.371%)  route 0.566ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.221     0.611    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.045ns (6.678%)  route 0.629ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.285     0.674    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.045ns (6.678%)  route 0.629ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.285     0.674    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.045ns (6.678%)  route 0.629ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.285     0.674    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]/C





