<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a100t-csg324-1</Part>
        <TopModelName>ecg_cnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>60677</Best-caseLatency>
            <Average-caseLatency>60677</Average-caseLatency>
            <Worst-caseLatency>60677</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.607 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.607 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.607 ms</Worst-caseRealTimeLatency>
            <Interval-min>60678</Interval-min>
            <Interval-max>60678</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../ecg_cnn.cpp:186</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>53</BRAM_18K>
            <DSP>58</DSP>
            <FF>10845</FF>
            <LUT>10733</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>126800</FF>
            <LUT>63400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>ecg_cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>ecg_cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>ecg_cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWVALID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWREADY</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWADDR</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWLEN</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWSIZE</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWBURST</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWLOCK</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWCACHE</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWPROT</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWQOS</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWREGION</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_AWUSER</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WVALID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WREADY</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WDATA</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WSTRB</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WLAST</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_WUSER</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARVALID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARREADY</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARADDR</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARLEN</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARSIZE</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARBURST</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARLOCK</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARCACHE</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARPROT</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARQOS</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARREGION</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_ARUSER</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RVALID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RREADY</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RDATA</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RLAST</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RUSER</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_RRESP</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_BVALID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_BREADY</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_BRESP</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_BID</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_INPUT_r_BUSER</name>
            <Object>INPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWVALID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWREADY</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWADDR</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWLEN</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWSIZE</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWBURST</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWLOCK</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWCACHE</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWPROT</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWQOS</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWREGION</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_AWUSER</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WVALID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WREADY</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WDATA</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WSTRB</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WLAST</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_WUSER</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARVALID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARREADY</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARADDR</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARLEN</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARSIZE</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARBURST</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARLOCK</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARCACHE</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARPROT</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARQOS</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARREGION</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_ARUSER</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RVALID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RREADY</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RDATA</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RLAST</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RUSER</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_RRESP</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_BVALID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_BREADY</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_BRESP</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_BID</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUTPUT_r_BUSER</name>
            <Object>OUTPUT_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>ecg_cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1d_relu_fu_406</InstName>
                    <ModuleName>conv1d_relu</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>406</ID>
                    <BindInstances>icmp_ln35_fu_333_p2 add_ln35_1_fu_339_p2 add_ln35_fu_622_p2 icmp_ln36_fu_353_p2 select_ln35_fu_359_p3 select_ln35_1_fu_628_p3 sparsemux_17_3_9_1_1_U1 add_ln41_fu_379_p2 mac_muladd_12s_11s_18s_21_4_1_U2 mac_muladd_12s_11s_18s_21_4_1_U2 add_ln41_2_fu_404_p2 add_ln41_3_fu_415_p2 add_ln41_4_fu_424_p2 mac_muladd_12s_10s_21ns_21_4_1_U3 mac_muladd_12s_10s_21ns_21_4_1_U3 add_ln41_6_fu_449_p2 add_ln41_7_fu_458_p2 mac_muladd_12s_10s_21ns_21_4_1_U4 mac_muladd_12s_10s_21ns_21_4_1_U4 add_ln41_9_fu_483_p2 add_ln41_10_fu_492_p2 mac_muladd_12s_10s_21ns_21_4_1_U5 mac_muladd_12s_10s_21ns_21_4_1_U5 add_ln41_12_fu_517_p2 add_ln41_13_fu_526_p2 mac_muladd_12s_9s_21ns_21_4_1_U6 mac_muladd_12s_9s_21ns_21_4_1_U6 add_ln41_15_fu_551_p2 add_ln41_16_fu_560_p2 mac_muladd_12s_10s_21ns_21_4_1_U7 mac_muladd_12s_10s_21ns_21_4_1_U7 add_ln41_18_fu_585_p2 add_ln41_19_fu_594_p2 mac_muladd_12s_11s_21ns_21_4_1_U8 mac_muladd_12s_11s_21ns_21_4_1_U8 icmp_ln43_fu_908_p2 select_ln43_fu_914_p3 w_local_0_U w_local_1_U w_local_2_U w_local_3_U w_local_4_U w_local_5_U w_local_6_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool_fu_432</InstName>
                    <ModuleName>maxpool</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>432</ID>
                    <BindInstances>icmp_ln55_fu_317_p2 add_ln55_1_fu_323_p2 add_ln55_fu_371_p2 icmp_ln56_fu_337_p2 select_ln55_fu_343_p3 select_ln55_1_fu_377_p3 mul_9ns_11ns_19_1_1_U26 urem_9ns_4ns_3_13_1_U25 maxval_fu_457_p3 v_fu_464_p3 icmp_ln62_fu_471_p2 maxval_2_fu_477_p3 add_ln56_fu_357_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv1d_relu2_fu_448</InstName>
                    <ModuleName>conv1d_relu2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <BindInstances>icmp_ln92_fu_2520_p2 add_ln92_1_fu_2526_p2 add_ln92_fu_2557_p2 icmp_ln93_fu_2535_p2 select_ln92_fu_2541_p3 select_ln92_1_fu_2563_p3 sparsemux_33_4_10_1_1_U87 mul_9ns_11ns_19_1_1_U41 urem_9ns_4ns_3_13_1_U42 sparsemux_11_3_11_1_1_U47 mac_muladd_12s_11ns_19s_21_4_1_U88 mac_muladd_12s_11ns_19s_21_4_1_U88 add_ln99_1_fu_2674_p2 mul_9ns_11ns_19_1_1_U43 sparsemux_11_3_11_1_1_U48 mac_muladd_11ns_11s_21ns_21_4_1_U89 mac_muladd_11ns_11s_21ns_21_4_1_U89 add_ln99_3_fu_2699_p2 mul_9ns_11ns_19_1_1_U44 sparsemux_11_3_11_1_1_U49 mac_muladd_11ns_11s_21ns_21_4_1_U90 mac_muladd_11ns_11s_21ns_21_4_1_U90 add_ln99_5_fu_2724_p2 mul_9ns_11ns_19_1_1_U45 sparsemux_11_3_11_1_1_U50 mac_muladd_11ns_10s_21ns_21_4_1_U91 mac_muladd_11ns_10s_21ns_21_4_1_U91 add_ln99_7_fu_2749_p2 mul_9ns_11ns_19_1_1_U46 sparsemux_11_3_11_1_1_U51 mac_muladd_12s_11ns_21ns_21_4_1_U92 mac_muladd_12s_11ns_21ns_21_4_1_U92 sparsemux_11_3_11_1_1_U52 mac_muladd_12s_11ns_21ns_21_4_1_U93 mac_muladd_12s_11ns_21ns_21_4_1_U93 sparsemux_11_3_11_1_1_U53 mac_muladd_12s_11ns_21ns_21_4_1_U94 mac_muladd_12s_11ns_21ns_21_4_1_U94 sparsemux_11_3_11_1_1_U54 mac_muladd_12s_11ns_21ns_21_4_1_U95 mac_muladd_12s_11ns_21ns_21_4_1_U95 sparsemux_11_3_11_1_1_U55 mac_muladd_12s_11ns_21ns_21_4_1_U96 mac_muladd_12s_11ns_21ns_21_4_1_U96 sparsemux_11_3_11_1_1_U56 mac_muladd_12s_11ns_21ns_21_4_1_U97 mac_muladd_12s_11ns_21ns_21_4_1_U97 sparsemux_11_3_11_1_1_U57 mac_muladd_11ns_11s_21ns_21_4_1_U98 mac_muladd_11ns_11s_21ns_21_4_1_U98 sparsemux_11_3_11_1_1_U58 mac_muladd_11ns_11s_21ns_21_4_1_U99 mac_muladd_11ns_11s_21ns_21_4_1_U99 sparsemux_11_3_11_1_1_U59 mac_muladd_11ns_11s_21ns_21_4_1_U100 mac_muladd_11ns_11s_21ns_21_4_1_U100 sparsemux_11_3_11_1_1_U60 mac_muladd_11ns_10s_21ns_21_4_1_U101 mac_muladd_11ns_10s_21ns_21_4_1_U101 sparsemux_11_3_11_1_1_U61 mac_muladd_11ns_10s_21ns_21_4_1_U102 mac_muladd_11ns_10s_21ns_21_4_1_U102 sparsemux_11_3_11_1_1_U62 mac_muladd_11ns_11s_21ns_21_4_1_U103 mac_muladd_11ns_11s_21ns_21_4_1_U103 sparsemux_11_3_11_1_1_U63 mac_muladd_11ns_11s_21ns_21_4_1_U104 mac_muladd_11ns_11s_21ns_21_4_1_U104 sparsemux_11_3_11_1_1_U64 mac_muladd_11ns_10s_21ns_21_4_1_U105 mac_muladd_11ns_10s_21ns_21_4_1_U105 sparsemux_11_3_11_1_1_U65 mac_muladd_11ns_10s_21ns_21_4_1_U106 mac_muladd_11ns_10s_21ns_21_4_1_U106 sparsemux_11_3_11_1_1_U66 mac_muladd_11ns_11s_21ns_21_4_1_U107 mac_muladd_11ns_11s_21ns_21_4_1_U107 sparsemux_11_3_11_1_1_U67 mac_muladd_12s_11ns_21ns_21_4_1_U108 mac_muladd_12s_11ns_21ns_21_4_1_U108 sparsemux_11_3_11_1_1_U68 mac_muladd_11ns_11s_21ns_21_4_1_U109 mac_muladd_11ns_11s_21ns_21_4_1_U109 sparsemux_11_3_11_1_1_U69 mac_muladd_11ns_11s_21ns_21_4_1_U110 mac_muladd_11ns_11s_21ns_21_4_1_U110 sparsemux_11_3_11_1_1_U70 mac_muladd_11ns_10s_21ns_21_4_1_U111 mac_muladd_11ns_10s_21ns_21_4_1_U111 sparsemux_11_3_11_1_1_U71 mac_muladd_12s_11ns_21ns_21_4_1_U112 mac_muladd_12s_11ns_21ns_21_4_1_U112 sparsemux_11_3_11_1_1_U72 mac_muladd_12s_11ns_21ns_21_4_1_U113 mac_muladd_12s_11ns_21ns_21_4_1_U113 sparsemux_11_3_11_1_1_U73 mac_muladd_12s_11ns_21ns_21_4_1_U114 mac_muladd_12s_11ns_21ns_21_4_1_U114 sparsemux_11_3_11_1_1_U74 mac_muladd_12s_11ns_21ns_21_4_1_U115 mac_muladd_12s_11ns_21ns_21_4_1_U115 sparsemux_11_3_11_1_1_U75 mac_muladd_12s_11ns_21ns_21_4_1_U116 mac_muladd_12s_11ns_21ns_21_4_1_U116 sparsemux_11_3_11_1_1_U76 mac_muladd_12s_11ns_21ns_21_4_1_U117 mac_muladd_12s_11ns_21ns_21_4_1_U117 sparsemux_11_3_11_1_1_U77 mac_muladd_11ns_11s_21ns_21_4_1_U118 mac_muladd_11ns_11s_21ns_21_4_1_U118 sparsemux_11_3_11_1_1_U78 mac_muladd_11ns_11s_21ns_21_4_1_U119 mac_muladd_11ns_11s_21ns_21_4_1_U119 sparsemux_11_3_11_1_1_U79 mac_muladd_11ns_11s_21ns_21_4_1_U120 mac_muladd_11ns_11s_21ns_21_4_1_U120 sparsemux_11_3_11_1_1_U80 mac_muladd_11ns_10s_21ns_21_4_1_U121 mac_muladd_11ns_10s_21ns_21_4_1_U121 sparsemux_11_3_11_1_1_U81 mac_muladd_11ns_10s_21ns_21_4_1_U122 mac_muladd_11ns_10s_21ns_21_4_1_U122 sparsemux_11_3_11_1_1_U82 mac_muladd_11ns_11s_21ns_21_4_1_U123 mac_muladd_11ns_11s_21ns_21_4_1_U123 sparsemux_11_3_11_1_1_U83 mac_muladd_11ns_11s_21ns_21_4_1_U124 mac_muladd_11ns_11s_21ns_21_4_1_U124 sparsemux_11_3_11_1_1_U84 mac_muladd_11ns_10s_21ns_21_4_1_U125 mac_muladd_11ns_10s_21ns_21_4_1_U125 sparsemux_11_3_11_1_1_U85 mac_muladd_11ns_10s_21ns_21_4_1_U126 mac_muladd_11ns_10s_21ns_21_4_1_U126 sparsemux_11_3_11_1_1_U86 mac_muladd_11ns_11s_21ns_21_4_1_U127 mac_muladd_11ns_11s_21ns_21_4_1_U127 icmp_ln102_fu_5303_p2 select_ln102_fu_5309_p3 w_local_80_0_0_U w_local_80_0_1_U w_local_80_0_2_U w_local_80_0_3_U w_local_80_0_4_U w_local_80_1_0_U w_local_80_1_1_U w_local_80_1_2_U w_local_80_1_3_U w_local_80_1_4_U w_local_80_2_0_U w_local_80_2_1_U w_local_80_2_2_U w_local_80_2_3_U w_local_80_2_4_U w_local_80_3_0_U w_local_80_3_1_U w_local_80_3_2_U w_local_80_3_3_U w_local_80_3_4_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gap_fu_506</InstName>
                    <ModuleName>gap</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>506</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226</InstName>
                            <ModuleName>gap_Pipeline_VITIS_LOOP_115_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>226</ID>
                            <BindInstances>icmp_ln115_fu_158_p2 add_ln115_fu_164_p2 sparsemux_9_2_11_1_1_U172 sum_1_fu_220_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln113_fu_249_p2 add_ln113_fu_255_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dense_relu_fu_530</InstName>
                    <ModuleName>dense_relu</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>530</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380</InstName>
                            <ModuleName>dense_relu_Pipeline_VITIS_LOOP_146_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>icmp_ln146_fu_345_p2 add_ln146_fu_351_p2 sparsemux_33_4_12_1_1_U201 sparsemux_9_2_12_1_1_U202 mac_muladd_12s_12s_21ns_21_4_1_U203 mac_muladd_12s_12s_21ns_21_4_1_U203 w_local_82_0_U w_local_82_1_U w_local_82_2_U w_local_82_3_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln144_fu_419_p2 add_ln144_fu_425_p2 sparsemux_33_4_8_1_1_U230 icmp_ln150_fu_516_p2 select_ln150_fu_522_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dense_linear_fu_574</InstName>
                    <ModuleName>dense_linear</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>574</ID>
                    <BindInstances>icmp_ln177_fu_270_p2 add_ln177_fu_276_p2 sparsemux_33_4_11_1_1_U264 sparsemux_33_4_12_1_1_x_U265 mac_muladd_12s_11ns_21ns_21_4_1_U266 mac_muladd_12s_11ns_21ns_21_4_1_U266</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_12_3_s_fu_594</InstName>
                    <ModuleName>exp_12_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>594</ID>
                    <BindInstances>mul_25ns_18ns_43_1_0_U286 add_ln223_fu_242_p2 exp_x_msb_2_lsb_m_1_fu_252_p2 mul_25ns_25ns_50_1_0_U285 y_l_fu_275_p2 or_ln245_fu_351_p2 or_ln245_1_fu_357_p2 or_ln245_2_fu_363_p2 or_ln245_3_fu_369_p2 or_ln245_4_fu_375_p2 or_ln245_5_fu_381_p2 or_ln245_6_fu_387_p2 overf_1_fu_393_p2 select_ln259_fu_409_p3 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_out_U conv1_out_1_U pool1_out_U pool1_out_1_U pool1_out_2_U pool1_out_3_U pool1_out_4_U pool1_out_5_U pool1_out_6_U pool1_out_7_U pool1_out_8_U pool1_out_9_U conv2_out_U conv2_out_1_U conv2_out_2_U conv2_out_3_U grp_exp_12_3_s_fu_594_x add_ln248_fu_763_p2 sdiv_20ns_13s_20_24_seq_1_U293 icmp_ln252_fu_813_p2 add_ln252_fu_819_p2 select_ln252_fu_825_p3 ref_tmp_i_i_0_fu_833_p3 label_fu_841_p2 CTRL_s_axi_U INPUT_r_m_axi_U OUTPUT_r_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1d_relu</Name>
            <Loops>
                <CONV1_F_CONV1_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40000</Best-caseLatency>
                    <Average-caseLatency>40000</Average-caseLatency>
                    <Worst-caseLatency>40000</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39991</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CONV1_F_CONV1_X>
                        <Name>CONV1_F_CONV1_X</Name>
                        <Slack>8.00</Slack>
                        <TripCount>5712</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>39998</Latency>
                        <AbsoluteTimeLatency>0.400 ms</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </CONV1_F_CONV1_X>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CONV1_F_CONV1_X>
                            <Name>CONV1_F_CONV1_X</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:35</SourceLocation>
                        </CONV1_F_CONV1_X>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>767</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1025</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_333_p2" SOURCE="../ecg_cnn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_339_p2" SOURCE="../ecg_cnn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_622_p2" SOURCE="../ecg_cnn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_353_p2" SOURCE="../ecg_cnn.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_359_p3" SOURCE="../ecg_cnn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_628_p3" SOURCE="../ecg_cnn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_9_1_1_U1" SOURCE="../ecg_cnn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_379_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11s_18s_21_4_1_U2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11s_18s_21_4_1_U2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_404_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_415_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_424_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U3" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U3" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_6_fu_449_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_7_fu_458_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U4" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U4" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_9_fu_483_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_10_fu_492_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U5" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U5" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_12_fu_517_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_13_fu_526_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_9s_21ns_21_4_1_U6" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_9s_21ns_21_4_1_U6" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_15_fu_551_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_16_fu_560_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U7" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_10s_21ns_21_4_1_U7" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_18_fu_585_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_19_fu_594_p2" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11s_21ns_21_4_1_U8" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV1_F_CONV1_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11s_21ns_21_4_1_U8" SOURCE="../ecg_cnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln43_fu_908_p2" SOURCE="../ecg_cnn.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV1_F_CONV1_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_914_p3" SOURCE="../ecg_cnn.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_0_U" SOURCE="" STORAGESIZE="11 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_4_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_6_U" SOURCE="" STORAGESIZE="11 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool</Name>
            <Loops>
                <POOL_F_POOL_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2871</Best-caseLatency>
                    <Average-caseLatency>2871</Average-caseLatency>
                    <Worst-caseLatency>2871</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2857</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POOL_F_POOL_X>
                        <Name>POOL_F_POOL_X</Name>
                        <Slack>8.00</Slack>
                        <TripCount>2856</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2869</Latency>
                        <AbsoluteTimeLatency>28.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </POOL_F_POOL_X>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <POOL_F_POOL_X>
                            <Name>POOL_F_POOL_X</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:55</SourceLocation>
                        </POOL_F_POOL_X>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>464</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_fu_317_p2" SOURCE="../ecg_cnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_323_p2" SOURCE="../ecg_cnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_371_p2" SOURCE="../ecg_cnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_337_p2" SOURCE="../ecg_cnn.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_343_p3" SOURCE="../ecg_cnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_1_fu_377_p3" SOURCE="../ecg_cnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U26" SOURCE="../ecg_cnn.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="12" LOOP="POOL_F_POOL_X" OPTYPE="urem" PRAGMA="" RTLNAME="urem_9ns_4ns_3_13_1_U25" SOURCE="../ecg_cnn.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="select" PRAGMA="" RTLNAME="maxval_fu_457_p3" SOURCE="../ecg_cnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="maxval" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="select" PRAGMA="" RTLNAME="v_fu_464_p3" SOURCE="../ecg_cnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln62_fu_471_p2" SOURCE="../ecg_cnn.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="select" PRAGMA="" RTLNAME="maxval_2_fu_477_p3" SOURCE="../ecg_cnn.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="maxval_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POOL_F_POOL_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_357_p2" SOURCE="../ecg_cnn.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1d_relu2</Name>
            <Loops>
                <CONV2_F_CONV2_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.739</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11354</Best-caseLatency>
                    <Average-caseLatency>11354</Average-caseLatency>
                    <Worst-caseLatency>11354</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11298</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CONV2_F_CONV2_X>
                        <Name>CONV2_F_CONV2_X</Name>
                        <Slack>8.00</Slack>
                        <TripCount>5648</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>11352</Latency>
                        <AbsoluteTimeLatency>0.114 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>59</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </CONV2_F_CONV2_X>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CONV2_F_CONV2_X>
                            <Name>CONV2_F_CONV2_X</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:92</SourceLocation>
                        </CONV2_F_CONV2_X>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>45</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>18</UTIL_DSP>
                    <FF>6732</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>5260</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_2520_p2" SOURCE="../ecg_cnn.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_2526_p2" SOURCE="../ecg_cnn.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_2557_p2" SOURCE="../ecg_cnn.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_2535_p2" SOURCE="../ecg_cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_2541_p3" SOURCE="../ecg_cnn.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_2563_p3" SOURCE="../ecg_cnn.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_10_1_1_U87" SOURCE="../ecg_cnn.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U41" SOURCE="../ecg_cnn.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="12" LOOP="CONV2_F_CONV2_X" OPTYPE="urem" PRAGMA="" RTLNAME="urem_9ns_4ns_3_13_1_U42" SOURCE="../ecg_cnn.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U47" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_19s_21_4_1_U88" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_19s_21_4_1_U88" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_2674_p2" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U43" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U48" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U89" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U89" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_3_fu_2699_p2" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U44" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U49" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U90" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U90" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_5_fu_2724_p2" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U45" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U50" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U91" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U91" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_7_fu_2749_p2" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U46" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U51" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U92" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U92" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U52" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U93" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U93" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U53" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U94" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U94" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U54" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U95" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U95" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U55" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U96" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U96" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U56" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U97" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U97" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U57" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U98" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U98" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U58" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U99" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U99" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U59" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U100" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U100" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U60" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U101" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U101" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U61" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U102" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U102" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U62" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U103" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U103" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U63" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U104" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U104" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U64" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U105" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U105" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U65" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U106" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U106" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U66" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U107" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U107" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U67" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U108" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U108" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U68" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U109" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U109" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U69" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U110" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U110" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U70" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U111" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U111" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U71" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U112" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U112" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U72" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U113" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U113" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U73" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U114" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U114" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U74" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U115" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U115" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U75" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U116" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U116" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U76" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U117" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U117" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U77" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U118" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U118" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U78" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U119" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U119" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U79" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U120" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U120" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U80" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U121" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U121" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U81" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U122" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U122" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U82" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U123" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U123" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U83" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U124" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U124" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U84" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U125" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U125" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U85" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U126" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_10s_21ns_21_4_1_U126" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_11_1_1_U86" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln99_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U127" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CONV2_F_CONV2_X" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11ns_11s_21ns_21_4_1_U127" SOURCE="../ecg_cnn.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln102_fu_5303_p2" SOURCE="../ecg_cnn.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV2_F_CONV2_X" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_fu_5309_p3" SOURCE="../ecg_cnn.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_0_0_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_0_1_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_0_2_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_0_3_U" SOURCE="" STORAGESIZE="10 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_0_4_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_0_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_1_0_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_1_1_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_1_2_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_1_3_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_1_4_U" SOURCE="" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_2_0_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_2_1_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_2_2_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_2_3_U" SOURCE="" STORAGESIZE="10 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_2_4_U" SOURCE="" STORAGESIZE="10 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_3_0_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_3_1_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_3_2_U" SOURCE="" STORAGESIZE="10 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_3_3_U" SOURCE="" STORAGESIZE="10 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="w_local_80_3_4_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="w_local_80_3_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gap_Pipeline_VITIS_LOOP_115_1</Name>
            <Loops>
                <VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.339</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>356</Best-caseLatency>
                    <Average-caseLatency>356</Average-caseLatency>
                    <Worst-caseLatency>356</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>354</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>353</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>354</Latency>
                        <AbsoluteTimeLatency>3.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:114</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:115</SourceLocation>
                        </VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>115</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln115_fu_158_p2" SOURCE="../ecg_cnn.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_164_p2" SOURCE="../ecg_cnn.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_11_1_1_U172" SOURCE="../ecg_cnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_1_fu_220_p2" SOURCE="../ecg_cnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gap</Name>
            <Loops>
                <GAP_F/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.339</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5745</Best-caseLatency>
                    <Average-caseLatency>5745</Average-caseLatency>
                    <Worst-caseLatency>5745</Worst-caseLatency>
                    <Best-caseRealTimeLatency>57.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>57.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>57.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5745</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GAP_F>
                        <Name>GAP_F</Name>
                        <Slack>8.00</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5744</Latency>
                        <AbsoluteTimeLatency>57.440 us</AbsoluteTimeLatency>
                        <IterationLatency>359</IterationLatency>
                        <PipelineDepth>359</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226</Instance>
                        </InstanceList>
                    </GAP_F>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <GAP_F>
                            <Name>GAP_F</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:113</SourceLocation>
                        </GAP_F>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GAP_F" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_249_p2" SOURCE="../ecg_cnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GAP_F" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_255_p2" SOURCE="../ecg_cnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_relu_Pipeline_VITIS_LOOP_146_2</Name>
            <Loops>
                <VITIS_LOOP_146_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_2>
                        <Name>VITIS_LOOP_146_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_146_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_2>
                            <Name>VITIS_LOOP_146_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:146</SourceLocation>
                        </VITIS_LOOP_146_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>98</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>252</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_345_p2" SOURCE="../ecg_cnn.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_351_p2" SOURCE="../ecg_cnn.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_146_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_12_1_1_U201" SOURCE="../ecg_cnn.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_146_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_12_1_1_U202" SOURCE="../ecg_cnn.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_146_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_21ns_21_4_1_U203" SOURCE="../ecg_cnn.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_146_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_21ns_21_4_1_U203" SOURCE="../ecg_cnn.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_local_82_0_U" SOURCE="" STORAGESIZE="12 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="w_local_82_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_local_82_1_U" SOURCE="" STORAGESIZE="12 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="w_local_82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_local_82_2_U" SOURCE="" STORAGESIZE="12 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="w_local_82_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_local_82_3_U" SOURCE="" STORAGESIZE="11 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="w_local_82_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_relu</Name>
            <Loops>
                <D1_U/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625</Best-caseLatency>
                    <Average-caseLatency>625</Average-caseLatency>
                    <Worst-caseLatency>625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <D1_U>
                        <Name>D1_U</Name>
                        <Slack>8.00</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>624</Latency>
                        <AbsoluteTimeLatency>6.240 us</AbsoluteTimeLatency>
                        <IterationLatency>39</IterationLatency>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380</Instance>
                        </InstanceList>
                    </D1_U>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <D1_U>
                            <Name>D1_U</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:144</SourceLocation>
                        </D1_U>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>125</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>404</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="D1_U" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_419_p2" SOURCE="../ecg_cnn.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="D1_U" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_425_p2" SOURCE="../ecg_cnn.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="D1_U" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U230" SOURCE="../ecg_cnn.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="D1_U" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln150_fu_516_p2" SOURCE="../ecg_cnn.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="D1_U" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_fu_522_p3" SOURCE="../ecg_cnn.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln150" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_linear</Name>
            <Loops>
                <VITIS_LOOP_177_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_2>
                        <Name>VITIS_LOOP_177_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_177_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_177_2>
                            <Name>VITIS_LOOP_177_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../ecg_cnn.cpp:177</SourceLocation>
                        </VITIS_LOOP_177_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>35</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_270_p2" SOURCE="../ecg_cnn.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_276_p2" SOURCE="../ecg_cnn.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_11_1_1_U264" SOURCE="../ecg_cnn.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_12_1_1_x_U265" SOURCE="../ecg_cnn.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_177_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U266" SOURCE="../ecg_cnn.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_11ns_21ns_21_4_1_U266" SOURCE="../ecg_cnn.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_12_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.770</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:15</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>354</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_18ns_43_1_0_U286" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:221" STORAGESUBTYPE="" URAM="0" VARIABLE="f_x_msb_2_lsb" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_242_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_2_lsb_m_1_fu_252_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_x_msb_2_lsb_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_25ns_50_1_0_U285" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:236" STORAGESUBTYPE="" URAM="0" VARIABLE="y_lo" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_l_fu_275_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:238" STORAGESUBTYPE="" URAM="0" VARIABLE="y_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_fu_351_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_1_fu_357_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_2_fu_363_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_3_fu_369_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_4_fu_375_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_5_fu_381_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln245_6_fu_387_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln245_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="overf_1_fu_393_p2" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="overf_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln259_fu_409_p3" SOURCE="C:/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_exp_apfixed.h:259" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln259" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_lsb_table_U" SOURCE="" STORAGESIZE="11 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="f_x_lsb_table" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_2_m_1_table_U" SOURCE="" STORAGESIZE="25 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_x_msb_2_m_1_table" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_1_table_U" SOURCE="" STORAGESIZE="25 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_x_msb_1_table" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ecg_cnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>60677</Best-caseLatency>
                    <Average-caseLatency>60677</Average-caseLatency>
                    <Worst-caseLatency>60677</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.607 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.607 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.607 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>60678</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../ecg_cnn.cpp:186</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>53</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>19</UTIL_BRAM>
                    <DSP>58</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>24</UTIL_DSP>
                    <FF>10845</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>10735</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="conv1_out_U" SOURCE="../ecg_cnn.cpp:220" STORAGESIZE="11 2856 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="conv1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="conv1_out_1_U" SOURCE="../ecg_cnn.cpp:220" STORAGESIZE="11 2856 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="conv1_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_1_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_2_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_3_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_4_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_5_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_6_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_7_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_8_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="pool1_out_9_U" SOURCE="../ecg_cnn.cpp:221" STORAGESIZE="11 288 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="pool1_out_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="conv2_out_U" SOURCE="../ecg_cnn.cpp:222" STORAGESIZE="11 1412 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="conv2_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="conv2_out_1_U" SOURCE="../ecg_cnn.cpp:222" STORAGESIZE="11 1412 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="conv2_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="conv2_out_2_U" SOURCE="../ecg_cnn.cpp:222" STORAGESIZE="11 1412 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="conv2_out_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="conv2_out_3_U" SOURCE="../ecg_cnn.cpp:222" STORAGESIZE="11 1412 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="conv2_out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_12_3_s_fu_594_x" SOURCE="../ecg_cnn.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="neg" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_763_p2" SOURCE="../ecg_cnn.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="23" LOOP="" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_20ns_13s_20_24_seq_1_U293" SOURCE="../ecg_cnn.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln252_fu_813_p2" SOURCE="../ecg_cnn.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_819_p2" SOURCE="../ecg_cnn.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln252_fu_825_p3" SOURCE="../ecg_cnn.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_0_fu_833_p3" SOURCE="../ecg_cnn.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="label_fu_841_p2" SOURCE="../ecg_cnn.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="label" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="INPUT_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="INPUT_r_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="OUTPUT_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="OUTPUT_r_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all"/>
        <config_csim clean="0"/>
        <config_export description="1D CNN accelerator for ECG anomaly detection" display_name="ECG_cnn_nexys_PACKAGE" library="hls" output="C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw_HLS_backup" taxonomy="/HLS/ECG" vendor="unitn.edu" version="1.0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;12, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_INPUT_r" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_OUTPUT_r" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_r_1" access="W" description="Data signal of input_r_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r_r" access="W" description="Bit 31 to 0 of input_r_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_r_2" access="W" description="Data signal of input_r_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r_r" access="W" description="Bit 63 to 32 of input_r_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_r_r_1" access="W" description="Data signal of output_r_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r_r" access="W" description="Bit 31 to 0 of output_r_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_r_r_2" access="W" description="Data signal of output_r_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r_r" access="W" description="Bit 63 to 32 of output_r_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:m_axi_INPUT_r:m_axi_OUTPUT_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_INPUT_r" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_INPUT_r_" paramPrefix="C_M_AXI_INPUT_R_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_INPUT_r_ARADDR</port>
                <port>m_axi_INPUT_r_ARBURST</port>
                <port>m_axi_INPUT_r_ARCACHE</port>
                <port>m_axi_INPUT_r_ARID</port>
                <port>m_axi_INPUT_r_ARLEN</port>
                <port>m_axi_INPUT_r_ARLOCK</port>
                <port>m_axi_INPUT_r_ARPROT</port>
                <port>m_axi_INPUT_r_ARQOS</port>
                <port>m_axi_INPUT_r_ARREADY</port>
                <port>m_axi_INPUT_r_ARREGION</port>
                <port>m_axi_INPUT_r_ARSIZE</port>
                <port>m_axi_INPUT_r_ARUSER</port>
                <port>m_axi_INPUT_r_ARVALID</port>
                <port>m_axi_INPUT_r_AWADDR</port>
                <port>m_axi_INPUT_r_AWBURST</port>
                <port>m_axi_INPUT_r_AWCACHE</port>
                <port>m_axi_INPUT_r_AWID</port>
                <port>m_axi_INPUT_r_AWLEN</port>
                <port>m_axi_INPUT_r_AWLOCK</port>
                <port>m_axi_INPUT_r_AWPROT</port>
                <port>m_axi_INPUT_r_AWQOS</port>
                <port>m_axi_INPUT_r_AWREADY</port>
                <port>m_axi_INPUT_r_AWREGION</port>
                <port>m_axi_INPUT_r_AWSIZE</port>
                <port>m_axi_INPUT_r_AWUSER</port>
                <port>m_axi_INPUT_r_AWVALID</port>
                <port>m_axi_INPUT_r_BID</port>
                <port>m_axi_INPUT_r_BREADY</port>
                <port>m_axi_INPUT_r_BRESP</port>
                <port>m_axi_INPUT_r_BUSER</port>
                <port>m_axi_INPUT_r_BVALID</port>
                <port>m_axi_INPUT_r_RDATA</port>
                <port>m_axi_INPUT_r_RID</port>
                <port>m_axi_INPUT_r_RLAST</port>
                <port>m_axi_INPUT_r_RREADY</port>
                <port>m_axi_INPUT_r_RRESP</port>
                <port>m_axi_INPUT_r_RUSER</port>
                <port>m_axi_INPUT_r_RVALID</port>
                <port>m_axi_INPUT_r_WDATA</port>
                <port>m_axi_INPUT_r_WID</port>
                <port>m_axi_INPUT_r_WLAST</port>
                <port>m_axi_INPUT_r_WREADY</port>
                <port>m_axi_INPUT_r_WSTRB</port>
                <port>m_axi_INPUT_r_WUSER</port>
                <port>m_axi_INPUT_r_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="12" final_bitwidth="16" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_OUTPUT_r" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_OUTPUT_r_" paramPrefix="C_M_AXI_OUTPUT_R_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_OUTPUT_r_ARADDR</port>
                <port>m_axi_OUTPUT_r_ARBURST</port>
                <port>m_axi_OUTPUT_r_ARCACHE</port>
                <port>m_axi_OUTPUT_r_ARID</port>
                <port>m_axi_OUTPUT_r_ARLEN</port>
                <port>m_axi_OUTPUT_r_ARLOCK</port>
                <port>m_axi_OUTPUT_r_ARPROT</port>
                <port>m_axi_OUTPUT_r_ARQOS</port>
                <port>m_axi_OUTPUT_r_ARREADY</port>
                <port>m_axi_OUTPUT_r_ARREGION</port>
                <port>m_axi_OUTPUT_r_ARSIZE</port>
                <port>m_axi_OUTPUT_r_ARUSER</port>
                <port>m_axi_OUTPUT_r_ARVALID</port>
                <port>m_axi_OUTPUT_r_AWADDR</port>
                <port>m_axi_OUTPUT_r_AWBURST</port>
                <port>m_axi_OUTPUT_r_AWCACHE</port>
                <port>m_axi_OUTPUT_r_AWID</port>
                <port>m_axi_OUTPUT_r_AWLEN</port>
                <port>m_axi_OUTPUT_r_AWLOCK</port>
                <port>m_axi_OUTPUT_r_AWPROT</port>
                <port>m_axi_OUTPUT_r_AWQOS</port>
                <port>m_axi_OUTPUT_r_AWREADY</port>
                <port>m_axi_OUTPUT_r_AWREGION</port>
                <port>m_axi_OUTPUT_r_AWSIZE</port>
                <port>m_axi_OUTPUT_r_AWUSER</port>
                <port>m_axi_OUTPUT_r_AWVALID</port>
                <port>m_axi_OUTPUT_r_BID</port>
                <port>m_axi_OUTPUT_r_BREADY</port>
                <port>m_axi_OUTPUT_r_BRESP</port>
                <port>m_axi_OUTPUT_r_BUSER</port>
                <port>m_axi_OUTPUT_r_BVALID</port>
                <port>m_axi_OUTPUT_r_RDATA</port>
                <port>m_axi_OUTPUT_r_RID</port>
                <port>m_axi_OUTPUT_r_RLAST</port>
                <port>m_axi_OUTPUT_r_RREADY</port>
                <port>m_axi_OUTPUT_r_RRESP</port>
                <port>m_axi_OUTPUT_r_RUSER</port>
                <port>m_axi_OUTPUT_r_RVALID</port>
                <port>m_axi_OUTPUT_r_WDATA</port>
                <port>m_axi_OUTPUT_r_WID</port>
                <port>m_axi_OUTPUT_r_WLAST</port>
                <port>m_axi_OUTPUT_r_WREADY</port>
                <port>m_axi_OUTPUT_r_WSTRB</port>
                <port>m_axi_OUTPUT_r_WUSER</port>
                <port>m_axi_OUTPUT_r_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_INPUT_r">READ_ONLY, 12 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_OUTPUT_r">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">input_r_r_1, 0x10, 32, W, Data signal of input_r_r, </column>
                    <column name="s_axi_CTRL">input_r_r_2, 0x14, 32, W, Data signal of input_r_r, </column>
                    <column name="s_axi_CTRL">output_r_r_1, 0x1c, 32, W, Data signal of output_r_r, </column>
                    <column name="s_axi_CTRL">output_r_r_2, 0x20, 32, W, Data signal of output_r_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;12 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">out, ap_uint&lt;32&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_INPUT_r, interface, , channel=0</column>
                    <column name="input">s_axi_CTRL, interface, offset, </column>
                    <column name="output">m_axi_OUTPUT_r, interface, , channel=0</column>
                    <column name="output">s_axi_CTRL, interface, offset, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="7">HW Interface, Variable, Access Location, Direction, Burst Status, Resolution, Problem</keys>
                    <column name="m_axi_INPUT">input, ../ecg_cnn.cpp:41:22, read, Fail, 214-231, Access is clobbered by load</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../ecg_cnn.cpp:18" status="valid" parentFunction="conv1d_relu" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:21" status="valid" parentFunction="conv1d_relu" variable="w_local" isDirective="0" options="variable=w_local type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:22" status="valid" parentFunction="conv1d_relu" variable="w_local" isDirective="0" options="variable=w_local complete dim=3"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:23" status="valid" parentFunction="conv1d_relu" variable="b_local" isDirective="0" options="variable=b_local complete"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:29" status="valid" parentFunction="conv1d_relu" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:37" status="valid" parentFunction="conv1d_relu" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../ecg_cnn.cpp:40" status="valid" parentFunction="conv1d_relu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../ecg_cnn.cpp:51" status="valid" parentFunction="maxpool" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:52" status="valid" parentFunction="maxpool" variable="input" isDirective="0" options="variable=input cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:53" status="valid" parentFunction="maxpool" variable="output" isDirective="0" options="variable=output cyclic factor=2 dim=2"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:57" status="valid" parentFunction="maxpool" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../ecg_cnn.cpp:60" status="valid" parentFunction="maxpool" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../ecg_cnn.cpp:74" status="valid" parentFunction="conv1d_relu2" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:77" status="valid" parentFunction="conv1d_relu2" variable="w_local" isDirective="0" options="variable=w_local type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:78" status="valid" parentFunction="conv1d_relu2" variable="w_local" isDirective="0" options="variable=w_local complete dim=3"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:79" status="valid" parentFunction="conv1d_relu2" variable="w_local" isDirective="0" options="variable=w_local cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:80" status="valid" parentFunction="conv1d_relu2" variable="b_local" isDirective="0" options="variable=b_local complete"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:86" status="valid" parentFunction="conv1d_relu2" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:94" status="valid" parentFunction="conv1d_relu2" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../ecg_cnn.cpp:98" status="valid" parentFunction="conv1d_relu2" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="inline" location="../ecg_cnn.cpp:110" status="valid" parentFunction="gap" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:111" status="valid" parentFunction="gap" variable="output" isDirective="0" options="variable=output complete"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:116" status="valid" parentFunction="gap" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../ecg_cnn.cpp:128" status="valid" parentFunction="dense_relu" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:131" status="valid" parentFunction="dense_relu" variable="w_local" isDirective="0" options="variable=w_local cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:132" status="valid" parentFunction="dense_relu" variable="b_local" isDirective="0" options="variable=b_local complete"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:133" status="valid" parentFunction="dense_relu" variable="input" isDirective="0" options="variable=input complete"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:134" status="valid" parentFunction="dense_relu" variable="output" isDirective="0" options="variable=output complete"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:139" status="valid" parentFunction="dense_relu" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:147" status="valid" parentFunction="dense_relu" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="inline" location="../ecg_cnn.cpp:159" status="valid" parentFunction="dense_linear" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:162" status="valid" parentFunction="dense_linear" variable="w_local" isDirective="0" options="variable=w_local complete dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:163" status="valid" parentFunction="dense_linear" variable="b_local" isDirective="0" options="variable=b_local complete"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:164" status="valid" parentFunction="dense_linear" variable="input" isDirective="0" options="variable=input complete"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:165" status="valid" parentFunction="dense_linear" variable="output" isDirective="0" options="variable=output complete"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:170" status="valid" parentFunction="dense_linear" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../ecg_cnn.cpp:178" status="valid" parentFunction="dense_linear" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="interface" location="../ecg_cnn.cpp:190" status="valid" parentFunction="ecg_cnn" variable="input" isDirective="0" options="m_axi port=input offset=slave bundle=INPUT depth=720"/>
        <Pragma type="interface" location="../ecg_cnn.cpp:191" status="valid" parentFunction="ecg_cnn" variable="output" isDirective="0" options="m_axi port=output offset=slave bundle=OUTPUT depth=1"/>
        <Pragma type="interface" location="../ecg_cnn.cpp:194" status="valid" parentFunction="ecg_cnn" variable="input" isDirective="0" options="s_axilite port=input bundle=CTRL"/>
        <Pragma type="interface" location="../ecg_cnn.cpp:195" status="valid" parentFunction="ecg_cnn" variable="output" isDirective="0" options="s_axilite port=output bundle=CTRL"/>
        <Pragma type="interface" location="../ecg_cnn.cpp:196" status="valid" parentFunction="ecg_cnn" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:200" status="valid" parentFunction="ecg_cnn" variable="ROM_conv1_w" isDirective="0" options="variable=ROM_conv1_w"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:201" status="valid" parentFunction="ecg_cnn" variable="ROM_conv1_b" isDirective="0" options="variable=ROM_conv1_b"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:202" status="valid" parentFunction="ecg_cnn" variable="ROM_conv2_w" isDirective="0" options="variable=ROM_conv2_w"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:203" status="valid" parentFunction="ecg_cnn" variable="ROM_conv2_b" isDirective="0" options="variable=ROM_conv2_b"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:204" status="valid" parentFunction="ecg_cnn" variable="ROM_dense1_w" isDirective="0" options="variable=ROM_dense1_w"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:205" status="valid" parentFunction="ecg_cnn" variable="ROM_dense1_b" isDirective="0" options="variable=ROM_dense1_b"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:206" status="valid" parentFunction="ecg_cnn" variable="ROM_dense2_w" isDirective="0" options="variable=ROM_dense2_w"/>
        <Pragma type="stable" location="../ecg_cnn.cpp:207" status="valid" parentFunction="ecg_cnn" variable="ROM_dense2_b" isDirective="0" options="variable=ROM_dense2_b"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:210" status="valid" parentFunction="ecg_cnn" variable="ROM_conv1_w" isDirective="0" options="variable=ROM_conv1_w type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:211" status="valid" parentFunction="ecg_cnn" variable="ROM_conv1_b" isDirective="0" options="variable=ROM_conv1_b type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:212" status="valid" parentFunction="ecg_cnn" variable="ROM_conv2_w" isDirective="0" options="variable=ROM_conv2_w type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:213" status="valid" parentFunction="ecg_cnn" variable="ROM_conv2_b" isDirective="0" options="variable=ROM_conv2_b type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:214" status="valid" parentFunction="ecg_cnn" variable="ROM_dense1_w" isDirective="0" options="variable=ROM_dense1_w type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:215" status="valid" parentFunction="ecg_cnn" variable="ROM_dense1_b" isDirective="0" options="variable=ROM_dense1_b type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:216" status="valid" parentFunction="ecg_cnn" variable="ROM_dense2_w" isDirective="0" options="variable=ROM_dense2_w type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:217" status="valid" parentFunction="ecg_cnn" variable="ROM_dense2_b" isDirective="0" options="variable=ROM_dense2_b type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:227" status="valid" parentFunction="ecg_cnn" variable="conv1_out" isDirective="0" options="variable=conv1_out type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:228" status="valid" parentFunction="ecg_cnn" variable="pool1_out" isDirective="0" options="variable=pool1_out type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="../ecg_cnn.cpp:229" status="valid" parentFunction="ecg_cnn" variable="conv2_out" isDirective="0" options="variable=conv2_out type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:230" status="valid" parentFunction="ecg_cnn" variable="conv1_out" isDirective="0" options="variable=conv1_out cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:231" status="valid" parentFunction="ecg_cnn" variable="pool1_out" isDirective="0" options="variable=pool1_out cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:232" status="valid" parentFunction="ecg_cnn" variable="conv2_out" isDirective="0" options="variable=conv2_out cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:233" status="valid" parentFunction="ecg_cnn" variable="gap_out" isDirective="0" options="variable=gap_out complete"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:234" status="valid" parentFunction="ecg_cnn" variable="dense1_out" isDirective="0" options="variable=dense1_out complete"/>
        <Pragma type="array_partition" location="../ecg_cnn.cpp:235" status="valid" parentFunction="ecg_cnn" variable="logits" isDirective="0" options="variable=logits complete"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="ecg_cnn" options="dim=1 type=cyclic factor=5 variable=pool1_out_0" pragmaLocId="../ecg_cnn.cpp:221:0" srcPragmaType="pipeline" srcPragmaLoc="../ecg_cnn.cpp:94:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="pool1_out_0" varLoc=""/>
    </AutoPragmaReport>
</profile>

