* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jul 1 2025 18:43:53

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_1
T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_3/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : U409_ADDRESS_DECODE.m33Z0Z_3
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : N_71_mux
T_14_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.N_20_0
T_15_15_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_2
T_13_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_3
T_14_16_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g1_6
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g1_6
T_14_15_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_4
T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_input_2_4
T_14_15_wire_logic_cluster/lc_4/in_2

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_1/in_0

End 

Net : N_23
T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_input_2_6
T_14_15_wire_logic_cluster/lc_6/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : N_71_mux_cascade_
T_14_15_wire_logic_cluster/lc_0/ltout
T_14_15_wire_logic_cluster/lc_1/in_2

End 

Net : U409_AUTOCONFIG.un1_PR_OUT_9_sqmuxa_0_i
T_12_15_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_43
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_43
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_43
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_43
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_12_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_43
T_10_14_sp4_h_l_6
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_43
T_10_14_sp4_h_l_6
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_42
T_9_14_sp4_h_l_7
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_42
T_9_14_sp4_h_l_7
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

T_12_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_2
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_2
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_12_15_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

End 

Net : U409_AUTOCONFIG.STATE4_cascade_
T_12_15_wire_logic_cluster/lc_4/ltout
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.AC_STARTZ0
T_12_16_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_4/in_3

End 

Net : U409_ADDRESS_DECODE.m27Z0Z_3_cascade_
T_14_15_wire_logic_cluster/lc_4/ltout
T_14_15_wire_logic_cluster/lc_5/in_2

End 

Net : N_70_mux
T_14_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_7/in_3

End 

Net : U409_ADDRESS_DECODE_m33_1
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c6
T_14_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_0
T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c2
T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_7
T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g2_6
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_5
T_14_16_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER21_0
T_17_16_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER21_NE_0_0
T_18_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_1
T_17_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g1_6
T_18_15_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_44
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_7/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g1_6
T_18_15_input_2_1
T_18_15_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_0
T_19_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_16_15_sp4_h_l_5
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_6_f0_0_a2_0_0_0
T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_19_16_lc_trk_g2_7
T_19_16_wire_logic_cluster/lc_7/in_0

End 

Net : U409_TRANSFER_ACK.N_33
T_18_15_wire_logic_cluster/lc_6/out
T_18_15_sp4_h_l_1
T_14_15_sp4_h_l_1
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_0/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_15_sp4_h_l_1
T_17_15_lc_trk_g0_1
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.N_42_i
T_16_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_3
T_17_15_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g0_5
T_17_16_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER22_NE_0_0
T_18_16_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g3_5
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_2
T_16_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_10
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_5/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_0
T_18_15_lc_trk_g2_0
T_18_15_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g3_0
T_17_16_input_2_7
T_17_16_wire_logic_cluster/lc_7/in_2

T_16_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : N_23_cascade_
T_14_15_wire_logic_cluster/lc_1/ltout
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER20_3_0_a2_0_0
T_16_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_6_f0_0_a2_0_0_0_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER23_NE_1_0_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER23_0
T_17_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_9
T_19_16_lc_trk_g2_4
T_19_16_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.STATE4
T_12_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER22_NE_1_0
T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TRANSFER_ACK.N_42_i_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c2_cascade_
T_14_16_wire_logic_cluster/lc_4/ltout
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c3
T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_6_f0_0_a2_0_0
T_18_15_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK.N_55_cascade_
T_19_14_wire_logic_cluster/lc_6/ltout
T_19_14_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.N_17_mux
T_19_14_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g0_3
T_19_14_wire_logic_cluster/lc_0/in_3

T_19_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.N_3_0
T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g1_4
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATE_RNO_0Z0Z_0_cascade_
T_19_14_wire_logic_cluster/lc_0/ltout
T_19_14_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_0
T_19_15_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g0_7
T_19_14_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g0_7
T_19_14_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_7/out
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_1
T_19_15_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.CIA_STATE_RNO_1Z0Z_0
T_19_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.N_3_0_cascade_
T_19_14_wire_logic_cluster/lc_4/ltout
T_19_14_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER5_1_cascade_
T_16_14_wire_logic_cluster/lc_4/ltout
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER6
T_16_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_ENZ0
T_15_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_ENZ0
T_17_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.CIA_TACK_ENZ0
T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_14_lc_trk_g0_0
T_16_14_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_COUNTER_6
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_7/in_0

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_6/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK.TACK_OUTn_3_0_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : U409_AUTOCONFIG.STATE_d_2
T_15_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_6
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_2/in_3

End 

Net : U409_AUTOCONFIG.un1_STATE_6_0
T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_7/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_7/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.LIDE_CONF_RNIUIPA2Z0Z_0
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_sp4_h_l_3
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER6_cascade_
T_16_14_wire_logic_cluster/lc_5/ltout
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.STATEZ0Z_0
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_44
T_12_16_sp4_h_l_2
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_10_15_sp12_h_l_0
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.STATEZ0Z_1
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_11_15_sp12_h_l_1
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_4/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_11_15_sp12_h_l_1
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_3
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_3/in_0

End 

Net : LIDE_BASE_7
T_14_14_wire_logic_cluster/lc_5/out
T_14_7_sp12_v_t_22
T_14_13_lc_trk_g3_5
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/in_3

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0_cascade_
T_14_13_wire_logic_cluster/lc_3/ltout
T_14_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_2
T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : LIDE_BASE_6
T_13_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_input_2_6
T_13_13_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_0
T_18_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g0_5
T_19_14_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g0_5
T_19_14_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g0_5
T_19_14_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_4/in_3

End 

Net : CONFIGURED
T_13_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_46
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g0_7
T_12_14_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_38
T_10_14_sp4_h_l_3
T_11_14_lc_trk_g2_3
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_38
T_10_14_sp4_h_l_3
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_3_13_sp12_h_l_1
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : LIDE_BASE_4
T_14_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_7/in_3

End 

Net : U409_ADDRESS_DECODE.ATA_SPACE_1Z0Z_0
T_15_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.un1_PR_OUT_9_sqmuxa_0_a3_0
T_12_16_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : U409_AUTOCONFIG.LIDE_CONF_RNIUIPA2Z0Z_1
T_13_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_6/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_CONF_RNID7FUZ0Z1
T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_1
T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_5/in_1

T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

T_19_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_0/in_0

T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_7/in_3

End 

Net : LIDE_BASE_5
T_13_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/in_3

End 

Net : LIDE_BASE_3
T_14_14_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_ENZ0
T_17_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_1
T_18_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c3_cascade_
T_14_16_wire_logic_cluster/lc_5/ltout
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER23_0_cascade_
T_17_16_wire_logic_cluster/lc_2/ltout
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : U409_AUTOCONFIG.BRIDGE_CONF_RNID7FU1Z0Z_0
T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.un1_STATE_6_0_cascade_
T_13_15_wire_logic_cluster/lc_5/ltout
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_1
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_7/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : LIDE_BASE_1
T_13_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0Z_0_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_0
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_3/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.CONFIGENn_1_sqmuxa_1
T_10_15_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_37
T_11_13_sp4_h_l_5
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_7/in_1

T_10_15_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_45
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_ADDRESS_DECODE_m33_1_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : TACK_OUTn
T_16_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_7/in_0

T_16_14_wire_logic_cluster/lc_7/out
T_16_9_sp12_v_t_22
T_17_21_sp12_h_l_1
T_28_21_sp12_v_t_22
T_28_33_lc_trk_g0_1
T_28_33_wire_io_cluster/io_1/D_OUT_0

T_16_14_wire_logic_cluster/lc_7/out
T_6_14_sp12_h_l_1
T_18_14_sp12_h_l_1
T_29_14_sp12_v_t_22
T_29_26_sp12_v_t_22
T_29_33_lc_trk_g0_2
T_29_33_wire_io_cluster/io_0/D_OUT_0

T_16_14_wire_logic_cluster/lc_7/out
T_6_14_sp12_h_l_1
T_18_14_sp12_h_l_1
T_29_14_sp12_v_t_22
T_29_26_sp12_v_t_22
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : LIDE_BASE_2
T_13_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.BRIDGE_CONF_RNID7FU1Z0Z_0_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : U409_AUTOCONFIG.CONFIGENn_1_sqmuxa
T_10_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_AUTOCONFIG.CONFIGENn_1_sqmuxa_1_cascade_
T_10_15_wire_logic_cluster/lc_4/ltout
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.BRIDGE_CONFZ0
T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_11_14_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_11_14_sp4_v_t_36
T_11_10_sp4_v_t_44
T_10_13_lc_trk_g3_4
T_10_13_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g3_2
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_11_14_sp4_v_t_36
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_3/in_0

End 

Net : U409_AUTOCONFIG.LIDE_CONFZ0
T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_14_14_sp4_h_l_10
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_5/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_13_10_sp4_v_t_42
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERZ0
T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_0
T_19_14_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_7/in_1

T_19_14_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_1/in_1

T_19_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

End 

Net : ROMENn_c
T_17_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_17_22_sp4_v_t_38
T_17_26_sp4_v_t_38
T_17_30_sp4_v_t_43
T_17_33_span4_horz_r_3
T_20_33_lc_trk_g1_7
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACK_EN
T_16_15_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g2_7
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

T_16_15_wire_logic_cluster/lc_7/out
T_16_10_sp12_v_t_22
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_16_10_sp12_v_t_22
T_17_22_sp12_h_l_1
T_28_22_sp12_v_t_22
T_28_33_lc_trk_g0_2
T_28_33_wire_io_cluster/io_1/OUT_ENB

T_16_15_wire_logic_cluster/lc_7/out
T_6_15_sp12_h_l_1
T_18_15_sp12_h_l_1
T_29_15_sp12_v_t_22
T_29_27_sp12_v_t_22
T_29_33_lc_trk_g0_5
T_29_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : U409_CIA.CLK_CIA6_4
T_13_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_6
T_12_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : U409_CIA.CIA_CLK_COUNT11
T_13_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_4/in_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_7
T_12_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_2
T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : U409_CIA.CIA_CLK_COUNT11_3_cascade_
T_13_18_wire_logic_cluster/lc_2/ltout
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_1
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_4/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_5
T_12_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : U409_CIA.VMA_RNOZ0Z_0_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : U409_CIA.un1_CIA_CLK_COUNT_3_2
T_13_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_3/in_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_0
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_4
T_12_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_3
T_12_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : U409_CIA.CLK_CIA6_3
T_12_18_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_6
T_12_18_wire_logic_cluster/lc_5/cout
T_12_18_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_5
T_12_18_wire_logic_cluster/lc_4/cout
T_12_18_wire_logic_cluster/lc_5/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_4
T_12_18_wire_logic_cluster/lc_3/cout
T_12_18_wire_logic_cluster/lc_4/in_3

Net : AC_TACK
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_5/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_3
T_12_18_wire_logic_cluster/lc_2/cout
T_12_18_wire_logic_cluster/lc_3/in_3

Net : BRIDGE_BASE_0
T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_2/in_3

End 

Net : BRIDGE_BASE_2
T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : BRIDGE_BASE_4
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_3/out
T_13_11_sp4_v_t_43
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_4/in_3

End 

Net : PRO_BASE_0
T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_0/in_3

End 

Net : BRIDGE_BASE_5
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_13_10_sp4_v_t_40
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_7/in_0

End 

Net : CONFIGENn_c
T_10_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g2_1
T_10_13_input_2_1
T_10_13_wire_logic_cluster/lc_1/in_2

T_10_13_wire_logic_cluster/lc_1/out
T_10_2_sp12_v_t_22
T_11_2_sp12_h_l_1
T_21_2_sp4_h_l_10
T_24_0_span4_vert_17
T_24_0_lc_trk_g1_1
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : BRIDGE_BASE_3
T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : BRIDGE_BASE_1
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_input_2_4
T_14_14_wire_logic_cluster/lc_4/in_2

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_sp4_h_l_0
T_12_10_sp4_v_t_37
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2
T_12_18_wire_logic_cluster/lc_1/cout
T_12_18_wire_logic_cluster/lc_2/in_3

Net : U409_ADDRESS_DECODE.ATA_ENZ0
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_6/in_3

End 

Net : BRIDGE_BASE_6
T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_7/in_3

T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g1_7
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : BRIDGE_BASE_7
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : PRO_BASE_2
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : PRO_BASE_1
T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_7/in_3

T_10_14_wire_logic_cluster/lc_7/out
T_9_14_sp4_h_l_6
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_1
T_12_18_wire_logic_cluster/lc_0/cout
T_12_18_wire_logic_cluster/lc_1/in_3

Net : U409_CIA.CLK_CIA_r_1_0_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_CIA_c
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_19_13_sp4_v_t_39
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_sp12_v_t_22
T_12_25_sp4_v_t_36
T_13_29_sp4_h_l_7
T_17_29_sp4_h_l_3
T_20_29_sp4_v_t_38
T_20_33_lc_trk_g0_3
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_CIA.VMAZ0
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_14_17_sp12_h_l_0
T_15_17_sp4_h_l_3
T_18_13_sp4_v_t_44
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_8
T_17_13_sp4_v_t_39
T_17_9_sp4_v_t_40
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_14
T_21_12_wire_logic_cluster/lc_5/cout
T_21_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_14
T_18_13_wire_logic_cluster/lc_5/cout
T_18_13_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER50Z0Z_1
T_20_12_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_46
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_1
T_19_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g2_3
T_18_12_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_sp12_v_t_22
T_19_13_lc_trk_g3_5
T_19_13_input_2_2
T_19_13_wire_logic_cluster/lc_2/in_2

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_15
T_21_12_wire_logic_cluster/lc_6/out
T_21_9_sp4_v_t_36
T_20_11_lc_trk_g0_1
T_20_11_input_2_1
T_20_11_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_15
T_18_13_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_45
T_19_13_lc_trk_g2_5
T_19_13_input_2_7
T_19_13_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_0
T_19_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

T_19_13_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_4/in_1

T_19_13_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_3/in_0

T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_0
T_21_10_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g1_5
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_21_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_0/in_3

T_21_10_wire_logic_cluster/lc_5/out
T_21_9_sp4_v_t_42
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_5/in_0

T_21_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_2
T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g1_1
T_18_12_wire_logic_cluster/lc_1/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_2
T_21_11_wire_logic_cluster/lc_1/out
T_21_11_lc_trk_g3_1
T_21_11_wire_logic_cluster/lc_1/in_1

T_21_11_wire_logic_cluster/lc_1/out
T_21_10_lc_trk_g0_1
T_21_10_input_2_1
T_21_10_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_3
T_21_11_wire_logic_cluster/lc_2/out
T_21_11_lc_trk_g1_2
T_21_11_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g1_2
T_21_10_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_3
T_18_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_4
T_21_11_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_3/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g2_3
T_20_11_input_2_5
T_20_11_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_4
T_19_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g2_5
T_19_12_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_5
T_18_12_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_4/in_1

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_5
T_21_10_wire_logic_cluster/lc_7/out
T_21_11_lc_trk_g0_7
T_21_11_wire_logic_cluster/lc_4/in_1

T_21_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g1_7
T_21_10_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_14
T_18_13_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g0_5
T_19_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_14
T_21_12_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_13
T_21_12_wire_logic_cluster/lc_4/cout
T_21_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_13
T_18_13_wire_logic_cluster/lc_4/cout
T_18_13_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60Z0Z_6
T_19_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g3_7
T_19_12_input_2_6
T_19_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_6
T_21_10_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g0_3
T_21_11_input_2_5
T_21_11_wire_logic_cluster/lc_5/in_2

T_21_10_wire_logic_cluster/lc_3/out
T_21_10_lc_trk_g1_3
T_21_10_input_2_6
T_21_10_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_13
T_21_12_wire_logic_cluster/lc_4/out
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_12
T_21_12_wire_logic_cluster/lc_3/cout
T_21_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER60Z0Z_7
T_18_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g1_6
T_18_12_wire_logic_cluster/lc_6/in_1

T_18_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g2_6
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_7
T_21_11_wire_logic_cluster/lc_6/out
T_21_11_lc_trk_g1_6
T_21_11_wire_logic_cluster/lc_6/in_1

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g3_6
T_20_11_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_8
T_21_11_wire_logic_cluster/lc_7/out
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_7/in_1

T_21_11_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g0_7
T_21_10_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_8
T_19_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g2_1
T_18_12_input_2_7
T_18_12_wire_logic_cluster/lc_7/in_2

T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_10
T_21_12_wire_logic_cluster/lc_1/cout
T_21_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_11
T_21_12_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_9
T_18_13_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g3_0
T_19_12_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_9
T_21_12_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g3_0
T_20_11_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_17_6_0_
T_21_12_wire_logic_cluster/carry_in_mux/cout
T_21_12_wire_logic_cluster/lc_0/in_3

Net : bfn_14_7_0_
T_18_13_wire_logic_cluster/carry_in_mux/cout
T_18_13_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER60Z0Z_9
T_19_12_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_9
T_20_11_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g3_4
T_21_12_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_4/out
T_21_10_lc_trk_g3_4
T_21_10_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_15
T_21_12_wire_logic_cluster/lc_6/cout
T_21_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_15
T_18_13_wire_logic_cluster/lc_6/cout
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_10
T_21_12_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g3_1
T_21_12_wire_logic_cluster/lc_1/in_1

T_21_12_wire_logic_cluster/lc_1/out
T_22_8_sp4_v_t_38
T_21_10_lc_trk_g0_3
T_21_10_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_10
T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g0_1
T_19_13_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_7
T_18_12_wire_logic_cluster/lc_6/cout
T_18_12_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_8
T_18_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g0_7
T_19_12_input_2_1
T_19_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.TICK603_8
T_19_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g1_4
T_19_13_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TICK.TICK503_8
T_21_10_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g0_0
T_21_10_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TICK.TICK603_14
T_19_13_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/in_0

T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_1/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_7/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_1/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_7/in_3

T_19_13_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_5/in_3

T_19_13_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g2_3
T_20_12_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.TICK503_14
T_21_10_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g3_2
T_22_11_wire_logic_cluster/lc_3/in_0

T_21_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_1/in_0

T_21_10_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g3_2
T_21_10_wire_logic_cluster/lc_7/in_0

T_21_10_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g3_2
T_21_10_wire_logic_cluster/lc_4/in_1

T_21_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_2/in_1

T_21_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_6/in_1

T_21_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_4/in_1

T_21_10_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g3_2
T_21_10_input_2_5
T_21_10_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_11
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g0_2
T_19_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_11
T_22_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g0_3
T_21_12_wire_logic_cluster/lc_2/in_1

T_22_11_wire_logic_cluster/lc_3/out
T_21_10_lc_trk_g2_3
T_21_10_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_12
T_21_12_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/in_1

T_21_12_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_46
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_12
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_6
T_21_11_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TICK.un2_COUNTER50_1_cry_5
T_21_11_wire_logic_cluster/lc_4/cout
T_21_11_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_12
T_18_13_wire_logic_cluster/lc_3/cout
T_18_13_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER60Z0Z_13
T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_4/in_1

T_18_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_13
T_20_11_wire_logic_cluster/lc_2/out
T_21_12_lc_trk_g3_2
T_21_12_wire_logic_cluster/lc_4/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g2_2
T_21_10_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TICK.TICK603_11_cascade_
T_19_13_wire_logic_cluster/lc_2/ltout
T_19_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_11
T_21_12_wire_logic_cluster/lc_2/cout
T_21_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_11
T_18_13_wire_logic_cluster/lc_2/cout
T_18_13_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER50Z0Z_14
T_20_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_1
T_20_11_lc_trk_g0_4
T_20_11_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_6/out
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_5
T_21_11_wire_logic_cluster/lc_4/out
T_21_10_lc_trk_g0_4
T_21_10_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_5
T_18_12_wire_logic_cluster/lc_4/cout
T_18_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_6
T_18_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_4
T_21_11_wire_logic_cluster/lc_3/cout
T_21_11_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.TICK503_10
T_20_11_wire_logic_cluster/lc_5/out
T_20_11_sp12_h_l_1
T_22_11_lc_trk_g1_6
T_22_11_input_2_3
T_22_11_wire_logic_cluster/lc_3/in_2

T_20_11_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_4/in_0

T_20_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g1_5
T_20_11_input_2_2
T_20_11_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g1_5
T_20_11_input_2_4
T_20_11_wire_logic_cluster/lc_4/in_2

T_20_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_1/in_3

T_20_11_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_5/in_3

T_20_11_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_3/in_3

T_20_11_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.TICK503_11_cascade_
T_21_10_wire_logic_cluster/lc_1/ltout
T_21_10_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_3
T_18_12_wire_logic_cluster/lc_2/cout
T_18_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER60Z0Z_14
T_19_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_5/in_1

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g1_4
T_19_12_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_4
T_18_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.un3_COUNTER60_1_cry_10
T_18_13_wire_logic_cluster/lc_1/cout
T_18_13_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER50Z0Z_16
T_21_12_wire_logic_cluster/lc_7/out
T_21_9_sp4_v_t_38
T_21_10_lc_trk_g2_6
T_21_10_wire_logic_cluster/lc_1/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g1_7
T_21_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_9
T_18_13_wire_logic_cluster/lc_0/cout
T_18_13_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_9
T_21_12_wire_logic_cluster/lc_0/cout
T_21_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK603_14_cascade_
T_19_13_wire_logic_cluster/lc_3/ltout
T_19_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.TICK503_14_cascade_
T_21_10_wire_logic_cluster/lc_2/ltout
T_21_10_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_15
T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_5/in_3

T_20_11_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_16
T_18_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g0_7
T_19_13_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_15
T_19_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_6/in_1

T_19_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_7
T_21_11_wire_logic_cluster/lc_6/cout
T_21_11_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.TICK503_9
T_21_10_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g0_6
T_20_11_wire_logic_cluster/lc_2/in_0

T_21_10_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g0_6
T_20_11_wire_logic_cluster/lc_6/in_0

T_21_10_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g0_6
T_20_11_wire_logic_cluster/lc_4/in_0

T_21_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g0_6
T_21_10_wire_logic_cluster/lc_5/in_1

T_21_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g0_6
T_21_10_wire_logic_cluster/lc_3/in_1

T_21_10_wire_logic_cluster/lc_6/out
T_22_11_lc_trk_g2_6
T_22_11_wire_logic_cluster/lc_3/in_1

T_21_10_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g0_6
T_20_11_wire_logic_cluster/lc_1/in_1

T_21_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g0_6
T_21_10_input_2_4
T_21_10_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.TICK603_9
T_19_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_1/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_7/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_4/in_1

T_19_12_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g0_6
T_20_12_input_2_4
T_20_12_wire_logic_cluster/lc_4/in_2

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.TICK603_10
T_19_13_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g0_0
T_19_13_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_7/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g0_0
T_19_13_wire_logic_cluster/lc_7/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_input_2_5
T_19_12_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_6
T_18_12_wire_logic_cluster/lc_5/cout
T_18_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_6
T_21_11_wire_logic_cluster/lc_5/cout
T_21_11_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_4
T_18_12_wire_logic_cluster/lc_3/cout
T_18_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.TICK503_10_cascade_
T_20_11_wire_logic_cluster/lc_5/ltout
T_20_11_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_3
T_21_11_wire_logic_cluster/lc_2/cout
T_21_11_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_2
T_21_11_wire_logic_cluster/lc_1/cout
T_21_11_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_2
T_18_12_wire_logic_cluster/lc_1/cout
T_18_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_1
T_21_11_wire_logic_cluster/lc_0/cout
T_21_11_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_1
T_18_12_wire_logic_cluster/lc_0/cout
T_18_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK503_9_cascade_
T_21_10_wire_logic_cluster/lc_6/ltout
T_21_10_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.TICK603_9_cascade_
T_19_12_wire_logic_cluster/lc_6/ltout
T_19_12_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.TICK603_10_cascade_
T_19_13_wire_logic_cluster/lc_0/ltout
T_19_13_wire_logic_cluster/lc_1/in_2

End 

Net : TICK60_c
T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_4/out
T_20_4_sp12_v_t_23
T_21_4_sp12_h_l_0
T_26_4_sp4_h_l_7
T_29_0_span4_vert_42
T_29_0_lc_trk_g0_2
T_29_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : TICK50_c
T_21_10_wire_logic_cluster/lc_4/out
T_21_10_lc_trk_g1_4
T_21_10_wire_logic_cluster/lc_4/in_3

T_21_10_wire_logic_cluster/lc_4/out
T_22_10_sp4_h_l_8
T_26_10_sp4_h_l_11
T_29_6_sp4_v_t_46
T_29_2_sp4_v_t_42
T_29_0_span4_vert_23
T_29_0_lc_trk_g0_7
T_29_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNI5BMPZ0Z_0_cascade_
T_12_14_wire_logic_cluster/lc_5/ltout
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNI7DMPZ0Z_1
T_11_16_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_46
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNI9FMPZ0Z_2_cascade_
T_11_14_wire_logic_cluster/lc_1/ltout
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUT_RNIBHMPZ0Z_3
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_3/in_0

End 

Net : U409_AUTOCONFIG.N_100
T_10_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_38
T_11_14_lc_trk_g0_6
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

End 

Net : U409_AUTOCONFIG.N_101
T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.N_103_cascade_
T_12_15_wire_logic_cluster/lc_6/ltout
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : U409_AUTOCONFIG.N_104
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_7/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.N_105_cascade_
T_11_15_wire_logic_cluster/lc_2/ltout
T_11_15_wire_logic_cluster/lc_3/in_2

End 

Net : U409_AUTOCONFIG.N_108
T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_4/in_0

End 

Net : U409_AUTOCONFIG.N_108_cascade_
T_10_17_wire_logic_cluster/lc_3/ltout
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.N_109
T_11_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_3/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_45
T_11_14_lc_trk_g3_5
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_10_17_sp4_h_l_0
T_13_13_sp4_v_t_37
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_3/in_1

T_11_17_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_0/in_1

End 

Net : U409_AUTOCONFIG.N_109_cascade_
T_11_17_wire_logic_cluster/lc_4/ltout
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.N_111
T_10_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_3/in_0

End 

Net : U409_AUTOCONFIG.N_113
T_11_17_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_12_sp12_v_t_22
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_4/in_3

End 

Net : U409_AUTOCONFIG.N_115
T_12_16_wire_logic_cluster/lc_2/out
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_2/out
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.N_116
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g3_7
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_7/out
T_9_16_sp4_h_l_3
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.N_117
T_11_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g1_5
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_6/in_0

End 

Net : U409_AUTOCONFIG.N_119
T_10_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_44
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_9_17_sp4_h_l_0
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.N_216_3
T_10_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_1/in_0

End 

Net : U409_AUTOCONFIG.N_216_3_cascade_
T_10_16_wire_logic_cluster/lc_3/ltout
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.N_89
T_10_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_44
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_4/in_0

End 

Net : U409_AUTOCONFIG.N_90
T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : U409_AUTOCONFIG.N_91
T_11_15_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_0/in_0

End 

Net : U409_AUTOCONFIG.N_91_cascade_
T_11_15_wire_logic_cluster/lc_4/ltout
T_11_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.N_98
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_0/in_0

End 

Net : U409_AUTOCONFIG.N_99
T_10_15_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_0/in_1

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_0
T_11_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_6/in_0

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_1
T_11_15_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_2
T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_11_11_sp4_v_t_40
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_2/in_0

End 

Net : U409_AUTOCONFIG.PR_OUTZ0Z_3
T_11_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_44
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_AUTOCONFIG.PR_OUT_cnst_i_i_0_2_cascade_
T_11_16_wire_logic_cluster/lc_5/ltout
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.un1_AZ0Z_13
T_9_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_0/out
T_8_15_sp4_h_l_8
T_12_15_sp4_h_l_4
T_15_11_sp4_v_t_47
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_2/in_0

End 

Net : U409_AUTOCONFIG.un1_A_13Z0Z_1
T_6_16_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g1_7
T_7_16_wire_logic_cluster/lc_5/in_3

End 

Net : U409_AUTOCONFIG.un1_A_13Z0Z_3
T_7_16_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_42
T_8_15_sp4_h_l_0
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : U409_AUTOCONFIG.un1_STATE_6Z0Z_1
T_11_17_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_47
T_12_15_sp4_h_l_3
T_13_15_lc_trk_g2_3
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : AGNUS_CLK_c
T_28_20_wire_logic_cluster/lc_7/out
T_29_17_sp4_v_t_39
T_30_21_sp4_h_l_2
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : AUTOBOOT_c
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_31_sp12_v_t_23
T_31_19_sp12_v_t_23
T_20_19_sp12_h_l_0
T_8_19_sp12_h_l_0
T_13_19_sp4_h_l_7
T_12_15_sp4_v_t_37
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_3/in_0

End 

Net : AUTOCONFIG_SPACE
T_9_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g0_1
T_10_12_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_16_sp4_v_t_42
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_0/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_3
T_16_12_sp4_v_t_45
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_1
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_19_sp4_v_t_45
T_4_19_sp4_h_l_8
T_7_15_sp4_v_t_45
T_7_16_lc_trk_g2_5
T_7_16_wire_logic_cluster/lc_5/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_19_sp4_v_t_45
T_4_19_sp4_h_l_8
T_8_19_sp4_h_l_8
T_11_15_sp4_v_t_39
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_5/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_46
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_4/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_10_15_lc_trk_g0_7
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_19_sp4_v_t_45
T_4_19_sp4_h_l_8
T_8_19_sp4_h_l_8
T_11_15_sp4_v_t_39
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_1/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_10_15_lc_trk_g0_7
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_19_sp4_v_t_45
T_4_19_sp4_h_l_8
T_8_19_sp4_h_l_8
T_11_15_sp4_v_t_39
T_11_16_lc_trk_g3_7
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_19_sp4_v_t_45
T_4_19_sp4_h_l_8
T_8_19_sp4_h_l_8
T_11_15_sp4_v_t_39
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_5/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_0/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_5/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_lc_trk_g0_0
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_6/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_12_11_sp4_v_t_41
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_0/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_12_11_sp4_v_t_41
T_12_14_lc_trk_g0_1
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_14_11_sp4_v_t_44
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_1/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_14_11_sp4_v_t_44
T_13_14_lc_trk_g3_4
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_6/in_3

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_14_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_1/in_3

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_14_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_13
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_44
T_16_9_lc_trk_g3_4
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_44
T_16_9_lc_trk_g3_4
T_16_9_input_2_5
T_16_9_wire_logic_cluster/lc_5/in_2

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_37
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_14
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_13_6_sp12_h_l_0
T_20_6_sp4_h_l_9
T_23_6_sp4_v_t_39
T_23_8_lc_trk_g2_2
T_23_8_wire_logic_cluster/lc_5/in_3

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_13_6_sp12_h_l_0
T_24_6_sp12_v_t_23
T_24_8_lc_trk_g3_4
T_24_8_wire_logic_cluster/lc_2/in_3

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_13_6_sp12_h_l_0
T_20_6_sp4_h_l_9
T_23_6_sp4_v_t_39
T_23_9_lc_trk_g1_7
T_23_9_wire_logic_cluster/lc_2/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_13_6_sp12_h_l_0
T_24_6_sp12_v_t_23
T_24_9_lc_trk_g3_3
T_24_9_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_15
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_11_5_sp12_h_l_0
T_14_5_sp4_h_l_5
T_17_5_sp4_v_t_40
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_1/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_11_5_sp12_h_l_0
T_14_5_sp4_h_l_5
T_17_5_sp4_v_t_40
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_8_5_sp12_v_t_23
T_8_11_sp4_v_t_39
T_7_13_lc_trk_g0_2
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_46
T_9_9_sp4_v_t_39
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_1/in_3

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_46
T_10_9_sp4_h_l_5
T_14_9_sp4_h_l_5
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_1/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_46
T_10_9_sp4_h_l_5
T_14_9_sp4_h_l_5
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_5/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_46
T_9_9_sp4_v_t_39
T_10_13_sp4_h_l_8
T_13_13_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : A_c_17
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_8_sp4_v_t_41
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_0/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_4_4_sp4_h_l_7
T_7_4_sp4_v_t_37
T_7_8_sp4_v_t_37
T_7_12_sp4_v_t_38
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_6/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_11_16_sp12_h_l_0
T_10_16_sp4_h_l_1
T_13_12_sp4_v_t_42
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_6/in_1

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_11_16_sp12_h_l_0
T_10_16_sp4_h_l_1
T_13_12_sp4_v_t_42
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_4/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_8_sp4_v_t_41
T_11_12_sp4_h_l_4
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_7/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_3_4_sp12_h_l_0
T_14_4_sp12_v_t_23
T_14_13_lc_trk_g3_7
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_6_4_sp4_h_l_11
T_9_4_sp4_v_t_46
T_9_8_sp4_v_t_42
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_0/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_8_10_sp4_v_t_39
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_6/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_6/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_3/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_12_16_sp4_h_l_9
T_15_12_sp4_v_t_38
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_19
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_6/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_6_13_sp4_h_l_3
T_9_9_sp4_v_t_44
T_9_12_lc_trk_g0_4
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_10_13_sp4_h_l_7
T_13_9_sp4_v_t_36
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_4/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_12_13_lc_trk_g1_0
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_12_13_sp4_h_l_9
T_15_9_sp4_v_t_38
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_5/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_15_13_lc_trk_g1_7
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_5_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_12_lc_trk_g3_3
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_5_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_3/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_5_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_2
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_8_15_sp4_v_t_44
T_7_16_lc_trk_g3_4
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_4/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_40
T_11_18_lc_trk_g3_0
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_6_17_sp4_h_l_3
T_9_13_sp4_v_t_44
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_7/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_5/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_7/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_4_17_sp4_h_l_1
T_8_17_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_1/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_4_17_sp4_h_l_1
T_8_17_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_7/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_4_17_sp4_h_l_1
T_8_17_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_1/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_2/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_4_17_sp4_h_l_1
T_8_17_sp4_h_l_4
T_11_13_sp4_v_t_41
T_11_15_lc_trk_g3_4
T_11_15_input_2_1
T_11_15_wire_logic_cluster/lc_1/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_4_17_sp4_h_l_1
T_8_17_sp4_h_l_4
T_11_13_sp4_v_t_41
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_2/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_40
T_12_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_6/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_40
T_13_15_sp4_h_l_10
T_12_15_lc_trk_g1_2
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_20
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_1/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_10_18_sp4_h_l_9
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_6/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_9_14_sp4_v_t_44
T_9_10_sp4_v_t_44
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_0/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_10_18_sp4_h_l_9
T_13_14_sp4_v_t_44
T_13_10_sp4_v_t_44
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_3/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_10_18_sp4_h_l_9
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_46
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_7/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_10_18_sp4_h_l_9
T_13_14_sp4_v_t_44
T_13_10_sp4_v_t_44
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_4/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_36
T_15_10_sp4_v_t_36
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_4/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_36
T_15_10_sp4_v_t_36
T_14_12_lc_trk_g0_1
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_21
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_44
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_40
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_10_8_sp12_v_t_23
T_10_10_sp4_v_t_43
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_0/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_12_20_sp4_h_l_2
T_15_16_sp4_v_t_39
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_3/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_12_20_sp4_h_l_2
T_15_16_sp4_v_t_39
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_2/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_14_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_12_sp4_v_t_39
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_4/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_14_16_sp4_h_l_4
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_7/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_12_20_sp4_h_l_2
T_15_16_sp4_v_t_39
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_input_2_7
T_14_13_wire_logic_cluster/lc_7/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_14_12_sp4_h_l_5
T_13_12_lc_trk_g0_5
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_5/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_14_12_sp4_h_l_5
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_22
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_10_16_sp12_v_t_23
T_10_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_6/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_4_28_sp4_h_l_7
T_7_24_sp4_v_t_42
T_7_20_sp4_v_t_38
T_7_16_sp4_v_t_46
T_7_12_sp4_v_t_39
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_7/in_3

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_3_28_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_6/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_3_28_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_15_18_sp4_h_l_10
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_3/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_3_28_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_2/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_11_28_sp12_h_l_0
T_14_28_sp4_h_l_5
T_17_24_sp4_v_t_40
T_17_20_sp4_v_t_36
T_17_16_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_5/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_13_12_sp4_v_t_38
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_3/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_20
T_2_16_sp12_v_t_23
T_3_16_sp12_h_l_0
T_12_16_sp4_h_l_11
T_15_12_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_23
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_8_8_sp12_v_t_23
T_8_14_sp4_v_t_39
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_45
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_0/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_40
T_10_16_sp4_h_l_10
T_13_12_sp4_v_t_41
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_2/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_40
T_10_16_sp4_h_l_10
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g2_3
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_40
T_10_16_sp4_h_l_10
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_8_8_sp12_v_t_23
T_8_14_sp4_v_t_39
T_9_18_sp4_h_l_8
T_13_18_sp4_h_l_4
T_16_14_sp4_v_t_47
T_15_15_lc_trk_g3_7
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_9_20_sp12_h_l_0
T_12_20_sp4_h_l_5
T_15_16_sp4_v_t_46
T_15_12_sp4_v_t_42
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_6/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_5_20_sp12_h_l_0
T_16_8_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_24
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_5
T_5_23_sp4_v_t_40
T_5_19_sp4_v_t_36
T_5_21_lc_trk_g3_1
T_5_21_input_2_4
T_5_21_wire_logic_cluster/lc_4/in_2

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_8_15_sp12_v_t_23
T_8_15_sp4_v_t_45
T_7_17_lc_trk_g0_3
T_7_17_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_25
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span4_horz_32
T_3_22_sp4_h_l_11
T_6_18_sp4_v_t_40
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_2/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_8_10_sp12_v_t_23
T_8_14_sp4_v_t_41
T_7_17_lc_trk_g3_1
T_7_17_input_2_4
T_7_17_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_26
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_40
T_2_28_sp4_h_l_8
T_5_24_sp4_v_t_45
T_5_20_sp4_v_t_45
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_6/in_3

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_16
T_4_28_sp4_h_l_5
T_7_24_sp4_v_t_46
T_7_20_sp4_v_t_42
T_6_21_lc_trk_g3_2
T_6_21_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_27
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_2_22_sp4_h_l_9
T_5_18_sp4_v_t_44
T_5_21_lc_trk_g0_4
T_5_21_wire_logic_cluster/lc_6/in_0

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_2_22_sp4_h_l_9
T_5_18_sp4_v_t_44
T_5_21_lc_trk_g0_4
T_5_21_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_28
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_32
T_3_30_sp4_h_l_8
T_6_26_sp4_v_t_45
T_6_22_sp4_v_t_45
T_6_18_sp4_v_t_45
T_5_21_lc_trk_g3_5
T_5_21_input_2_6
T_5_21_wire_logic_cluster/lc_6/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_32
T_3_30_sp4_h_l_8
T_6_26_sp4_v_t_45
T_6_22_sp4_v_t_45
T_6_18_sp4_v_t_46
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_29
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_6_19_sp4_v_t_41
T_5_21_lc_trk_g1_4
T_5_21_wire_logic_cluster/lc_6/in_1

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_6_19_sp4_v_t_41
T_6_21_lc_trk_g2_4
T_6_21_wire_logic_cluster/lc_1/in_3

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_4
T_10_15_sp12_v_t_23
T_10_13_sp4_v_t_47
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_3
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_6_6_sp12_v_t_23
T_6_16_lc_trk_g3_4
T_6_16_wire_logic_cluster/lc_7/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_4/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_0/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_7_18_sp12_h_l_0
T_8_18_sp4_h_l_3
T_11_14_sp4_v_t_44
T_11_17_lc_trk_g0_4
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_7_18_sp12_h_l_0
T_8_18_sp4_h_l_3
T_11_14_sp4_v_t_44
T_11_17_lc_trk_g1_4
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : A_c_30
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_28
T_2_21_sp4_v_t_41
T_3_21_sp4_h_l_9
T_5_21_lc_trk_g3_4
T_5_21_wire_logic_cluster/lc_4/in_1

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_28
T_2_21_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_44
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_3/in_0

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_28
T_2_21_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_44
T_7_17_sp4_h_l_9
T_10_13_sp4_v_t_44
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_31
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_16
T_3_21_sp4_v_t_46
T_4_21_sp4_h_l_11
T_6_21_lc_trk_g2_6
T_6_21_wire_logic_cluster/lc_2/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_16
T_3_21_sp4_v_t_46
T_4_21_sp4_h_l_11
T_7_17_sp4_v_t_40
T_8_17_sp4_h_l_10
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_3/in_3

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_8_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_9_13_lc_trk_g0_3
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_4
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_4/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_36
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_7/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_7/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_36
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_0/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_3/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_7/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_1/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_6/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_5/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_2/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_1/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_4/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_3/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_2/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_5
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_3/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_6_17_sp4_h_l_5
T_9_13_sp4_v_t_40
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_3/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_4/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_6_17_sp4_h_l_5
T_9_13_sp4_v_t_40
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_0/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_10_17_sp4_h_l_9
T_13_13_sp4_v_t_38
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_6
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span4_horz_24
T_3_17_sp4_h_l_3
T_6_13_sp4_v_t_44
T_6_16_lc_trk_g0_4
T_6_16_wire_logic_cluster/lc_7/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_5/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_3/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_6_17_sp4_h_l_7
T_9_13_sp4_v_t_42
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_3/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_4/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_7
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_9_16_sp4_v_t_39
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_8_16_sp4_h_l_11
T_11_16_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_8_16_sp4_h_l_11
T_11_16_sp4_v_t_41
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_10_16_sp4_h_l_5
T_13_12_sp4_v_t_40
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_5/in_0

End 

Net : BUFENn_c
T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_26_13_sp12_v_t_22
T_26_25_sp12_v_t_22
T_26_33_lc_trk_g0_1
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CIA_ENABLE
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_1/in_3

End 

Net : CIA_ENABLE_cascade_
T_16_11_wire_logic_cluster/lc_5/ltout
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : CIA_SPACE
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_1
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_1
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_4/in_0

End 

Net : CLK28_IN_c_g
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_28_20_glb2local_0
T_28_20_lc_trk_g0_4
T_28_20_wire_logic_cluster/lc_7/in_3

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

End 

Net : CLK40_IN_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_glb2local_0
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_1/in_3

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_glb2local_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_1/in_1

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_glb2local_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_6/in_0

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_14_glb2local_2
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_3/in_3

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_glb2local_0
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_3/in_3

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

End 

Net : CLK6_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_11_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_21_9_wire_logic_cluster/lc_5/out
T_13_9_sp12_h_l_1
T_24_0_span12_vert_17
T_24_0_lc_trk_g0_1
T_24_0_wire_io_cluster/io_1/D_OUT_0

T_21_9_wire_logic_cluster/lc_5/out
T_22_9_sp4_h_l_10
T_25_5_sp4_v_t_41
T_25_1_sp4_v_t_42
T_25_0_span4_vert_10
T_25_0_lc_trk_g0_2
T_25_0_wire_io_cluster/io_0/D_OUT_0

T_21_9_wire_logic_cluster/lc_5/out
T_21_9_sp12_h_l_1
T_20_0_span12_vert_17
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

T_21_9_wire_logic_cluster/lc_5/out
T_21_9_sp12_h_l_1
T_32_9_sp12_v_t_22
T_32_12_sp4_v_t_42
T_33_16_span4_horz_7
T_33_16_span4_vert_t_13
T_33_19_lc_trk_g0_5
T_33_19_wire_io_cluster/io_1/D_OUT_0

T_21_9_wire_logic_cluster/lc_5/out
T_21_9_sp12_h_l_1
T_32_9_sp12_v_t_22
T_32_12_sp4_v_t_42
T_33_16_span4_horz_7
T_33_16_span4_vert_t_13
T_33_20_lc_trk_g0_1
T_33_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : CPUCONFn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_11_15_sp12_v_t_23
T_12_15_sp12_h_l_0
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_4/in_0

End 

Net : D_1_i
T_10_12_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_36
T_11_4_sp4_v_t_44
T_11_0_span4_vert_40
T_11_0_lc_trk_g0_0
T_11_0_wire_io_cluster/io_1/OUT_ENB

T_10_12_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_36
T_11_4_sp4_v_t_44
T_11_0_span4_vert_37
T_11_0_span4_horz_r_2
T_12_0_lc_trk_g1_6
T_12_0_wire_io_cluster/io_0/OUT_ENB

T_10_12_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_36
T_11_4_sp4_v_t_44
T_11_0_span4_vert_37
T_11_0_span4_horz_r_2
T_12_0_lc_trk_g0_6
T_12_0_wire_io_cluster/io_1/OUT_ENB

T_10_12_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_36
T_11_4_sp4_v_t_44
T_11_0_span4_vert_37
T_11_0_span4_horz_r_2
T_15_0_span4_horz_r_2
T_15_0_lc_trk_g0_2
T_15_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : D_OUT_0
T_12_14_wire_logic_cluster/lc_6/out
T_12_8_sp12_v_t_23
T_12_0_span12_vert_15
T_12_0_span4_vert_19
T_8_0_span4_horz_r_3
T_11_0_lc_trk_g0_7
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_OUT_1
T_11_14_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_42
T_12_6_sp4_v_t_42
T_12_2_sp4_v_t_47
T_12_0_span4_vert_12
T_12_0_lc_trk_g0_4
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_OUT_2
T_11_14_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_45
T_12_7_sp4_v_t_46
T_12_3_sp4_v_t_46
T_12_0_span4_vert_26
T_12_0_lc_trk_g1_2
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_OUT_3
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_15_10_sp4_v_t_46
T_15_6_sp4_v_t_39
T_15_2_sp4_v_t_39
T_15_0_span4_vert_23
T_15_0_lc_trk_g0_7
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_in_4
T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_20
T_12_11_sp12_h_l_0
T_11_11_sp4_h_l_1
T_14_11_sp4_v_t_43
T_13_14_lc_trk_g3_3
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_20
T_12_11_sp12_h_l_0
T_11_11_sp4_h_l_1
T_14_11_sp4_v_t_43
T_13_15_lc_trk_g1_6
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_20
T_12_11_sp12_h_l_0
T_11_11_sp4_h_l_1
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : D_in_5
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_13_13_sp12_h_l_0
T_13_13_lc_trk_g0_3
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_13_13_sp12_h_l_0
T_13_13_lc_trk_g0_3
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_13_13_sp12_h_l_0
T_12_13_sp4_h_l_1
T_15_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_4/in_0

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_13_13_sp12_h_l_0
T_12_13_sp4_h_l_1
T_15_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_0/in_0

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_13_13_sp12_h_l_0
T_12_13_sp4_h_l_1
T_11_13_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

End 

Net : D_in_6
T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_9_sp4_v_t_43
T_13_13_sp4_h_l_0
T_13_13_lc_trk_g0_5
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_9_sp4_v_t_43
T_13_13_sp4_h_l_0
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_4/in_3

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_9_sp4_v_t_43
T_13_13_sp4_h_l_0
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_6/in_3

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_7_sp4_v_t_45
T_12_11_sp4_v_t_46
T_13_15_sp4_h_l_5
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_7/in_1

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_20
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input_2_7
T_10_14_wire_logic_cluster/lc_7/in_2

End 

Net : D_in_7
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_15_11_sp4_v_t_45
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_6/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_15_11_sp4_v_t_45
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_1/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_15_11_sp4_v_t_45
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_5/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_15_11_sp4_v_t_45
T_12_15_sp4_h_l_1
T_13_15_lc_trk_g3_1
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_12_11_sp4_h_l_0
T_11_11_sp4_v_t_37
T_10_14_lc_trk_g2_5
T_10_14_input_2_3
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : GB_BUFFER_CLK40_IN_c_g_THRU_CO
T_16_7_wire_logic_cluster/lc_3/out
T_14_7_sp4_h_l_3
T_13_3_sp4_v_t_45
T_13_0_span4_vert_28
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_2
T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : N_22_0_i
T_14_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_25_12_sp12_h_l_0
T_26_12_sp4_h_l_3
T_30_12_sp4_h_l_6
T_33_8_span4_vert_t_15
T_33_10_lc_trk_g0_3
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_52_1
T_14_17_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_7
T_17_13_sp4_v_t_42
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_13_17_sp4_h_l_10
T_17_17_sp4_h_l_6
T_20_13_sp4_v_t_37
T_19_16_lc_trk_g2_5
T_19_16_input_2_7
T_19_16_wire_logic_cluster/lc_7/in_2

End 

Net : N_77_mux_i
T_16_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_44
T_18_10_sp4_h_l_9
T_22_10_sp4_h_l_5
T_26_10_sp4_h_l_1
T_29_6_sp4_v_t_36
T_30_6_sp4_h_l_1
T_33_6_lc_trk_g1_4
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : OVL_c
T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_17_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_3/in_1

T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_17_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_8_sp4_v_t_43
T_16_12_sp4_v_t_44
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_3

T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_17_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g2_3
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : PCIAT_c_0
T_17_21_wire_logic_cluster/lc_3/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_29_0_span12_vert_22
T_29_1_sp4_v_t_44
T_30_1_sp4_h_l_2
T_33_1_lc_trk_g0_7
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : PCIAT_c_1
T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp12_h_l_0
T_29_8_sp12_v_t_23
T_29_0_span12_vert_15
T_29_0_span4_vert_19
T_29_0_span4_horz_r_3
T_33_1_lc_trk_g1_7
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : PCS0_c
T_23_8_wire_logic_cluster/lc_5/out
T_23_1_sp12_v_t_22
T_24_1_sp12_h_l_1
T_30_1_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_2_lc_trk_g1_7
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : PCS1_c
T_24_8_wire_logic_cluster/lc_2/out
T_19_8_sp12_h_l_0
T_30_0_span12_vert_15
T_30_2_sp4_v_t_39
T_31_2_sp4_h_l_7
T_33_2_lc_trk_g0_7
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : PORTSIZE_0_i
T_11_17_wire_logic_cluster/lc_0/out
T_8_17_sp12_h_l_0
T_7_17_sp12_v_t_23
T_8_29_sp12_h_l_0
T_9_29_sp4_h_l_3
T_8_29_sp4_v_t_38
T_8_33_lc_trk_g1_3
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : PPIO_c
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_31_17_sp12_v_t_23
T_32_17_sp12_h_l_0
T_31_17_sp4_h_l_1
T_33_13_span4_vert_t_12
T_33_14_lc_trk_g1_4
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : RESETn_c
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_lc_trk_g3_4
T_16_11_wire_logic_cluster/lc_5/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_7_sp4_v_t_43
T_17_11_sp4_h_l_6
T_20_11_sp4_v_t_46
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_1/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_7_sp4_v_t_43
T_17_11_sp4_h_l_6
T_20_11_sp4_v_t_46
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_7/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_20_17_sp4_h_l_5
T_19_13_sp4_v_t_40
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_5/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_18_17_sp4_h_l_3
T_17_13_sp4_v_t_45
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_5/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_14_lc_trk_g3_7
T_16_14_input_2_2
T_16_14_wire_logic_cluster/lc_2/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_3/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_4/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_sp4_v_t_39
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_2/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_sp4_v_t_39
T_15_15_lc_trk_g1_2
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_0/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_1/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_13_sp4_v_t_37
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_4/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_2
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_0/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_5/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_11_15_lc_trk_g0_3
T_11_15_wire_logic_cluster/lc_4/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_18_17_sp4_h_l_3
T_17_13_sp4_v_t_45
T_14_13_sp4_h_l_2
T_10_13_sp4_h_l_10
T_9_13_sp4_v_t_41
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_0/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_0/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_2/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_9_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_38
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_4/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_20_17_sp4_h_l_5
T_19_13_sp4_v_t_40
T_16_13_sp4_h_l_11
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_39
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_4/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_17_sp12_v_t_23
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_2/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_18_17_sp4_h_l_3
T_17_13_sp4_v_t_45
T_14_13_sp4_h_l_2
T_10_13_sp4_h_l_10
T_9_13_sp4_v_t_41
T_9_17_sp4_v_t_37
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_2/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_18_17_sp4_h_l_3
T_17_13_sp4_v_t_45
T_14_13_sp4_h_l_2
T_10_13_sp4_h_l_10
T_9_13_sp4_v_t_41
T_9_17_sp4_v_t_37
T_9_21_sp4_v_t_37
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_lc_trk_g0_4
T_6_21_wire_logic_cluster/lc_1/in_1

End 

Net : RESETn_c_i
T_16_25_wire_logic_cluster/lc_2/out
T_16_23_sp12_v_t_23
T_16_33_lc_trk_g1_4
T_16_33_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_13_wire_logic_cluster/lc_5/s_r

End 

Net : ROMEN
T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp12_v_t_23
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : ROMEN_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : ROM_DELAY_c_0
T_33_31_wire_io_cluster/io_0/D_IN_0
T_33_31_span12_horz_0
T_32_19_sp12_v_t_23
T_21_19_sp12_h_l_0
T_20_19_sp4_h_l_1
T_19_15_sp4_v_t_43
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_1/in_1

T_33_31_wire_io_cluster/io_0/D_IN_0
T_33_31_span12_horz_0
T_32_19_sp12_v_t_23
T_21_19_sp12_h_l_0
T_20_19_sp4_h_l_1
T_19_15_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_33_31_wire_io_cluster/io_0/D_IN_0
T_29_31_sp12_h_l_0
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_18_19_sp4_h_l_3
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g3_6
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

T_33_31_wire_io_cluster/io_0/D_IN_0
T_29_31_sp12_h_l_0
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_18_19_sp4_h_l_3
T_17_15_sp4_v_t_38
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_5/in_1

T_33_31_wire_io_cluster/io_0/D_IN_0
T_29_31_sp12_h_l_0
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_16_7_sp12_v_t_23
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : ROM_DELAY_c_1
T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_1/in_3

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_16_sp4_v_t_47
T_19_16_sp4_h_l_10
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_2/in_0

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_16_sp4_v_t_47
T_19_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_1/in_0

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_16_sp4_v_t_47
T_19_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_5/in_0

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_16_sp4_v_t_47
T_19_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : RnW_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_10_19_sp4_h_l_7
T_13_15_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_6/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_8_19_sp4_h_l_5
T_11_15_sp4_v_t_46
T_11_11_sp4_v_t_46
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_0/in_3

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_10_19_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_11_sp4_v_t_42
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_7/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_12_19_sp4_h_l_9
T_15_15_sp4_v_t_44
T_15_16_lc_trk_g2_4
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_1/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_12_15_sp4_h_l_9
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_4/in_1

End 

Net : SCS0_c
T_24_9_wire_logic_cluster/lc_5/out
T_25_7_sp4_v_t_38
T_26_7_sp4_h_l_8
T_29_3_sp4_v_t_45
T_30_3_sp4_h_l_8
T_33_3_lc_trk_g0_5
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : SCS1_c
T_23_9_wire_logic_cluster/lc_2/out
T_23_9_sp4_h_l_9
T_27_9_sp4_h_l_5
T_31_9_sp4_h_l_1
T_33_5_span4_vert_t_12
T_33_1_span4_vert_t_12
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : SPIO_c
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_27_sp12_v_t_23
T_30_15_sp12_v_t_23
T_31_15_sp12_h_l_0
T_33_15_lc_trk_g0_4
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACKn_in
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_15_sp4_v_t_45
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : TCIn_1_i
T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_23_19_sp12_v_t_22
T_24_31_sp12_h_l_1
T_26_31_sp4_h_l_2
T_29_31_sp4_v_t_42
T_29_33_lc_trk_g1_7
T_29_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : TM_c_0
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_8_23_sp12_h_l_0
T_15_23_sp4_h_l_9
T_18_19_sp4_v_t_44
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_3/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_8_23_sp12_h_l_0
T_15_23_sp4_h_l_9
T_18_19_sp4_v_t_44
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : TM_c_1
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_3/in_3

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_8_21_sp12_h_l_0
T_15_21_sp4_h_l_9
T_18_17_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_4/in_0

End 

Net : TM_c_2
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_33_span4_horz_r_0
T_9_29_sp4_v_t_36
T_9_25_sp4_v_t_41
T_9_21_sp4_v_t_41
T_9_23_lc_trk_g3_4
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

End 

Net : TSn_c
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_8_19_sp4_v_t_45
T_9_19_sp4_h_l_8
T_12_15_sp4_v_t_39
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_3/in_1

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_40
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_1/in_1

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_14_19_sp4_h_l_7
T_17_15_sp4_v_t_36
T_17_11_sp4_v_t_41
T_17_14_lc_trk_g0_1
T_17_14_input_2_1
T_17_14_wire_logic_cluster/lc_1/in_2

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_14_19_sp4_h_l_7
T_17_15_sp4_v_t_36
T_17_11_sp4_v_t_41
T_17_14_lc_trk_g0_1
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

End 

Net : TT_c_0
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_9_23_lc_trk_g1_7
T_9_23_wire_logic_cluster/lc_7/in_1

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_6_21_sp4_v_t_47
T_7_21_sp4_h_l_3
T_10_17_sp4_v_t_44
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : TT_c_1
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_6_23_sp4_v_t_47
T_7_23_sp4_h_l_10
T_9_23_lc_trk_g2_7
T_9_23_wire_logic_cluster/lc_7/in_0

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_6_23_sp4_v_t_47
T_7_23_sp4_h_l_10
T_10_19_sp4_v_t_47
T_10_15_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_2/in_0

End 

Net : U409_ADDRESS_DECODE.ATA_SPACEZ0
T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_ADDRESS_DECODE.AUTOCONFIG_SPACEZ0Z_3
T_9_11_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_1/in_0

End 

Net : U409_ADDRESS_DECODE.AUTOCONFIG_SPACEZ0Z_4_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_ADDRESS_DECODE.AUTOVECTORZ0Z_7
T_9_18_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_3/in_1

End 

Net : U409_ADDRESS_DECODE.CIA_SPACE_4
T_9_13_wire_logic_cluster/lc_0/out
T_10_13_sp4_h_l_0
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_9_9_sp12_v_t_23
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_0/out
T_10_13_sp4_h_l_0
T_13_9_sp4_v_t_43
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_10_13_sp4_h_l_0
T_13_13_sp4_v_t_40
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_0/out
T_10_13_sp4_h_l_0
T_13_13_sp4_v_t_40
T_14_17_sp4_h_l_5
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : U409_ADDRESS_DECODE.CIA_SPACE_5
T_7_13_wire_logic_cluster/lc_6/out
T_7_7_sp12_v_t_23
T_7_17_lc_trk_g3_4
T_7_17_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_13_sp4_v_t_36
T_9_17_lc_trk_g1_1
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_13_sp4_v_t_43
T_11_17_sp4_h_l_0
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_7/in_0

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_13_sp4_v_t_43
T_11_17_sp4_h_l_0
T_14_13_sp4_v_t_37
T_14_17_lc_trk_g0_0
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE.CSZ0Z0
T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_0_span12_vert_17
T_23_8_lc_trk_g3_2
T_23_8_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_17_9_sp4_h_l_2
T_21_9_sp4_h_l_10
T_24_5_sp4_v_t_41
T_24_8_lc_trk_g0_1
T_24_8_wire_logic_cluster/lc_2/in_1

End 

Net : U409_ADDRESS_DECODE.CSZ0Z1
T_16_9_wire_logic_cluster/lc_5/out
T_16_9_sp12_h_l_1
T_23_9_lc_trk_g0_1
T_23_9_wire_logic_cluster/lc_2/in_1

T_16_9_wire_logic_cluster/lc_5/out
T_16_9_sp12_h_l_1
T_24_9_lc_trk_g0_2
T_24_9_wire_logic_cluster/lc_5/in_1

End 

Net : U409_ADDRESS_DECODE.N_26_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_RST_0_iZ0
T_15_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_45
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_12_16_sp4_h_l_5
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

End 

Net : U409_ADDRESS_DECODE.N_58_mux
T_9_23_wire_logic_cluster/lc_7/out
T_7_23_sp12_h_l_1
T_15_23_sp4_h_l_8
T_18_19_sp4_v_t_39
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_3/in_1

T_9_23_wire_logic_cluster/lc_7/out
T_7_23_sp12_h_l_1
T_15_23_sp4_h_l_8
T_18_19_sp4_v_t_39
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_1_cascade_
T_17_14_wire_logic_cluster/lc_5/ltout
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_ADDRESS_DECODE.N_59
T_9_18_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_6/in_1

End 

Net : U409_ADDRESS_DECODE.N_59_cascade_
T_9_18_wire_logic_cluster/lc_1/ltout
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE.N_60_1
T_15_18_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_43
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_47
T_16_11_sp4_v_t_47
T_16_13_lc_trk_g3_2
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE.N_61
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_16_16_lc_trk_g0_6
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

End 

Net : U409_ADDRESS_DECODE.N_75
T_7_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_46
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_7/out
T_6_15_sp4_h_l_6
T_9_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_3
T_11_15_sp4_h_l_11
T_14_11_sp4_v_t_40
T_14_12_lc_trk_g3_0
T_14_12_input_2_5
T_14_12_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_5_15_sp12_h_l_1
T_16_3_sp12_v_t_22
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.N_31_i
T_18_17_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g0_1
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_18_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_2/in_0

End 

Net : U409_ADDRESS_DECODE.N_77_mux_cascade_
T_14_12_wire_logic_cluster/lc_5/ltout
T_14_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_ADDRESS_DECODE.PORTSIZE_2
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_13_13_sp4_v_t_46
T_10_17_sp4_h_l_11
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_0/in_0

End 

Net : U409_ADDRESS_DECODE.ROMEN_0_a3Z0Z_1
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_0/in_0

End 

Net : U409_ADDRESS_DECODE.ROMEN_0_a3Z0Z_2
T_16_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_0/in_3

End 

Net : U409_ADDRESS_DECODE.Z2_SPACE
T_6_21_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_41
T_6_13_sp4_v_t_41
T_7_13_sp4_h_l_9
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_0/in_0

T_6_21_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_41
T_6_13_sp4_v_t_41
T_7_13_sp4_h_l_9
T_10_9_sp4_v_t_38
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_1/in_1

T_6_21_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_41
T_6_13_sp4_v_t_41
T_7_13_sp4_h_l_9
T_11_13_sp4_h_l_0
T_14_13_sp4_v_t_40
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_2/in_1

T_6_21_wire_logic_cluster/lc_2/out
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_14_19_sp4_h_l_9
T_17_15_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_0/in_1

T_6_21_wire_logic_cluster/lc_2/out
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_14_19_sp4_h_l_9
T_17_15_sp4_v_t_44
T_14_15_sp4_h_l_9
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_0/in_1

T_6_21_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_41
T_6_13_sp4_v_t_41
T_7_13_sp4_h_l_9
T_11_13_sp4_h_l_0
T_15_13_sp4_h_l_3
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_6/in_0

T_6_21_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_41
T_6_13_sp4_v_t_41
T_7_13_sp4_h_l_9
T_11_13_sp4_h_l_0
T_14_9_sp4_v_t_43
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_5/in_0

T_6_21_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_41
T_6_13_sp4_v_t_41
T_7_13_sp4_h_l_9
T_11_13_sp4_h_l_0
T_15_13_sp4_h_l_3
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_3/in_0

T_6_21_wire_logic_cluster/lc_2/out
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_14_19_sp4_h_l_9
T_17_15_sp4_v_t_44
T_14_15_sp4_h_l_9
T_17_11_sp4_v_t_38
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_0/in_0

End 

Net : U409_ADDRESS_DECODE.m12Z0Z_0_cascade_
T_6_21_wire_logic_cluster/lc_1/ltout
T_6_21_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE.m12Z0Z_5
T_5_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_2/in_1

End 

Net : U409_ADDRESS_DECODE.m54Z0Z_1
T_9_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_5/in_0

End 

Net : U409_ADDRESS_DECODE.un1_BREG_ENnZ0Z_0
T_13_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_41
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_ADDRESS_DECODE.un1_BREG_ENnZ0Z_1_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE.un1_BREG_ENnZ0Z_2
T_12_13_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_3/in_3

End 

Net : U409_ADDRESS_DECODE.un1_BREG_ENnZ0Z_3
T_13_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_40
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_ADDRESS_DECODE.un1_BREG_ENnZ0Z_4
T_12_12_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_47
T_13_14_lc_trk_g0_7
T_13_14_wire_logic_cluster/lc_3/in_0

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENnZ0Z_0
T_12_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENnZ0Z_0_cascade_
T_12_13_wire_logic_cluster/lc_3/ltout
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENn_2
T_13_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_44
T_14_16_sp4_h_l_9
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_3/in_1

End 

Net : U409_ADDRESS_DECODE.un1_RTC_ENn_2_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : U409_ADDRESS_DECODE_AUTOVECTOR_10
T_9_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : U409_ADDRESS_DECODE_AUTOVECTOR_8
T_7_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_8
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_7/in_0

End 

Net : U409_ADDRESS_DECODE_AUTOVECTOR_9
T_5_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_1
T_8_17_sp4_v_t_36
T_9_17_sp4_h_l_6
T_10_17_lc_trk_g3_6
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

End 

Net : U409_ADDRESS_DECODE_un1_ATA_ENn_i
T_15_13_wire_logic_cluster/lc_6/out
T_14_13_sp12_h_l_0
T_26_13_sp12_h_l_0
T_31_13_sp4_h_l_7
T_33_13_span4_vert_t_13
T_33_15_lc_trk_g0_1
T_33_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_BPRO_ENn_i
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_sp12_h_l_1
T_8_1_sp12_v_t_22
T_9_1_sp12_h_l_1
T_19_1_sp4_h_l_10
T_22_0_span4_vert_4
T_22_0_lc_trk_g1_4
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_BREG_ENn_i
T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_26_13_sp12_h_l_1
T_32_13_sp4_h_l_6
T_33_13_span4_vert_t_15
T_33_16_lc_trk_g1_7
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_CIACS0n_i
T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp12_h_l_0
T_22_11_sp4_h_l_9
T_26_11_sp4_h_l_9
T_30_11_sp4_h_l_0
T_33_7_span4_vert_t_14
T_33_3_span4_vert_t_14
T_33_4_lc_trk_g1_6
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_CIACS1n_i
T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp12_v_t_22
T_17_8_sp12_h_l_1
T_27_8_sp4_h_l_10
T_31_8_sp4_h_l_1
T_33_4_span4_vert_t_12
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_RAMSPACEn
T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_17_lc_trk_g2_4
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : U409_ADDRESS_DECODE_un1_RAMSPACEn_i
T_16_13_wire_logic_cluster/lc_3/out
T_16_12_sp12_v_t_22
T_16_0_span12_vert_22
T_16_0_lc_trk_g0_6
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_TRANSFER_ACK.un1_AUTOVECTOR_0
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_6
T_17_13_sp4_v_t_37
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_6
T_17_13_sp4_v_t_37
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_5/in_0

End 

Net : U409_ADDRESS_DECODE_un1_REGSPACEn
T_14_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_10_sp4_v_t_44
T_14_13_lc_trk_g0_4
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_37
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_5/in_0

End 

Net : U409_ADDRESS_DECODE_un1_REGSPACEn_i
T_13_17_wire_logic_cluster/lc_7/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_26_sp4_v_t_36
T_23_30_sp4_h_l_1
T_26_30_sp4_v_t_43
T_26_33_span4_horz_r_3
T_27_33_lc_trk_g1_7
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_RTC_ENn
T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_5
T_13_13_sp4_v_t_47
T_10_17_sp4_h_l_10
T_10_17_lc_trk_g1_7
T_10_17_wire_logic_cluster/lc_7/in_1

End 

Net : U409_ADDRESS_DECODE_un1_RTC_ENn_i
T_13_12_wire_logic_cluster/lc_7/out
T_13_7_sp12_v_t_22
T_14_7_sp12_h_l_1
T_26_7_sp12_h_l_1
T_32_7_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_5_lc_trk_g0_3
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_0
T_12_15_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g1_7
T_12_14_wire_logic_cluster/lc_5/in_3

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_1
T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_3
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_OUT_cnst_i_i_a4_0_0Z0Z_0
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_0/in_0

End 

Net : U409_AUTOCONFIG.D_OUT_sm0_0
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.D_OUT_sm0_0_cascade_
T_12_14_wire_logic_cluster/lc_2/ltout
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_0
T_11_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_1
T_11_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_2
T_12_15_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_3
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_4/in_0

End 

Net : XCLK_ENn_c
T_33_28_wire_io_cluster/io_0/D_IN_0
T_29_28_sp12_h_l_0
T_28_16_sp12_v_t_23
T_28_20_lc_trk_g3_0
T_28_20_wire_logic_cluster/lc_7/in_0

End 

Net : XCLK_c
T_33_16_wire_io_cluster/io_1/D_IN_0
T_30_16_sp4_h_l_9
T_29_16_sp4_v_t_38
T_28_20_lc_trk_g1_3
T_28_20_wire_logic_cluster/lc_7/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUT_7_i_0_1_cascade_
T_11_16_wire_logic_cluster/lc_1/ltout
T_11_16_wire_logic_cluster/lc_2/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUT_7_i_a4_0_0
T_9_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_46
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_7/in_0

End 

Net : un1_AUTOCONFIG_SPACE
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_47
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_47
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_7/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_47
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_input_2_7
T_14_14_wire_logic_cluster/lc_7/in_2

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_11_13_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_11_13_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_11_13_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_3/in_1

End 

