#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002638e359900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002638e397e00_0 .net "PC", 31 0, v000002638e391510_0;  1 drivers
v000002638e3993e0_0 .var "clk", 0 0;
v000002638e397540_0 .net "clkout", 0 0, L_000002638e39a540;  1 drivers
v000002638e397a40_0 .net "cycles_consumed", 31 0, v000002638e3986c0_0;  1 drivers
v000002638e3975e0_0 .var "rst", 0 0;
S_000002638e359c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002638e359900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002638e370260 .param/l "RType" 0 4 2, C4<000000>;
P_000002638e370298 .param/l "add" 0 4 5, C4<100000>;
P_000002638e3702d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002638e370308 .param/l "addu" 0 4 5, C4<100001>;
P_000002638e370340 .param/l "and_" 0 4 5, C4<100100>;
P_000002638e370378 .param/l "andi" 0 4 8, C4<001100>;
P_000002638e3703b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002638e3703e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002638e370420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002638e370458 .param/l "j" 0 4 12, C4<000010>;
P_000002638e370490 .param/l "jal" 0 4 12, C4<000011>;
P_000002638e3704c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002638e370500 .param/l "lw" 0 4 8, C4<100011>;
P_000002638e370538 .param/l "nor_" 0 4 5, C4<100111>;
P_000002638e370570 .param/l "or_" 0 4 5, C4<100101>;
P_000002638e3705a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002638e3705e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002638e370618 .param/l "sll" 0 4 6, C4<000000>;
P_000002638e370650 .param/l "slt" 0 4 5, C4<101010>;
P_000002638e370688 .param/l "slti" 0 4 8, C4<101010>;
P_000002638e3706c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002638e3706f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002638e370730 .param/l "subu" 0 4 5, C4<100011>;
P_000002638e370768 .param/l "sw" 0 4 8, C4<101011>;
P_000002638e3707a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002638e3707d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002638e39a070 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a0e0 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a770 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a850 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a7e0 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e399d60 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a310 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a230 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a540 .functor OR 1, v000002638e3993e0_0, v000002638e365c10_0, C4<0>, C4<0>;
L_000002638e39aa80 .functor OR 1, L_000002638e4ea090, L_000002638e4eba30, C4<0>, C4<0>;
L_000002638e39a5b0 .functor AND 1, L_000002638e4e9f50, L_000002638e4ea130, C4<1>, C4<1>;
L_000002638e39a620 .functor NOT 1, v000002638e3975e0_0, C4<0>, C4<0>, C4<0>;
L_000002638e39a3f0 .functor OR 1, L_000002638e4eab30, L_000002638e4ebad0, C4<0>, C4<0>;
L_000002638e39a150 .functor OR 1, L_000002638e39a3f0, L_000002638e4eb030, C4<0>, C4<0>;
L_000002638e39a460 .functor OR 1, L_000002638e4fc3d0, L_000002638e4fd550, C4<0>, C4<0>;
L_000002638e39a2a0 .functor AND 1, L_000002638e4eb990, L_000002638e39a460, C4<1>, C4<1>;
L_000002638e39a1c0 .functor OR 1, L_000002638e4fc470, L_000002638e4fd5f0, C4<0>, C4<0>;
L_000002638e399dd0 .functor AND 1, L_000002638e4fd0f0, L_000002638e39a1c0, C4<1>, C4<1>;
L_000002638e39a4d0 .functor NOT 1, L_000002638e39a540, C4<0>, C4<0>, C4<0>;
v000002638e3916f0_0 .net "ALUOp", 3 0, v000002638e366c50_0;  1 drivers
v000002638e391790_0 .net "ALUResult", 31 0, v000002638e391ab0_0;  1 drivers
v000002638e3946a0_0 .net "ALUSrc", 0 0, v000002638e365670_0;  1 drivers
v000002638e394ec0_0 .net "ALUin2", 31 0, L_000002638e4fcf10;  1 drivers
v000002638e393f20_0 .net "MemReadEn", 0 0, v000002638e364ef0_0;  1 drivers
v000002638e395140_0 .net "MemWriteEn", 0 0, v000002638e366390_0;  1 drivers
v000002638e3935c0_0 .net "MemtoReg", 0 0, v000002638e365710_0;  1 drivers
v000002638e3944c0_0 .net "PC", 31 0, v000002638e391510_0;  alias, 1 drivers
v000002638e394560_0 .net "PCPlus1", 31 0, L_000002638e4ea3b0;  1 drivers
v000002638e3949c0_0 .net "PCsrc", 0 0, v000002638e392870_0;  1 drivers
v000002638e3947e0_0 .net "RegDst", 0 0, v000002638e365f30_0;  1 drivers
v000002638e393ac0_0 .net "RegWriteEn", 0 0, v000002638e366610_0;  1 drivers
v000002638e394380_0 .net "WriteRegister", 4 0, L_000002638e4ea9f0;  1 drivers
v000002638e394060_0 .net *"_ivl_0", 0 0, L_000002638e39a070;  1 drivers
L_000002638e4a1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002638e394420_0 .net/2u *"_ivl_10", 4 0, L_000002638e4a1e00;  1 drivers
L_000002638e4a21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e393e80_0 .net *"_ivl_101", 15 0, L_000002638e4a21f0;  1 drivers
v000002638e3950a0_0 .net *"_ivl_102", 31 0, L_000002638e4e9eb0;  1 drivers
L_000002638e4a2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e3951e0_0 .net *"_ivl_105", 25 0, L_000002638e4a2238;  1 drivers
L_000002638e4a2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e394a60_0 .net/2u *"_ivl_106", 31 0, L_000002638e4a2280;  1 drivers
v000002638e3953c0_0 .net *"_ivl_108", 0 0, L_000002638e4e9f50;  1 drivers
L_000002638e4a22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002638e393520_0 .net/2u *"_ivl_110", 5 0, L_000002638e4a22c8;  1 drivers
v000002638e393660_0 .net *"_ivl_112", 0 0, L_000002638e4ea130;  1 drivers
v000002638e394600_0 .net *"_ivl_115", 0 0, L_000002638e39a5b0;  1 drivers
v000002638e395280_0 .net *"_ivl_116", 47 0, L_000002638e4ea6d0;  1 drivers
L_000002638e4a2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e395320_0 .net *"_ivl_119", 15 0, L_000002638e4a2310;  1 drivers
L_000002638e4a1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002638e394740_0 .net/2u *"_ivl_12", 5 0, L_000002638e4a1e48;  1 drivers
v000002638e394100_0 .net *"_ivl_120", 47 0, L_000002638e4ebb70;  1 drivers
L_000002638e4a2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e394880_0 .net *"_ivl_123", 15 0, L_000002638e4a2358;  1 drivers
v000002638e394d80_0 .net *"_ivl_125", 0 0, L_000002638e4ebc10;  1 drivers
v000002638e393700_0 .net *"_ivl_126", 31 0, L_000002638e4eb350;  1 drivers
v000002638e394c40_0 .net *"_ivl_128", 47 0, L_000002638e4eaf90;  1 drivers
v000002638e3937a0_0 .net *"_ivl_130", 47 0, L_000002638e4ea4f0;  1 drivers
v000002638e394f60_0 .net *"_ivl_132", 47 0, L_000002638e4ea270;  1 drivers
v000002638e394ba0_0 .net *"_ivl_134", 47 0, L_000002638e4eb5d0;  1 drivers
v000002638e393840_0 .net *"_ivl_14", 0 0, L_000002638e3977c0;  1 drivers
v000002638e3938e0_0 .net *"_ivl_140", 0 0, L_000002638e39a620;  1 drivers
L_000002638e4a23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e393fc0_0 .net/2u *"_ivl_142", 31 0, L_000002638e4a23e8;  1 drivers
L_000002638e4a24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002638e393980_0 .net/2u *"_ivl_146", 5 0, L_000002638e4a24c0;  1 drivers
v000002638e394920_0 .net *"_ivl_148", 0 0, L_000002638e4eab30;  1 drivers
L_000002638e4a2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002638e393a20_0 .net/2u *"_ivl_150", 5 0, L_000002638e4a2508;  1 drivers
v000002638e393b60_0 .net *"_ivl_152", 0 0, L_000002638e4ebad0;  1 drivers
v000002638e3941a0_0 .net *"_ivl_155", 0 0, L_000002638e39a3f0;  1 drivers
L_000002638e4a2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002638e394b00_0 .net/2u *"_ivl_156", 5 0, L_000002638e4a2550;  1 drivers
v000002638e394ce0_0 .net *"_ivl_158", 0 0, L_000002638e4eb030;  1 drivers
L_000002638e4a1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002638e395000_0 .net/2u *"_ivl_16", 4 0, L_000002638e4a1e90;  1 drivers
v000002638e394240_0 .net *"_ivl_161", 0 0, L_000002638e39a150;  1 drivers
L_000002638e4a2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e393c00_0 .net/2u *"_ivl_162", 15 0, L_000002638e4a2598;  1 drivers
v000002638e393ca0_0 .net *"_ivl_164", 31 0, L_000002638e4eb0d0;  1 drivers
v000002638e393d40_0 .net *"_ivl_167", 0 0, L_000002638e4eb3f0;  1 drivers
v000002638e3942e0_0 .net *"_ivl_168", 15 0, L_000002638e4eb710;  1 drivers
v000002638e393de0_0 .net *"_ivl_170", 31 0, L_000002638e4eb7b0;  1 drivers
v000002638e394e20_0 .net *"_ivl_174", 31 0, L_000002638e4eb8f0;  1 drivers
L_000002638e4a25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e3961b0_0 .net *"_ivl_177", 25 0, L_000002638e4a25e0;  1 drivers
L_000002638e4a2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e395ad0_0 .net/2u *"_ivl_178", 31 0, L_000002638e4a2628;  1 drivers
v000002638e395670_0 .net *"_ivl_180", 0 0, L_000002638e4eb990;  1 drivers
L_000002638e4a2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002638e396070_0 .net/2u *"_ivl_182", 5 0, L_000002638e4a2670;  1 drivers
v000002638e396390_0 .net *"_ivl_184", 0 0, L_000002638e4fc3d0;  1 drivers
L_000002638e4a26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002638e395850_0 .net/2u *"_ivl_186", 5 0, L_000002638e4a26b8;  1 drivers
v000002638e395c10_0 .net *"_ivl_188", 0 0, L_000002638e4fd550;  1 drivers
v000002638e395990_0 .net *"_ivl_19", 4 0, L_000002638e397900;  1 drivers
v000002638e397150_0 .net *"_ivl_191", 0 0, L_000002638e39a460;  1 drivers
v000002638e395530_0 .net *"_ivl_193", 0 0, L_000002638e39a2a0;  1 drivers
L_000002638e4a2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002638e396430_0 .net/2u *"_ivl_194", 5 0, L_000002638e4a2700;  1 drivers
v000002638e395f30_0 .net *"_ivl_196", 0 0, L_000002638e4fd050;  1 drivers
L_000002638e4a2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002638e395fd0_0 .net/2u *"_ivl_198", 31 0, L_000002638e4a2748;  1 drivers
L_000002638e4a1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002638e396bb0_0 .net/2u *"_ivl_2", 5 0, L_000002638e4a1db8;  1 drivers
v000002638e397010_0 .net *"_ivl_20", 4 0, L_000002638e3979a0;  1 drivers
v000002638e3970b0_0 .net *"_ivl_200", 31 0, L_000002638e4fcfb0;  1 drivers
v000002638e396250_0 .net *"_ivl_204", 31 0, L_000002638e4fcd30;  1 drivers
L_000002638e4a2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e396110_0 .net *"_ivl_207", 25 0, L_000002638e4a2790;  1 drivers
L_000002638e4a27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e3966b0_0 .net/2u *"_ivl_208", 31 0, L_000002638e4a27d8;  1 drivers
v000002638e396c50_0 .net *"_ivl_210", 0 0, L_000002638e4fd0f0;  1 drivers
L_000002638e4a2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002638e3967f0_0 .net/2u *"_ivl_212", 5 0, L_000002638e4a2820;  1 drivers
v000002638e395b70_0 .net *"_ivl_214", 0 0, L_000002638e4fc470;  1 drivers
L_000002638e4a2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002638e3962f0_0 .net/2u *"_ivl_216", 5 0, L_000002638e4a2868;  1 drivers
v000002638e3964d0_0 .net *"_ivl_218", 0 0, L_000002638e4fd5f0;  1 drivers
v000002638e396cf0_0 .net *"_ivl_221", 0 0, L_000002638e39a1c0;  1 drivers
v000002638e396570_0 .net *"_ivl_223", 0 0, L_000002638e399dd0;  1 drivers
L_000002638e4a28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002638e396610_0 .net/2u *"_ivl_224", 5 0, L_000002638e4a28b0;  1 drivers
v000002638e397330_0 .net *"_ivl_226", 0 0, L_000002638e4fd910;  1 drivers
v000002638e395e90_0 .net *"_ivl_228", 31 0, L_000002638e4fc5b0;  1 drivers
v000002638e395710_0 .net *"_ivl_24", 0 0, L_000002638e39a770;  1 drivers
L_000002638e4a1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002638e395cb0_0 .net/2u *"_ivl_26", 4 0, L_000002638e4a1ed8;  1 drivers
v000002638e396750_0 .net *"_ivl_29", 4 0, L_000002638e397cc0;  1 drivers
v000002638e3957b0_0 .net *"_ivl_32", 0 0, L_000002638e39a850;  1 drivers
L_000002638e4a1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002638e396b10_0 .net/2u *"_ivl_34", 4 0, L_000002638e4a1f20;  1 drivers
v000002638e396890_0 .net *"_ivl_37", 4 0, L_000002638e4eaef0;  1 drivers
v000002638e396930_0 .net *"_ivl_40", 0 0, L_000002638e39a7e0;  1 drivers
L_000002638e4a1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e396a70_0 .net/2u *"_ivl_42", 15 0, L_000002638e4a1f68;  1 drivers
v000002638e395d50_0 .net *"_ivl_45", 15 0, L_000002638e4eb530;  1 drivers
v000002638e3969d0_0 .net *"_ivl_48", 0 0, L_000002638e399d60;  1 drivers
v000002638e396d90_0 .net *"_ivl_5", 5 0, L_000002638e397680;  1 drivers
L_000002638e4a1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e3958f0_0 .net/2u *"_ivl_50", 36 0, L_000002638e4a1fb0;  1 drivers
L_000002638e4a1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e396e30_0 .net/2u *"_ivl_52", 31 0, L_000002638e4a1ff8;  1 drivers
v000002638e395df0_0 .net *"_ivl_55", 4 0, L_000002638e4eabd0;  1 drivers
v000002638e396ed0_0 .net *"_ivl_56", 36 0, L_000002638e4e9ff0;  1 drivers
v000002638e395a30_0 .net *"_ivl_58", 36 0, L_000002638e4ea770;  1 drivers
v000002638e396f70_0 .net *"_ivl_62", 0 0, L_000002638e39a310;  1 drivers
L_000002638e4a2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002638e3955d0_0 .net/2u *"_ivl_64", 5 0, L_000002638e4a2040;  1 drivers
v000002638e3971f0_0 .net *"_ivl_67", 5 0, L_000002638e4ea310;  1 drivers
v000002638e397290_0 .net *"_ivl_70", 0 0, L_000002638e39a230;  1 drivers
L_000002638e4a2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e3973d0_0 .net/2u *"_ivl_72", 57 0, L_000002638e4a2088;  1 drivers
L_000002638e4a20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e397fe0_0 .net/2u *"_ivl_74", 31 0, L_000002638e4a20d0;  1 drivers
v000002638e398440_0 .net *"_ivl_77", 25 0, L_000002638e4ead10;  1 drivers
v000002638e3981c0_0 .net *"_ivl_78", 57 0, L_000002638e4e9e10;  1 drivers
v000002638e398d00_0 .net *"_ivl_8", 0 0, L_000002638e39a0e0;  1 drivers
v000002638e398620_0 .net *"_ivl_80", 57 0, L_000002638e4eac70;  1 drivers
L_000002638e4a2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002638e398e40_0 .net/2u *"_ivl_84", 31 0, L_000002638e4a2118;  1 drivers
L_000002638e4a2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002638e397ae0_0 .net/2u *"_ivl_88", 5 0, L_000002638e4a2160;  1 drivers
v000002638e398c60_0 .net *"_ivl_90", 0 0, L_000002638e4ea090;  1 drivers
L_000002638e4a21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002638e398ee0_0 .net/2u *"_ivl_92", 5 0, L_000002638e4a21a8;  1 drivers
v000002638e397d60_0 .net *"_ivl_94", 0 0, L_000002638e4eba30;  1 drivers
v000002638e3984e0_0 .net *"_ivl_97", 0 0, L_000002638e39aa80;  1 drivers
v000002638e397f40_0 .net *"_ivl_98", 47 0, L_000002638e4eb2b0;  1 drivers
v000002638e3988a0_0 .net "adderResult", 31 0, L_000002638e4ea8b0;  1 drivers
v000002638e398f80_0 .net "address", 31 0, L_000002638e4ea950;  1 drivers
v000002638e398300_0 .net "clk", 0 0, L_000002638e39a540;  alias, 1 drivers
v000002638e3986c0_0 .var "cycles_consumed", 31 0;
v000002638e398260_0 .net "extImm", 31 0, L_000002638e4eb850;  1 drivers
v000002638e3983a0_0 .net "funct", 5 0, L_000002638e4ea810;  1 drivers
v000002638e398580_0 .net "hlt", 0 0, v000002638e365c10_0;  1 drivers
v000002638e399020_0 .net "imm", 15 0, L_000002638e4eb170;  1 drivers
v000002638e3989e0_0 .net "immediate", 31 0, L_000002638e4fcab0;  1 drivers
v000002638e398080_0 .net "input_clk", 0 0, v000002638e3993e0_0;  1 drivers
v000002638e398760_0 .net "instruction", 31 0, L_000002638e4ea630;  1 drivers
v000002638e398a80_0 .net "memoryReadData", 31 0, v000002638e392eb0_0;  1 drivers
v000002638e3990c0_0 .net "nextPC", 31 0, L_000002638e4ea1d0;  1 drivers
v000002638e398800_0 .net "opcode", 5 0, L_000002638e397720;  1 drivers
v000002638e398940_0 .net "rd", 4 0, L_000002638e397c20;  1 drivers
v000002638e398b20_0 .net "readData1", 31 0, L_000002638e399e40;  1 drivers
v000002638e398bc0_0 .net "readData1_w", 31 0, L_000002638e4fd730;  1 drivers
v000002638e398da0_0 .net "readData2", 31 0, L_000002638e39a380;  1 drivers
v000002638e397860_0 .net "rs", 4 0, L_000002638e397ea0;  1 drivers
v000002638e399160_0 .net "rst", 0 0, v000002638e3975e0_0;  1 drivers
v000002638e398120_0 .net "rt", 4 0, L_000002638e4eb490;  1 drivers
v000002638e397b80_0 .net "shamt", 31 0, L_000002638e4eb210;  1 drivers
v000002638e399200_0 .net "wire_instruction", 31 0, L_000002638e39ac40;  1 drivers
v000002638e3992a0_0 .net "writeData", 31 0, L_000002638e4fd4b0;  1 drivers
v000002638e399340_0 .net "zero", 0 0, L_000002638e4fc650;  1 drivers
L_000002638e397680 .part L_000002638e4ea630, 26, 6;
L_000002638e397720 .functor MUXZ 6, L_000002638e397680, L_000002638e4a1db8, L_000002638e39a070, C4<>;
L_000002638e3977c0 .cmp/eq 6, L_000002638e397720, L_000002638e4a1e48;
L_000002638e397900 .part L_000002638e4ea630, 11, 5;
L_000002638e3979a0 .functor MUXZ 5, L_000002638e397900, L_000002638e4a1e90, L_000002638e3977c0, C4<>;
L_000002638e397c20 .functor MUXZ 5, L_000002638e3979a0, L_000002638e4a1e00, L_000002638e39a0e0, C4<>;
L_000002638e397cc0 .part L_000002638e4ea630, 21, 5;
L_000002638e397ea0 .functor MUXZ 5, L_000002638e397cc0, L_000002638e4a1ed8, L_000002638e39a770, C4<>;
L_000002638e4eaef0 .part L_000002638e4ea630, 16, 5;
L_000002638e4eb490 .functor MUXZ 5, L_000002638e4eaef0, L_000002638e4a1f20, L_000002638e39a850, C4<>;
L_000002638e4eb530 .part L_000002638e4ea630, 0, 16;
L_000002638e4eb170 .functor MUXZ 16, L_000002638e4eb530, L_000002638e4a1f68, L_000002638e39a7e0, C4<>;
L_000002638e4eabd0 .part L_000002638e4ea630, 6, 5;
L_000002638e4e9ff0 .concat [ 5 32 0 0], L_000002638e4eabd0, L_000002638e4a1ff8;
L_000002638e4ea770 .functor MUXZ 37, L_000002638e4e9ff0, L_000002638e4a1fb0, L_000002638e399d60, C4<>;
L_000002638e4eb210 .part L_000002638e4ea770, 0, 32;
L_000002638e4ea310 .part L_000002638e4ea630, 0, 6;
L_000002638e4ea810 .functor MUXZ 6, L_000002638e4ea310, L_000002638e4a2040, L_000002638e39a310, C4<>;
L_000002638e4ead10 .part L_000002638e4ea630, 0, 26;
L_000002638e4e9e10 .concat [ 26 32 0 0], L_000002638e4ead10, L_000002638e4a20d0;
L_000002638e4eac70 .functor MUXZ 58, L_000002638e4e9e10, L_000002638e4a2088, L_000002638e39a230, C4<>;
L_000002638e4ea950 .part L_000002638e4eac70, 0, 32;
L_000002638e4ea3b0 .arith/sum 32, v000002638e391510_0, L_000002638e4a2118;
L_000002638e4ea090 .cmp/eq 6, L_000002638e397720, L_000002638e4a2160;
L_000002638e4eba30 .cmp/eq 6, L_000002638e397720, L_000002638e4a21a8;
L_000002638e4eb2b0 .concat [ 32 16 0 0], L_000002638e4ea950, L_000002638e4a21f0;
L_000002638e4e9eb0 .concat [ 6 26 0 0], L_000002638e397720, L_000002638e4a2238;
L_000002638e4e9f50 .cmp/eq 32, L_000002638e4e9eb0, L_000002638e4a2280;
L_000002638e4ea130 .cmp/eq 6, L_000002638e4ea810, L_000002638e4a22c8;
L_000002638e4ea6d0 .concat [ 32 16 0 0], L_000002638e399e40, L_000002638e4a2310;
L_000002638e4ebb70 .concat [ 32 16 0 0], v000002638e391510_0, L_000002638e4a2358;
L_000002638e4ebc10 .part L_000002638e4eb170, 15, 1;
LS_000002638e4eb350_0_0 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_4 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_8 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_12 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_16 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_20 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_24 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_0_28 .concat [ 1 1 1 1], L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10, L_000002638e4ebc10;
LS_000002638e4eb350_1_0 .concat [ 4 4 4 4], LS_000002638e4eb350_0_0, LS_000002638e4eb350_0_4, LS_000002638e4eb350_0_8, LS_000002638e4eb350_0_12;
LS_000002638e4eb350_1_4 .concat [ 4 4 4 4], LS_000002638e4eb350_0_16, LS_000002638e4eb350_0_20, LS_000002638e4eb350_0_24, LS_000002638e4eb350_0_28;
L_000002638e4eb350 .concat [ 16 16 0 0], LS_000002638e4eb350_1_0, LS_000002638e4eb350_1_4;
L_000002638e4eaf90 .concat [ 16 32 0 0], L_000002638e4eb170, L_000002638e4eb350;
L_000002638e4ea4f0 .arith/sum 48, L_000002638e4ebb70, L_000002638e4eaf90;
L_000002638e4ea270 .functor MUXZ 48, L_000002638e4ea4f0, L_000002638e4ea6d0, L_000002638e39a5b0, C4<>;
L_000002638e4eb5d0 .functor MUXZ 48, L_000002638e4ea270, L_000002638e4eb2b0, L_000002638e39aa80, C4<>;
L_000002638e4ea8b0 .part L_000002638e4eb5d0, 0, 32;
L_000002638e4ea1d0 .functor MUXZ 32, L_000002638e4ea3b0, L_000002638e4ea8b0, v000002638e392870_0, C4<>;
L_000002638e4ea630 .functor MUXZ 32, L_000002638e39ac40, L_000002638e4a23e8, L_000002638e39a620, C4<>;
L_000002638e4eab30 .cmp/eq 6, L_000002638e397720, L_000002638e4a24c0;
L_000002638e4ebad0 .cmp/eq 6, L_000002638e397720, L_000002638e4a2508;
L_000002638e4eb030 .cmp/eq 6, L_000002638e397720, L_000002638e4a2550;
L_000002638e4eb0d0 .concat [ 16 16 0 0], L_000002638e4eb170, L_000002638e4a2598;
L_000002638e4eb3f0 .part L_000002638e4eb170, 15, 1;
LS_000002638e4eb710_0_0 .concat [ 1 1 1 1], L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0;
LS_000002638e4eb710_0_4 .concat [ 1 1 1 1], L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0;
LS_000002638e4eb710_0_8 .concat [ 1 1 1 1], L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0;
LS_000002638e4eb710_0_12 .concat [ 1 1 1 1], L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0, L_000002638e4eb3f0;
L_000002638e4eb710 .concat [ 4 4 4 4], LS_000002638e4eb710_0_0, LS_000002638e4eb710_0_4, LS_000002638e4eb710_0_8, LS_000002638e4eb710_0_12;
L_000002638e4eb7b0 .concat [ 16 16 0 0], L_000002638e4eb170, L_000002638e4eb710;
L_000002638e4eb850 .functor MUXZ 32, L_000002638e4eb7b0, L_000002638e4eb0d0, L_000002638e39a150, C4<>;
L_000002638e4eb8f0 .concat [ 6 26 0 0], L_000002638e397720, L_000002638e4a25e0;
L_000002638e4eb990 .cmp/eq 32, L_000002638e4eb8f0, L_000002638e4a2628;
L_000002638e4fc3d0 .cmp/eq 6, L_000002638e4ea810, L_000002638e4a2670;
L_000002638e4fd550 .cmp/eq 6, L_000002638e4ea810, L_000002638e4a26b8;
L_000002638e4fd050 .cmp/eq 6, L_000002638e397720, L_000002638e4a2700;
L_000002638e4fcfb0 .functor MUXZ 32, L_000002638e4eb850, L_000002638e4a2748, L_000002638e4fd050, C4<>;
L_000002638e4fcab0 .functor MUXZ 32, L_000002638e4fcfb0, L_000002638e4eb210, L_000002638e39a2a0, C4<>;
L_000002638e4fcd30 .concat [ 6 26 0 0], L_000002638e397720, L_000002638e4a2790;
L_000002638e4fd0f0 .cmp/eq 32, L_000002638e4fcd30, L_000002638e4a27d8;
L_000002638e4fc470 .cmp/eq 6, L_000002638e4ea810, L_000002638e4a2820;
L_000002638e4fd5f0 .cmp/eq 6, L_000002638e4ea810, L_000002638e4a2868;
L_000002638e4fd910 .cmp/eq 6, L_000002638e397720, L_000002638e4a28b0;
L_000002638e4fc5b0 .functor MUXZ 32, L_000002638e399e40, v000002638e391510_0, L_000002638e4fd910, C4<>;
L_000002638e4fd730 .functor MUXZ 32, L_000002638e4fc5b0, L_000002638e39a380, L_000002638e399dd0, C4<>;
S_000002638e359db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002638e3553c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002638e399f20 .functor NOT 1, v000002638e365670_0, C4<0>, C4<0>, C4<0>;
v000002638e366bb0_0 .net *"_ivl_0", 0 0, L_000002638e399f20;  1 drivers
v000002638e365030_0 .net "in1", 31 0, L_000002638e39a380;  alias, 1 drivers
v000002638e365490_0 .net "in2", 31 0, L_000002638e4fcab0;  alias, 1 drivers
v000002638e366070_0 .net "out", 31 0, L_000002638e4fcf10;  alias, 1 drivers
v000002638e366250_0 .net "s", 0 0, v000002638e365670_0;  alias, 1 drivers
L_000002638e4fcf10 .functor MUXZ 32, L_000002638e4fcab0, L_000002638e39a380, L_000002638e399f20, C4<>;
S_000002638e3034a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002638e4a0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002638e4a00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002638e4a0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002638e4a0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002638e4a0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002638e4a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002638e4a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002638e4a0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002638e4a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002638e4a0288 .param/l "j" 0 4 12, C4<000010>;
P_000002638e4a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002638e4a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002638e4a0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002638e4a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002638e4a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002638e4a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002638e4a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002638e4a0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002638e4a0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002638e4a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002638e4a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002638e4a0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002638e4a0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002638e4a0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002638e4a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002638e4a0608 .param/l "xori" 0 4 8, C4<001110>;
v000002638e366c50_0 .var "ALUOp", 3 0;
v000002638e365670_0 .var "ALUSrc", 0 0;
v000002638e364ef0_0 .var "MemReadEn", 0 0;
v000002638e366390_0 .var "MemWriteEn", 0 0;
v000002638e365710_0 .var "MemtoReg", 0 0;
v000002638e365f30_0 .var "RegDst", 0 0;
v000002638e366610_0 .var "RegWriteEn", 0 0;
v000002638e365b70_0 .net "funct", 5 0, L_000002638e4ea810;  alias, 1 drivers
v000002638e365c10_0 .var "hlt", 0 0;
v000002638e365e90_0 .net "opcode", 5 0, L_000002638e397720;  alias, 1 drivers
v000002638e3650d0_0 .net "rst", 0 0, v000002638e3975e0_0;  alias, 1 drivers
E_000002638e3560c0 .event anyedge, v000002638e3650d0_0, v000002638e365e90_0, v000002638e365b70_0;
S_000002638e303630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002638e355ac0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002638e39ac40 .functor BUFZ 32, L_000002638e4eadb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002638e365fd0_0 .net "Data_Out", 31 0, L_000002638e39ac40;  alias, 1 drivers
v000002638e366430 .array "InstMem", 0 1023, 31 0;
v000002638e3664d0_0 .net *"_ivl_0", 31 0, L_000002638e4eadb0;  1 drivers
v000002638e366570_0 .net *"_ivl_3", 9 0, L_000002638e4ea450;  1 drivers
v000002638e3666b0_0 .net *"_ivl_4", 11 0, L_000002638e4ea590;  1 drivers
L_000002638e4a23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002638e3667f0_0 .net *"_ivl_7", 1 0, L_000002638e4a23a0;  1 drivers
v000002638e365170_0 .net "addr", 31 0, v000002638e391510_0;  alias, 1 drivers
v000002638e366890_0 .var/i "i", 31 0;
L_000002638e4eadb0 .array/port v000002638e366430, L_000002638e4ea590;
L_000002638e4ea450 .part v000002638e391510_0, 0, 10;
L_000002638e4ea590 .concat [ 10 2 0 0], L_000002638e4ea450, L_000002638e4a23a0;
S_000002638e4669c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002638e399e40 .functor BUFZ 32, L_000002638e4eb670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002638e39a380 .functor BUFZ 32, L_000002638e4ebcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002638e366a70_0 .net *"_ivl_0", 31 0, L_000002638e4eb670;  1 drivers
v000002638e3439f0_0 .net *"_ivl_10", 6 0, L_000002638e4eae50;  1 drivers
L_000002638e4a2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002638e3442b0_0 .net *"_ivl_13", 1 0, L_000002638e4a2478;  1 drivers
v000002638e392730_0 .net *"_ivl_2", 6 0, L_000002638e4eaa90;  1 drivers
L_000002638e4a2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002638e392230_0 .net *"_ivl_5", 1 0, L_000002638e4a2430;  1 drivers
v000002638e392190_0 .net *"_ivl_8", 31 0, L_000002638e4ebcb0;  1 drivers
v000002638e3922d0_0 .net "clk", 0 0, L_000002638e39a540;  alias, 1 drivers
v000002638e391d30_0 .var/i "i", 31 0;
v000002638e392ff0_0 .net "readData1", 31 0, L_000002638e399e40;  alias, 1 drivers
v000002638e393130_0 .net "readData2", 31 0, L_000002638e39a380;  alias, 1 drivers
v000002638e391f10_0 .net "readRegister1", 4 0, L_000002638e397ea0;  alias, 1 drivers
v000002638e392410_0 .net "readRegister2", 4 0, L_000002638e4eb490;  alias, 1 drivers
v000002638e391970 .array "registers", 31 0, 31 0;
v000002638e392a50_0 .net "rst", 0 0, v000002638e3975e0_0;  alias, 1 drivers
v000002638e3929b0_0 .net "we", 0 0, v000002638e366610_0;  alias, 1 drivers
v000002638e392af0_0 .net "writeData", 31 0, L_000002638e4fd4b0;  alias, 1 drivers
v000002638e392b90_0 .net "writeRegister", 4 0, L_000002638e4ea9f0;  alias, 1 drivers
E_000002638e355440/0 .event negedge, v000002638e3650d0_0;
E_000002638e355440/1 .event posedge, v000002638e3922d0_0;
E_000002638e355440 .event/or E_000002638e355440/0, E_000002638e355440/1;
L_000002638e4eb670 .array/port v000002638e391970, L_000002638e4eaa90;
L_000002638e4eaa90 .concat [ 5 2 0 0], L_000002638e397ea0, L_000002638e4a2430;
L_000002638e4ebcb0 .array/port v000002638e391970, L_000002638e4eae50;
L_000002638e4eae50 .concat [ 5 2 0 0], L_000002638e4eb490, L_000002638e4a2478;
S_000002638e466b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002638e4669c0;
 .timescale 0 0;
v000002638e3652b0_0 .var/i "i", 31 0;
S_000002638e301b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002638e356c40 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002638e39a000 .functor NOT 1, v000002638e365f30_0, C4<0>, C4<0>, C4<0>;
v000002638e392690_0 .net *"_ivl_0", 0 0, L_000002638e39a000;  1 drivers
v000002638e392c30_0 .net "in1", 4 0, L_000002638e4eb490;  alias, 1 drivers
v000002638e392cd0_0 .net "in2", 4 0, L_000002638e397c20;  alias, 1 drivers
v000002638e391b50_0 .net "out", 4 0, L_000002638e4ea9f0;  alias, 1 drivers
v000002638e391830_0 .net "s", 0 0, v000002638e365f30_0;  alias, 1 drivers
L_000002638e4ea9f0 .functor MUXZ 5, L_000002638e397c20, L_000002638e4eb490, L_000002638e39a000, C4<>;
S_000002638e301ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002638e356640 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002638e39a690 .functor NOT 1, v000002638e365710_0, C4<0>, C4<0>, C4<0>;
v000002638e392370_0 .net *"_ivl_0", 0 0, L_000002638e39a690;  1 drivers
v000002638e3918d0_0 .net "in1", 31 0, v000002638e391ab0_0;  alias, 1 drivers
v000002638e393090_0 .net "in2", 31 0, v000002638e392eb0_0;  alias, 1 drivers
v000002638e3931d0_0 .net "out", 31 0, L_000002638e4fd4b0;  alias, 1 drivers
v000002638e392d70_0 .net "s", 0 0, v000002638e365710_0;  alias, 1 drivers
L_000002638e4fd4b0 .functor MUXZ 32, v000002638e392eb0_0, v000002638e391ab0_0, L_000002638e39a690, C4<>;
S_000002638e2ea8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002638e2eaa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000002638e2eaa98 .param/l "AND" 0 9 12, C4<0010>;
P_000002638e2eaad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002638e2eab08 .param/l "OR" 0 9 12, C4<0011>;
P_000002638e2eab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000002638e2eab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000002638e2eabb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002638e2eabe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002638e2eac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000002638e2eac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000002638e2eac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002638e2eacc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002638e4a28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002638e391a10_0 .net/2u *"_ivl_0", 31 0, L_000002638e4a28f8;  1 drivers
v000002638e391bf0_0 .net "opSel", 3 0, v000002638e366c50_0;  alias, 1 drivers
v000002638e391c90_0 .net "operand1", 31 0, L_000002638e4fd730;  alias, 1 drivers
v000002638e391fb0_0 .net "operand2", 31 0, L_000002638e4fcf10;  alias, 1 drivers
v000002638e391ab0_0 .var "result", 31 0;
v000002638e391dd0_0 .net "zero", 0 0, L_000002638e4fc650;  alias, 1 drivers
E_000002638e356980 .event anyedge, v000002638e366c50_0, v000002638e391c90_0, v000002638e366070_0;
L_000002638e4fc650 .cmp/eq 32, v000002638e391ab0_0, L_000002638e4a28f8;
S_000002638e32f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002638e4a1660 .param/l "RType" 0 4 2, C4<000000>;
P_000002638e4a1698 .param/l "add" 0 4 5, C4<100000>;
P_000002638e4a16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002638e4a1708 .param/l "addu" 0 4 5, C4<100001>;
P_000002638e4a1740 .param/l "and_" 0 4 5, C4<100100>;
P_000002638e4a1778 .param/l "andi" 0 4 8, C4<001100>;
P_000002638e4a17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002638e4a17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002638e4a1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002638e4a1858 .param/l "j" 0 4 12, C4<000010>;
P_000002638e4a1890 .param/l "jal" 0 4 12, C4<000011>;
P_000002638e4a18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002638e4a1900 .param/l "lw" 0 4 8, C4<100011>;
P_000002638e4a1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002638e4a1970 .param/l "or_" 0 4 5, C4<100101>;
P_000002638e4a19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002638e4a19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002638e4a1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002638e4a1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002638e4a1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002638e4a1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002638e4a1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002638e4a1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002638e4a1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002638e4a1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002638e4a1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002638e392870_0 .var "PCsrc", 0 0;
v000002638e393270_0 .net "funct", 5 0, L_000002638e4ea810;  alias, 1 drivers
v000002638e391e70_0 .net "opcode", 5 0, L_000002638e397720;  alias, 1 drivers
v000002638e392910_0 .net "operand1", 31 0, L_000002638e399e40;  alias, 1 drivers
v000002638e392050_0 .net "operand2", 31 0, L_000002638e4fcf10;  alias, 1 drivers
v000002638e3920f0_0 .net "rst", 0 0, v000002638e3975e0_0;  alias, 1 drivers
E_000002638e356f40/0 .event anyedge, v000002638e3650d0_0, v000002638e365e90_0, v000002638e392ff0_0, v000002638e366070_0;
E_000002638e356f40/1 .event anyedge, v000002638e365b70_0;
E_000002638e356f40 .event/or E_000002638e356f40/0, E_000002638e356f40/1;
S_000002638e32f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002638e3924b0 .array "DataMem", 0 1023, 31 0;
v000002638e3927d0_0 .net "address", 31 0, v000002638e391ab0_0;  alias, 1 drivers
v000002638e392e10_0 .net "clock", 0 0, L_000002638e39a4d0;  1 drivers
v000002638e392550_0 .net "data", 31 0, L_000002638e39a380;  alias, 1 drivers
v000002638e3925f0_0 .var/i "i", 31 0;
v000002638e392eb0_0 .var "q", 31 0;
v000002638e392f50_0 .net "rden", 0 0, v000002638e364ef0_0;  alias, 1 drivers
v000002638e393310_0 .net "wren", 0 0, v000002638e366390_0;  alias, 1 drivers
E_000002638e357300 .event posedge, v000002638e392e10_0;
S_000002638e4a1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002638e359c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002638e357040 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002638e3933b0_0 .net "PCin", 31 0, L_000002638e4ea1d0;  alias, 1 drivers
v000002638e391510_0 .var "PCout", 31 0;
v000002638e3915b0_0 .net "clk", 0 0, L_000002638e39a540;  alias, 1 drivers
v000002638e391650_0 .net "rst", 0 0, v000002638e3975e0_0;  alias, 1 drivers
    .scope S_000002638e32f1a0;
T_0 ;
    %wait E_000002638e356f40;
    %load/vec4 v000002638e3920f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002638e392870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002638e391e70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002638e392910_0;
    %load/vec4 v000002638e392050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002638e391e70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002638e392910_0;
    %load/vec4 v000002638e392050_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002638e391e70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002638e391e70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002638e391e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002638e393270_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002638e392870_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002638e4a1c20;
T_1 ;
    %wait E_000002638e355440;
    %load/vec4 v000002638e391650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002638e391510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002638e3933b0_0;
    %assign/vec4 v000002638e391510_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002638e303630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002638e366890_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002638e366890_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002638e366890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %load/vec4 v000002638e366890_0;
    %addi 1, 0, 32;
    %store/vec4 v000002638e366890_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e366430, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002638e3034a0;
T_3 ;
    %wait E_000002638e3560c0;
    %load/vec4 v000002638e3650d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002638e365c10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002638e365670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002638e366610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002638e366390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002638e365710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002638e364ef0_0, 0;
    %assign/vec4 v000002638e365f30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002638e365c10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002638e366c50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002638e365670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002638e366610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002638e366390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002638e365710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002638e364ef0_0, 0, 1;
    %store/vec4 v000002638e365f30_0, 0, 1;
    %load/vec4 v000002638e365e90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365c10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %load/vec4 v000002638e365b70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002638e365f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e364ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365710_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e366390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002638e365670_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002638e366c50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002638e4669c0;
T_4 ;
    %wait E_000002638e355440;
    %fork t_1, S_000002638e466b50;
    %jmp t_0;
    .scope S_000002638e466b50;
t_1 ;
    %load/vec4 v000002638e392a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002638e3652b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002638e3652b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002638e3652b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e391970, 0, 4;
    %load/vec4 v000002638e3652b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002638e3652b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002638e3929b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002638e392af0_0;
    %load/vec4 v000002638e392b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e391970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e391970, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002638e4669c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002638e4669c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002638e391d30_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002638e391d30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002638e391d30_0;
    %ix/getv/s 4, v000002638e391d30_0;
    %load/vec4a v000002638e391970, 4;
    %ix/getv/s 4, v000002638e391d30_0;
    %load/vec4a v000002638e391970, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002638e391d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002638e391d30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002638e2ea8d0;
T_6 ;
    %wait E_000002638e356980;
    %load/vec4 v000002638e391bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %add;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %sub;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %and;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %or;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %xor;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %or;
    %inv;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002638e391c90_0;
    %load/vec4 v000002638e391fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002638e391fb0_0;
    %load/vec4 v000002638e391c90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002638e391c90_0;
    %ix/getv 4, v000002638e391fb0_0;
    %shiftl 4;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002638e391c90_0;
    %ix/getv 4, v000002638e391fb0_0;
    %shiftr 4;
    %assign/vec4 v000002638e391ab0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002638e32f330;
T_7 ;
    %wait E_000002638e357300;
    %load/vec4 v000002638e392f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002638e3927d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002638e3924b0, 4;
    %assign/vec4 v000002638e392eb0_0, 0;
T_7.0 ;
    %load/vec4 v000002638e393310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002638e392550_0;
    %ix/getv 3, v000002638e3927d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e3924b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002638e32f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002638e3925f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002638e3925f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002638e3925f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002638e3924b0, 0, 4;
    %load/vec4 v000002638e3925f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002638e3925f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002638e32f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002638e3925f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002638e3925f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002638e3925f0_0;
    %load/vec4a v000002638e3924b0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002638e3925f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002638e3925f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002638e3925f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002638e359c20;
T_10 ;
    %wait E_000002638e355440;
    %load/vec4 v000002638e399160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002638e3986c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002638e3986c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002638e3986c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002638e359900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002638e3993e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002638e3975e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002638e359900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002638e3993e0_0;
    %inv;
    %assign/vec4 v000002638e3993e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002638e359900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002638e3975e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002638e3975e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002638e397a40_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
