# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: D:\University\Others\GUC MATERIAL\Semester 5\MET\DSD\Assignment\output_files\Assignment1.csv
# Generated on: Mon Nov 04 20:43:00 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_P11,3,B3_N0,PIN_P11,2.5 V,,,,,
pause,Input,PIN_C10,7,B7_N0,PIN_C10,2.5 V,,,,,
reset,Input,PIN_C11,7,B7_N0,PIN_C11,2.5 V,,,,,
sg1[6],Output,PIN_B17,7,B7_N0,PIN_B17,2.5 V,,,,,
sg1[5],Output,PIN_A18,7,B7_N0,PIN_A18,2.5 V,,,,,
sg1[4],Output,PIN_A17,7,B7_N0,PIN_A17,2.5 V,,,,,
sg1[3],Output,PIN_B16,7,B7_N0,PIN_B16,2.5 V,,,,,
sg1[2],Output,PIN_E18,6,B6_N0,PIN_E18,2.5 V,,,,,
sg1[1],Output,PIN_D18,6,B6_N0,PIN_D18,2.5 V,,,,,
sg1[0],Output,PIN_C18,7,B7_N0,PIN_C18,2.5 V,,,,,
sg2[6],Output,PIN_C17,7,B7_N0,PIN_C17,2.5 V,,,,,
sg2[5],Output,PIN_D17,7,B7_N0,PIN_D17,2.5 V,,,,,
sg2[4],Output,PIN_E16,7,B7_N0,PIN_E16,2.5 V,,,,,
sg2[3],Output,PIN_C16,7,B7_N0,PIN_C16,2.5 V,,,,,
sg2[2],Output,PIN_C15,7,B7_N0,PIN_C15,2.5 V,,,,,
sg2[1],Output,PIN_E15,7,B7_N0,PIN_E15,2.5 V,,,,,
sg2[0],Output,PIN_C14,7,B7_N0,PIN_C14,2.5 V,,,,,
