#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x564b7bc0d320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564b7bc09490 .scope module, "nonsynth_reset_gen" "nonsynth_reset_gen" 3 13;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "async_reset_o";
P_0x564b7bb85620 .param/l "num_clocks_p" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x564b7bb85660 .param/l "reset_cycles_hi_p" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x564b7bb856a0 .param/l "reset_cycles_lo_p" 0 3 15, +C4<00000000000000000000000000001010>;
L_0x564b7bc07c40 .functor XOR 1, L_0x564b7bc3ce40, L_0x564b7bc3cf30, C4<0>, C4<0>;
v0x564b7bc25fe0_0 .net *"_ivl_6", 0 0, L_0x564b7bc07c40;  1 drivers
v0x564b7bc260e0_0 .net/2u "async_reset_o", 0 0, L_0x564b7bc3d0f0;  1 drivers
o0x7ff0512b81f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564b7bc261a0_0 .net/2u "clk_i", 0 0, o0x7ff0512b81f8;  0 drivers
v0x564b7bc26260_0 .var/2u "ctr_hi_r", 3 0;
v0x564b7bc26320_0 .var/2u "ctr_lo_r", 3 0;
v0x564b7bc26430_0 .net "in_phase_1", 0 0, L_0x564b7bc3ce40;  1 drivers
v0x564b7bc264f0_0 .net "in_phase_2", 0 0, L_0x564b7bc3cf30;  1 drivers
v0x564b7bc265b0_0 .net/2u "phase_hi_r", 0 0, L_0x564b7bc3cca0;  1 drivers
v0x564b7bc26690_0 .net/2u "phase_lo_r", 0 0, L_0x564b7bc3c8f0;  1 drivers
E_0x564b7bbd8ae0 .event posedge, v0x564b7bc260e0_0;
E_0x564b7bba8030 .event negedge, v0x564b7bc260e0_0;
L_0x564b7bc2c670 .part v0x564b7bc26320_0, 0, 4;
L_0x564b7bc3ca60 .part v0x564b7bc26260_0, 0, 4;
L_0x564b7bc3ce40 .reduce/and L_0x564b7bc3c8f0;
L_0x564b7bc3cf30 .reduce/and L_0x564b7bc3cca0;
L_0x564b7bc3d0f0 .cast/2 1, L_0x564b7bc07c40;
S_0x564b7bbfe470 .scope generate, "rof[0]" "rof[0]" 3 42, 3 42 0, S_0x564b7bc09490;
 .timescale -9 -12;
P_0x564b7bb97e30 .param/l "i" 0 3 42, +C4<00>;
v0x564b7bc02b60_0 .net/2u *"_ivl_0", 3 0, L_0x564b7bc2c670;  1 drivers
v0x564b7bc04260_0 .net/2u *"_ivl_1", 31 0, L_0x564b7bc2c740;  1 drivers
v0x564b7bc05850_0 .net/2u *"_ivl_10", 31 0, L_0x564b7bc3cb00;  1 drivers
L_0x7ff05126f0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564b7bc06500_0 .net/2u *"_ivl_13", 27 0, L_0x7ff05126f0a8;  1 drivers
L_0x7ff05126f0f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x564b7bc070c0_0 .net/2u *"_ivl_14", 31 0, L_0x7ff05126f0f0;  1 drivers
L_0x7ff05126f018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564b7bc07da0_0 .net/2u *"_ivl_4", 27 0, L_0x7ff05126f018;  1 drivers
L_0x7ff05126f060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x564b7bc09290_0 .net/2u *"_ivl_5", 31 0, L_0x7ff05126f060;  1 drivers
v0x564b7bc25f00_0 .net/2u *"_ivl_9", 3 0, L_0x564b7bc3ca60;  1 drivers
E_0x564b7bc0da10 .event negedge, v0x564b7bc261a0_0;
L_0x564b7bc2c740 .concat [ 4 28 0 0], L_0x564b7bc2c670, L_0x7ff05126f018;
L_0x564b7bc3c8f0 .cmp/eq 32, L_0x564b7bc2c740, L_0x7ff05126f060;
L_0x564b7bc3cb00 .concat [ 4 28 0 0], L_0x564b7bc3ca60, L_0x7ff05126f0a8;
L_0x564b7bc3cca0 .cmp/eq 32, L_0x564b7bc3cb00, L_0x7ff05126f0f0;
S_0x564b7bbfe0f0 .scope module, "testbench" "testbench" 4 3;
 .timescale -9 -12;
v0x564b7bc2c390_0 .var "clk_i", 0 0;
v0x564b7bc2c480_0 .var "keypad_row", 3 0;
v0x564b7bc2c550_0 .var "reset_i", 0 0;
S_0x564b7bbfe7f0 .scope module, "dut" "top" 4 25, 5 2 0, S_0x564b7bbfe0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_12mhz_i";
    .port_info 1 /INPUT 1 "reset_n_async_unsafe_i";
    .port_info 2 /INPUT 3 "button_async_unsafe_i";
    .port_info 3 /INPUT 4 "kpyd_row_i";
    .port_info 4 /OUTPUT 4 "kpyd_col_o";
    .port_info 5 /OUTPUT 1 "tx_main_clk_o";
    .port_info 6 /OUTPUT 1 "tx_lr_clk_o";
    .port_info 7 /OUTPUT 1 "tx_data_clk_o";
    .port_info 8 /OUTPUT 1 "tx_data_o";
    .port_info 9 /OUTPUT 1 "rx_main_clk_o";
    .port_info 10 /OUTPUT 1 "rx_lr_clk_o";
    .port_info 11 /OUTPUT 1 "rx_data_clk_o";
    .port_info 12 /INPUT 1 "rx_data_i";
    .port_info 13 /OUTPUT 5 "led_o";
L_0x564b7bc3d230 .functor BUFZ 1, v0x564b7bc26b00_0, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3de30 .functor NOT 1, v0x564b7bc2a730_0, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3e130 .functor BUFZ 4, v0x564b7bc2b380_0, C4<0000>, C4<0000>, C4<0000>;
v0x564b7bc2a980_0 .net "axis_clk", 0 0, L_0x564b7bc3d230;  1 drivers
v0x564b7bc2aa90_0 .net "axis_rx_data", 23 0, L_0x564b7bc3df30;  1 drivers
v0x564b7bc2ab70_0 .net "axis_rx_last", 0 0, v0x564b7bc27890_0;  1 drivers
o0x7ff0512b8618 .functor BUFZ 1, C4<z>; HiZ drive
v0x564b7bc2ac10_0 .net "axis_rx_ready", 0 0, o0x7ff0512b8618;  0 drivers
v0x564b7bc2ace0_0 .net "axis_rx_valid", 0 0, v0x564b7bc27a10_0;  1 drivers
o0x7ff0512b8858 .functor BUFZ 1, C4<z>; HiZ drive
v0x564b7bc2add0_0 .net "axis_tx_last", 0 0, o0x7ff0512b8858;  0 drivers
v0x564b7bc2aea0_0 .net "axis_tx_ready", 0 0, v0x564b7bc283b0_0;  1 drivers
o0x7ff0512b88b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564b7bc2af70_0 .net "axis_tx_valid", 0 0, o0x7ff0512b88b8;  0 drivers
o0x7ff0512b92a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x564b7bc2b040_0 .net "button_async_unsafe_i", 3 1, o0x7ff0512b92a8;  0 drivers
v0x564b7bc2b0e0_0 .net "clk_12mhz_i", 0 0, v0x564b7bc2c390_0;  1 drivers
v0x564b7bc2b180_0 .net "clk_o", 0 0, v0x564b7bc26b00_0;  1 drivers
v0x564b7bc2b220_0 .var "col_sync", 3 0;
v0x564b7bc2b2c0_0 .var "frequency_step", 31 0;
v0x564b7bc2b380_0 .var "kpyd2ssd_col_w", 3 0;
v0x564b7bc2b460_0 .var "kpyd2ssd_row_w", 3 0;
v0x564b7bc2b540_0 .net "kpyd_col_o", 3 0, L_0x564b7bc3e130;  1 drivers
v0x564b7bc2b620_0 .net "kpyd_row_i", 3 0, v0x564b7bc2c480_0;  1 drivers
o0x7ff0512b9428 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x564b7bc2b700_0 .net "led_o", 5 1, o0x7ff0512b9428;  0 drivers
v0x564b7bc2b7e0_0 .net "reset_n_async_unsafe_i", 0 0, v0x564b7bc2c550_0;  1 drivers
v0x564b7bc2b8d0_0 .net "reset_n_sync_r", 0 0, v0x564b7bc29f30_0;  1 drivers
v0x564b7bc2b970_0 .net "reset_r", 0 0, v0x564b7bc2a730_0;  1 drivers
v0x564b7bc2ba60_0 .net "reset_sync_r", 0 0, L_0x564b7bbeb890;  1 drivers
v0x564b7bc2bb50_0 .var "row_sync", 3 0;
v0x564b7bc2bc10_0 .net "rx_data_clk_o", 0 0, L_0x564b7bc3d980;  1 drivers
o0x7ff0512b87c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564b7bc2bcb0_0 .net "rx_data_i", 0 0, o0x7ff0512b87c8;  0 drivers
v0x564b7bc2bd50_0 .net "rx_lr_clk_o", 0 0, L_0x564b7bc3d8c0;  1 drivers
v0x564b7bc2bdf0_0 .net "rx_main_clk_o", 0 0, L_0x564b7bc3da80;  1 drivers
v0x564b7bc2bec0_0 .net "shift_o", 3 0, v0x564b7bc294e0_0;  1 drivers
v0x564b7bc2bf90_0 .net "tx_data_clk_o", 0 0, L_0x564b7bc3d670;  1 drivers
v0x564b7bc2c060_0 .net "tx_data_o", 0 0, v0x564b7bc28d00_0;  1 drivers
v0x564b7bc2c130_0 .net "tx_lr_clk_o", 0 0, L_0x564b7bc3d600;  1 drivers
v0x564b7bc2c200_0 .net "tx_main_clk_o", 0 0, L_0x564b7bc3d780;  1 drivers
E_0x564b7bc0dee0 .event edge, v0x564b7bc29690_0, v0x564b7bc2b620_0, v0x564b7bc2bb50_0, v0x564b7bc2b220_0;
L_0x564b7bc3df30 .part L_0x564b7bc3dd40, 0, 24;
L_0x564b7bc3e090 .part v0x564b7bc294e0_0, 3, 1;
S_0x564b7bbfd2f0 .scope module, "cg" "nonsynth_clock_gen" 5 97, 6 1 0, S_0x564b7bbfe7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x564b7bc269f0 .param/l "cycle_time_p" 0 6 2, +C4<00000000000000000000000000101100>;
v0x564b7bc26b00_0 .var/2u "clk_o", 0 0;
S_0x564b7bbfd670 .scope module, "i2s2_inst" "axis_i2s2" 5 103, 7 24 0, S_0x564b7bbfe7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axis_clk";
    .port_info 1 /INPUT 1 "axis_resetn";
    .port_info 2 /INPUT 32 "tx_axis_c_data";
    .port_info 3 /INPUT 1 "tx_axis_c_valid";
    .port_info 4 /OUTPUT 1 "tx_axis_c_ready";
    .port_info 5 /INPUT 1 "tx_axis_c_last";
    .port_info 6 /OUTPUT 32 "rx_axis_p_data";
    .port_info 7 /OUTPUT 1 "rx_axis_p_valid";
    .port_info 8 /INPUT 1 "rx_axis_p_ready";
    .port_info 9 /OUTPUT 1 "rx_axis_p_last";
    .port_info 10 /OUTPUT 1 "tx_mclk";
    .port_info 11 /OUTPUT 1 "tx_lrck";
    .port_info 12 /OUTPUT 1 "tx_sclk";
    .port_info 13 /OUTPUT 1 "tx_sdout";
    .port_info 14 /OUTPUT 1 "rx_mclk";
    .port_info 15 /OUTPUT 1 "rx_lrck";
    .port_info 16 /OUTPUT 1 "rx_sclk";
    .port_info 17 /INPUT 1 "rx_sdin";
P_0x564b7bc26c70 .param/l "EOF_COUNT" 1 7 48, C4<111000111>;
L_0x564b7bc3d500 .functor BUFZ 1, L_0x564b7bc3d230, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3d600 .functor BUFZ 1, L_0x564b7bc3d330, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3d670 .functor BUFZ 1, L_0x564b7bc3d430, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3d780 .functor BUFZ 1, L_0x564b7bc3d500, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3d8c0 .functor BUFZ 1, L_0x564b7bc3d330, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3d980 .functor BUFZ 1, L_0x564b7bc3d430, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3da80 .functor BUFZ 1, L_0x564b7bc3d500, C4<0>, C4<0>, C4<0>;
L_0x7ff05126f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x564b7bc3dbe0 .functor XNOR 1, v0x564b7bc27890_0, L_0x7ff05126f1c8, C4<0>, C4<0>;
v0x564b7bc27040_0 .net/2u *"_ivl_20", 0 0, L_0x7ff05126f1c8;  1 drivers
v0x564b7bc27140_0 .net *"_ivl_22", 0 0, L_0x564b7bc3dbe0;  1 drivers
v0x564b7bc27200_0 .net "axis_clk", 0 0, L_0x564b7bc3d230;  alias, 1 drivers
v0x564b7bc272a0_0 .net "axis_resetn", 0 0, L_0x564b7bc3de30;  1 drivers
v0x564b7bc27360_0 .var "count", 8 0;
v0x564b7bc27490_0 .net "din_sync", 0 0, L_0x564b7bc3db40;  1 drivers
v0x564b7bc27550_0 .var "din_sync_shift", 2 0;
v0x564b7bc27630_0 .net "lrck", 0 0, L_0x564b7bc3d330;  1 drivers
v0x564b7bc276f0_0 .net "mclk", 0 0, L_0x564b7bc3d500;  1 drivers
v0x564b7bc277b0_0 .net "rx_axis_p_data", 31 0, L_0x564b7bc3dd40;  1 drivers
v0x564b7bc27890_0 .var "rx_axis_p_last", 0 0;
v0x564b7bc27950_0 .net "rx_axis_p_ready", 0 0, o0x7ff0512b8618;  alias, 0 drivers
v0x564b7bc27a10_0 .var "rx_axis_p_valid", 0 0;
v0x564b7bc27ad0_0 .var "rx_data_l", 31 0;
v0x564b7bc27bb0_0 .var "rx_data_l_shift", 23 0;
v0x564b7bc27c90_0 .var "rx_data_r", 31 0;
v0x564b7bc27d70_0 .var "rx_data_r_shift", 23 0;
v0x564b7bc27e50_0 .net "rx_lrck", 0 0, L_0x564b7bc3d8c0;  alias, 1 drivers
v0x564b7bc27f10_0 .net "rx_mclk", 0 0, L_0x564b7bc3da80;  alias, 1 drivers
v0x564b7bc27fd0_0 .net "rx_sclk", 0 0, L_0x564b7bc3d980;  alias, 1 drivers
v0x564b7bc28090_0 .net "rx_sdin", 0 0, o0x7ff0512b87c8;  alias, 0 drivers
v0x564b7bc28150_0 .net "sclk", 0 0, L_0x564b7bc3d430;  1 drivers
L_0x7ff05126f210 .functor BUFT 1, C4<00000000zzzzzzzzzzzzzzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x564b7bc28210_0 .net "tx_axis_c_data", 31 0, L_0x7ff05126f210;  1 drivers
v0x564b7bc282f0_0 .net "tx_axis_c_last", 0 0, o0x7ff0512b8858;  alias, 0 drivers
v0x564b7bc283b0_0 .var "tx_axis_c_ready", 0 0;
v0x564b7bc28470_0 .net "tx_axis_c_valid", 0 0, o0x7ff0512b88b8;  alias, 0 drivers
v0x564b7bc28530_0 .var "tx_data_l", 31 0;
v0x564b7bc28610_0 .var "tx_data_l_shift", 23 0;
v0x564b7bc286f0_0 .var "tx_data_r", 31 0;
v0x564b7bc287d0_0 .var "tx_data_r_shift", 23 0;
v0x564b7bc288b0_0 .net "tx_lrck", 0 0, L_0x564b7bc3d600;  alias, 1 drivers
v0x564b7bc28970_0 .net "tx_mclk", 0 0, L_0x564b7bc3d780;  alias, 1 drivers
v0x564b7bc28a30_0 .net "tx_sclk", 0 0, L_0x564b7bc3d670;  alias, 1 drivers
v0x564b7bc28d00_0 .var "tx_sdout", 0 0;
E_0x564b7bc0e030 .event posedge, v0x564b7bc27200_0;
E_0x564b7bc26fe0 .event edge, v0x564b7bc287d0_0, v0x564b7bc28610_0, v0x564b7bc27360_0;
L_0x564b7bc3d330 .part v0x564b7bc27360_0, 8, 1;
L_0x564b7bc3d430 .part v0x564b7bc27360_0, 2, 1;
L_0x564b7bc3db40 .part v0x564b7bc27550_0, 2, 1;
L_0x564b7bc3dd40 .functor MUXZ 32, v0x564b7bc27ad0_0, v0x564b7bc27c90_0, L_0x564b7bc3dbe0, C4<>;
S_0x564b7bbfd9f0 .scope module, "inv" "inv" 5 56, 8 2 0, S_0x564b7bbfe7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /OUTPUT 1 "b_o";
L_0x564b7bbeb890 .functor NOT 1, v0x564b7bc29f30_0, C4<0>, C4<0>, C4<0>;
v0x564b7bc26d40_0 .net "a_i", 0 0, v0x564b7bc29f30_0;  alias, 1 drivers
v0x564b7bc29140_0 .net "b_o", 0 0, L_0x564b7bbeb890;  alias, 1 drivers
S_0x564b7bbf6de0 .scope module, "shifter" "shift" 5 145, 9 1 0, S_0x564b7bbfe7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "data_i";
    .port_info 3 /OUTPUT 4 "data_o";
P_0x564b7bc05450 .param/l "depth_p" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x564b7bc05490 .param/l "reset_val_p" 0 9 3, C4<1110>;
v0x564b7bc293f0_0 .net "clk_i", 0 0, L_0x564b7bc3d230;  alias, 1 drivers
v0x564b7bc294e0_0 .var "data_c", 3 0;
v0x564b7bc295a0_0 .net "data_i", 0 0, L_0x564b7bc3e090;  1 drivers
v0x564b7bc29690_0 .net "data_o", 3 0, v0x564b7bc294e0_0;  alias, 1 drivers
v0x564b7bc29770_0 .net "reset_i", 0 0, v0x564b7bc2a730_0;  alias, 1 drivers
S_0x564b7bc29920 .scope module, "sync_a" "dff" 5 48, 10 4 0, S_0x564b7bbfe7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x564b7bc29b50 .param/l "reset_val_p" 0 10 5, C4<0>;
v0x564b7bc29c90_0 .net "clk_i", 0 0, v0x564b7bc26b00_0;  alias, 1 drivers
v0x564b7bc29d70_0 .net "d_i", 0 0, v0x564b7bc2c550_0;  alias, 1 drivers
v0x564b7bc29e30_0 .net "q_o", 0 0, v0x564b7bc29f30_0;  alias, 1 drivers
v0x564b7bc29f30_0 .var "q_r", 0 0;
L_0x7ff05126f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564b7bc29ff0_0 .net "reset_i", 0 0, L_0x7ff05126f138;  1 drivers
E_0x564b7bc29c30 .event posedge, v0x564b7bc26b00_0;
S_0x564b7bc2a1a0 .scope module, "sync_b" "dff" 5 62, 10 4 0, S_0x564b7bbfe7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x564b7bc2a380 .param/l "reset_val_p" 0 10 5, C4<0>;
v0x564b7bc2a460_0 .net "clk_i", 0 0, v0x564b7bc26b00_0;  alias, 1 drivers
v0x564b7bc2a570_0 .net "d_i", 0 0, L_0x564b7bbeb890;  alias, 1 drivers
v0x564b7bc2a630_0 .net "q_o", 0 0, v0x564b7bc2a730_0;  alias, 1 drivers
v0x564b7bc2a730_0 .var "q_r", 0 0;
L_0x7ff05126f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564b7bc2a7d0_0 .net "reset_i", 0 0, L_0x7ff05126f180;  1 drivers
    .scope S_0x564b7bbfe470;
T_0 ;
    %wait E_0x564b7bc0da10;
    %load/vec4 v0x564b7bc26690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x564b7bc26320_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %cast2;
    %assign/vec4 v0x564b7bc26320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564b7bc265b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x564b7bc26260_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x564b7bc26430_0;
    %pad/u 4;
    %add;
    %cast2;
    %assign/vec4 v0x564b7bc26260_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564b7bc09490;
T_1 ;
    %wait E_0x564b7bba8030;
    %vpi_call/w 3 60 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 3 61 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 3 62 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 3 63 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  1->0 time = ", $stime {0 0 0};
    %vpi_call/w 3 64 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 3 65 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x564b7bc09490;
T_2 ;
    %wait E_0x564b7bbd8ae0;
    %vpi_call/w 3 70 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 3 71 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 3 72 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 3 73 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  0->1 time = ", $stime {0 0 0};
    %vpi_call/w 3 74 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 3 75 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x564b7bc29920;
T_3 ;
    %wait E_0x564b7bc29c30;
    %load/vec4 v0x564b7bc29ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc29f30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564b7bc29d70_0;
    %assign/vec4 v0x564b7bc29f30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564b7bc2a1a0;
T_4 ;
    %wait E_0x564b7bc29c30;
    %load/vec4 v0x564b7bc2a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc2a730_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x564b7bc2a570_0;
    %assign/vec4 v0x564b7bc2a730_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564b7bbfd2f0;
T_5 ;
    %vpi_call/w 6 6 "$display", "%m with cycle_time_p ", P_0x564b7bc269f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x564b7bbfd2f0;
T_6 ;
    %delay 22000, 0;
    %load/vec4 v0x564b7bc26b00_0;
    %inv;
    %store/vec4 v0x564b7bc26b00_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564b7bbfd670;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7bc283b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7bc27a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7bc27890_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564b7bc27360_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564b7bc28530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564b7bc286f0_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564b7bc28610_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564b7bc287d0_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564b7bc27550_0, 0, 3;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564b7bc27bb0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564b7bc27d70_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564b7bc27ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564b7bc27c90_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x564b7bbfd670;
T_8 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc27360_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x564b7bc27360_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564b7bbfd670;
T_9 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc283b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564b7bc283b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc28470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564b7bc282f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc283b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x564b7bc27360_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc283b0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x564b7bc27360_0;
    %cmpi/e 455, 0, 9;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7bc283b0_0, 0;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564b7bbfd670;
T_10 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564b7bc286f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564b7bc28530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564b7bc28470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc283b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x564b7bc282f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x564b7bc28210_0;
    %assign/vec4 v0x564b7bc286f0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x564b7bc28210_0;
    %assign/vec4 v0x564b7bc28530_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564b7bbfd670;
T_11 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc27360_0;
    %cmpi/e 7, 0, 9;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x564b7bc28530_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x564b7bc28610_0, 0;
    %load/vec4 v0x564b7bc286f0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x564b7bc287d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x564b7bc287d0_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc287d0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x564b7bc28610_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc28610_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564b7bbfd670;
T_12 ;
    %wait E_0x564b7bc26fe0;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x564b7bc287d0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x564b7bc28d00_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x564b7bc28610_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x564b7bc28d00_0, 0, 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7bc28d00_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x564b7bbfd670;
T_13 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc27550_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x564b7bc28090_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564b7bc27550_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x564b7bbfd670;
T_14 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x564b7bc27360_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x564b7bc27630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x564b7bc27d70_0;
    %load/vec4 v0x564b7bc27490_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x564b7bc27d70_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x564b7bc27bb0_0;
    %load/vec4 v0x564b7bc27490_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x564b7bc27bb0_0, 0;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x564b7bbfd670;
T_15 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564b7bc27ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564b7bc27c90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x564b7bc27360_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc27a10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564b7bc27bb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564b7bc27ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564b7bc27d70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564b7bc27c90_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x564b7bbfd670;
T_16 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc27a10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x564b7bc27360_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc27a10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7bc27a10_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x564b7bc27a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc27950_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564b7bc27890_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc27a10_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x564b7bbfd670;
T_17 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc27890_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x564b7bc27360_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc27a10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7bc27890_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x564b7bc27a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564b7bc27950_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x564b7bc27890_0;
    %inv;
    %assign/vec4 v0x564b7bc27890_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x564b7bbf6de0;
T_18 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc29770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x564b7bc294e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x564b7bc294e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x564b7bc295a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564b7bc294e0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x564b7bbfe7f0;
T_19 ;
Ewait_0 .event/or E_0x564b7bc0dee0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x564b7bc2bec0_0;
    %store/vec4 v0x564b7bc2b380_0, 0, 4;
    %load/vec4 v0x564b7bc2b620_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564b7bc2b460_0, 0, 4;
    %jmp T_19.5;
T_19.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x564b7bc2b460_0, 0, 4;
    %jmp T_19.5;
T_19.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564b7bc2b460_0, 0, 4;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564b7bc2b460_0, 0, 4;
    %jmp T_19.5;
T_19.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564b7bc2b460_0, 0, 4;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %load/vec4 v0x564b7bc2bb50_0;
    %load/vec4 v0x564b7bc2b220_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564b7bc2b2c0_0, 0, 32;
    %jmp T_19.12;
T_19.6 ;
    %pushi/vec4 14157071, 0, 32;
    %store/vec4 v0x564b7bc2b2c0_0, 0, 32;
    %jmp T_19.12;
T_19.7 ;
    %pushi/vec4 16836272, 0, 32;
    %store/vec4 v0x564b7bc2b2c0_0, 0, 32;
    %jmp T_19.12;
T_19.8 ;
    %pushi/vec4 18897856, 0, 32;
    %store/vec4 v0x564b7bc2b2c0_0, 0, 32;
    %jmp T_19.12;
T_19.9 ;
    %pushi/vec4 12612601, 0, 32;
    %store/vec4 v0x564b7bc2b2c0_0, 0, 32;
    %jmp T_19.12;
T_19.10 ;
    %pushi/vec4 22473846, 0, 32;
    %store/vec4 v0x564b7bc2b2c0_0, 0, 32;
    %jmp T_19.12;
T_19.12 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x564b7bbfe7f0;
T_20 ;
    %wait E_0x564b7bc0e030;
    %load/vec4 v0x564b7bc2b460_0;
    %assign/vec4 v0x564b7bc2bb50_0, 0;
    %load/vec4 v0x564b7bc2b380_0;
    %inv;
    %assign/vec4 v0x564b7bc2b220_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x564b7bbfe0f0;
T_21 ;
    %vpi_call/w 4 33 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 4 35 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7bc2c550_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564b7bc2c550_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564b7bc2c480_0, 0, 4;
    %delay 300000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x564b7bc2c480_0, 0, 4;
    %delay 300000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x564b7bc2c480_0, 0, 4;
    %delay 300000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x564b7bc2c480_0, 0, 4;
    %delay 300000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x564b7bc2c480_0, 0, 4;
    %delay 300000, 0;
    %vpi_call/w 4 49 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "../../provided_modules/nonsynth_reset_gen.sv";
    "testbench.sv";
    "top.sv";
    "../../provided_modules/nonsynth_clock_gen.sv";
    "../../provided_modules/axis_i2s2.v";
    "../../provided_modules/inv.sv";
    "../../provided_modules/shift.sv";
    "../../provided_modules/dff.sv";
