|TOP_DE0_CAMERA_MOUSE
DRAM_LDQM <= DE0_D5M:inst.DRAM_LDQM
CLOCK_50 => DE0_D5M:inst.CLOCK_50
CLOCK_50 => DE0_D5M:inst.CLOCK_96
CLOCK_50 => servo:inst23.clk
CLOCK_50 => ps2:inst6.iCLK_50
CLOCK_50 => altpll11:inst33.inclk0
DRAM_DQ[0] <> DE0_D5M:inst.DRAM_DQ[0]
DRAM_DQ[1] <> DE0_D5M:inst.DRAM_DQ[1]
DRAM_DQ[2] <> DE0_D5M:inst.DRAM_DQ[2]
DRAM_DQ[3] <> DE0_D5M:inst.DRAM_DQ[3]
DRAM_DQ[4] <> DE0_D5M:inst.DRAM_DQ[4]
DRAM_DQ[5] <> DE0_D5M:inst.DRAM_DQ[5]
DRAM_DQ[6] <> DE0_D5M:inst.DRAM_DQ[6]
DRAM_DQ[7] <> DE0_D5M:inst.DRAM_DQ[7]
DRAM_DQ[8] <> DE0_D5M:inst.DRAM_DQ[8]
DRAM_DQ[9] <> DE0_D5M:inst.DRAM_DQ[9]
DRAM_DQ[10] <> DE0_D5M:inst.DRAM_DQ[10]
DRAM_DQ[11] <> DE0_D5M:inst.DRAM_DQ[11]
DRAM_DQ[12] <> DE0_D5M:inst.DRAM_DQ[12]
DRAM_DQ[13] <> DE0_D5M:inst.DRAM_DQ[13]
DRAM_DQ[14] <> DE0_D5M:inst.DRAM_DQ[14]
DRAM_DQ[15] <> DE0_D5M:inst.DRAM_DQ[15]
GPIO_1[0] <> DE0_D5M:inst.GPIO_1[0]
GPIO_1[1] <> DE0_D5M:inst.GPIO_1[1]
GPIO_1[2] <> DE0_D5M:inst.GPIO_1[2]
GPIO_1[3] <> DE0_D5M:inst.GPIO_1[3]
GPIO_1[4] <> DE0_D5M:inst.GPIO_1[4]
GPIO_1[5] <> DE0_D5M:inst.GPIO_1[5]
GPIO_1[6] <> DE0_D5M:inst.GPIO_1[6]
GPIO_1[7] <> DE0_D5M:inst.GPIO_1[7]
GPIO_1[8] <> DE0_D5M:inst.GPIO_1[8]
GPIO_1[9] <> DE0_D5M:inst.GPIO_1[9]
GPIO_1[10] <> DE0_D5M:inst.GPIO_1[10]
GPIO_1[11] <> DE0_D5M:inst.GPIO_1[11]
GPIO_1[12] <> DE0_D5M:inst.GPIO_1[12]
GPIO_1[13] <> DE0_D5M:inst.GPIO_1[13]
GPIO_1[14] <> DE0_D5M:inst.GPIO_1[14]
GPIO_1[15] <> DE0_D5M:inst.GPIO_1[15]
GPIO_1[16] <> DE0_D5M:inst.GPIO_1[16]
GPIO_1[17] <> DE0_D5M:inst.GPIO_1[17]
GPIO_1[18] <> DE0_D5M:inst.GPIO_1[18]
GPIO_1[19] <> DE0_D5M:inst.GPIO_1[19]
GPIO_1[20] <> DE0_D5M:inst.GPIO_1[20]
GPIO_1[21] <> DE0_D5M:inst.GPIO_1[21]
GPIO_1[22] <> DE0_D5M:inst.GPIO_1[22]
GPIO_1[23] <> DE0_D5M:inst.GPIO_1[23]
GPIO_1[24] <> DE0_D5M:inst.GPIO_1[24]
GPIO_1[25] <> DE0_D5M:inst.GPIO_1[25]
GPIO_1[26] <> DE0_D5M:inst.GPIO_1[26]
GPIO_1[27] <> DE0_D5M:inst.GPIO_1[27]
GPIO_1[28] <> DE0_D5M:inst.GPIO_1[28]
GPIO_1[29] <> DE0_D5M:inst.GPIO_1[29]
GPIO_1[30] <> DE0_D5M:inst.GPIO_1[30]
GPIO_1[31] <> DE0_D5M:inst.GPIO_1[31]
GPIO_1_CLKIN[0] => DE0_D5M:inst.GPIO_1_CLKIN[0]
GPIO_1_CLKIN[1] => DE0_D5M:inst.GPIO_1_CLKIN[1]
KEY[0] => DE0_D5M:inst.KEY[0]
KEY[0] => ps2:inst6.iRST_n
KEY[0] => rotator:inst27.arst_n
KEY[0] => edge_counter:inst28.arst_n
KEY[0] => pixel_corrector:inst1.arst_n
KEY[0] => mouse_edge_counter:inst22.arst_n
KEY[0] => mouse_buffer:inst19.arst_n
KEY[0] => interface_block:inst47.arst_n
KEY[1] => DE0_D5M:inst.KEY[1]
KEY[1] => ps2:inst6.iSTART
KEY[2] => DE0_D5M:inst.KEY[2]
DRAM_UDQM <= DE0_D5M:inst.DRAM_UDQM
DRAM_BA_1 <= DE0_D5M:inst.DRAM_BA_1
DRAM_BA_0 <= DE0_D5M:inst.DRAM_BA_0
DRAM_CAS_N <= DE0_D5M:inst.DRAM_CAS_N
DRAM_CKE <= DE0_D5M:inst.DRAM_CKE
DRAM_CS_N <= DE0_D5M:inst.DRAM_CS_N
DRAM_RAS_N <= DE0_D5M:inst.DRAM_RAS_N
DRAM_WE_N <= DE0_D5M:inst.DRAM_WE_N
DRAM_CLK <= DE0_D5M:inst.DRAM_CLK
VGA_CLK <= DE0_D5M:inst.VGA_CLK
VGA_HS <= DE0_D5M:inst.VGA_HS
VGA_VS <= DE0_D5M:inst.VGA_VS
SERVO_OUT <= servo:inst23.pwmsignal
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => servo:inst23.slow
SW[3] => rotator:inst27.slow_rsc_z
SW[4] => lpm_mux11:inst17.sel
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => lpm_mux8:inst40.sel
SW[7] => lpm_mux8:inst42.sel
SW[7] => lpm_mux6:inst11.sel
SW[7] => lpm_mux6:inst3.sel
SW[8] => rotator:inst27.enablerefocus_rsc_z
SW[8] => interface_block:inst47.is_refocus_mode_rsc_z
SW[9] => lpm_mux7:inst12.sel
SW[9] => BUSMUX:inst51.sel
SW[9] => interface_block:inst47.is_macro_mode_rsc_z
SW[9] => lpm_mux13:inst18.sel
PS2_CLK <> ps2:inst6.PS2_CLK
PS2_DAT <> ps2:inst6.PS2_DAT
ARDUINO[0] <= best_edge[17].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[1] <= best_edge[18].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[2] <= best_edge[19].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[3] <= best_edge[20].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[4] <= best_edge[21].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[5] <= best_edge[22].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[6] <= best_edge[23].DB_MAX_OUTPUT_PORT_TYPE
ARDUINO[7] <= BUSMUX:inst51.result[0]
ARDUINO[8] <= BUSMUX:inst51.result[1]
ARDUINO[9] <= BUSMUX:inst51.result[2]
ARDUINO[10] <= BUSMUX:inst51.result[3]
ARDUINO[11] <= BUSMUX:inst51.result[4]
ARDUINO[12] <= BUSMUX:inst51.result[5]
ARDUINO[13] <= BUSMUX:inst51.result[6]
ARDUINO[14] <= rotator:inst27.cur_state_rsc_z[0]
ARDUINO[15] <= rotator:inst27.cur_state_rsc_z[1]
ARDUINO[16] <= rotator:inst27.cur_state_rsc_z[2]
DRAM_ADDR[0] <= DE0_D5M:inst.DRAM_ADDR[0]
DRAM_ADDR[1] <= DE0_D5M:inst.DRAM_ADDR[1]
DRAM_ADDR[2] <= DE0_D5M:inst.DRAM_ADDR[2]
DRAM_ADDR[3] <= DE0_D5M:inst.DRAM_ADDR[3]
DRAM_ADDR[4] <= DE0_D5M:inst.DRAM_ADDR[4]
DRAM_ADDR[5] <= DE0_D5M:inst.DRAM_ADDR[5]
DRAM_ADDR[6] <= DE0_D5M:inst.DRAM_ADDR[6]
DRAM_ADDR[7] <= DE0_D5M:inst.DRAM_ADDR[7]
DRAM_ADDR[8] <= DE0_D5M:inst.DRAM_ADDR[8]
DRAM_ADDR[9] <= DE0_D5M:inst.DRAM_ADDR[9]
DRAM_ADDR[10] <= DE0_D5M:inst.DRAM_ADDR[10]
DRAM_ADDR[11] <= DE0_D5M:inst.DRAM_ADDR[11]
GPIO_1_CLKOUT[0] <= DE0_D5M:inst.GPIO_1_CLKOUT[0]
GPIO_1_CLKOUT[1] <= DE0_D5M:inst.GPIO_1_CLKOUT[1]
HEX0[0] <= ps2:inst6.oX_MOV1[0]
HEX0[1] <= ps2:inst6.oX_MOV1[1]
HEX0[2] <= ps2:inst6.oX_MOV1[2]
HEX0[3] <= ps2:inst6.oX_MOV1[3]
HEX0[4] <= ps2:inst6.oX_MOV1[4]
HEX0[5] <= ps2:inst6.oX_MOV1[5]
HEX0[6] <= ps2:inst6.oX_MOV1[6]
HEX1[0] <= ps2:inst6.oX_MOV2[0]
HEX1[1] <= ps2:inst6.oX_MOV2[1]
HEX1[2] <= ps2:inst6.oX_MOV2[2]
HEX1[3] <= ps2:inst6.oX_MOV2[3]
HEX1[4] <= ps2:inst6.oX_MOV2[4]
HEX1[5] <= ps2:inst6.oX_MOV2[5]
HEX1[6] <= ps2:inst6.oX_MOV2[6]
HEX2[0] <= ps2:inst6.oY_MOV1[0]
HEX2[1] <= ps2:inst6.oY_MOV1[1]
HEX2[2] <= ps2:inst6.oY_MOV1[2]
HEX2[3] <= ps2:inst6.oY_MOV1[3]
HEX2[4] <= ps2:inst6.oY_MOV1[4]
HEX2[5] <= ps2:inst6.oY_MOV1[5]
HEX2[6] <= ps2:inst6.oY_MOV1[6]
HEX3[0] <= ps2:inst6.oY_MOV2[0]
HEX3[1] <= ps2:inst6.oY_MOV2[1]
HEX3[2] <= ps2:inst6.oY_MOV2[2]
HEX3[3] <= ps2:inst6.oY_MOV2[3]
HEX3[4] <= ps2:inst6.oY_MOV2[4]
HEX3[5] <= ps2:inst6.oY_MOV2[5]
HEX3[6] <= ps2:inst6.oY_MOV2[6]
LEDG[2] <= rotator:inst27.cur_state_rsc_z[0]
LEDG[3] <= rotator:inst27.cur_state_rsc_z[1]
LEDG[4] <= rotator:inst27.cur_state_rsc_z[2]
VGA_B[0] <= VGA_MUX_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_MUX_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_MUX_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_MUX_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_MUX_OUT[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_MUX_OUT[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_MUX_OUT[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_MUX_OUT[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_MUX_OUT[26].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_MUX_OUT[27].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_MUX_OUT[28].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_MUX_OUT[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst
CLOCK_50 => CLOCK_50.IN4
CLOCK_96 => GPIO_1_CLKOUT[0].DATAIN
KEY[0] => KEY[0].IN1
KEY[1] => _.IN1
KEY[2] => _.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDG[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDG[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= SEG7_LUT_8:u5.oSEG0
HEX0[1] <= SEG7_LUT_8:u5.oSEG0
HEX0[2] <= SEG7_LUT_8:u5.oSEG0
HEX0[3] <= SEG7_LUT_8:u5.oSEG0
HEX0[4] <= SEG7_LUT_8:u5.oSEG0
HEX0[5] <= SEG7_LUT_8:u5.oSEG0
HEX0[6] <= SEG7_LUT_8:u5.oSEG0
HEX1[0] <= SEG7_LUT_8:u5.oSEG1
HEX1[1] <= SEG7_LUT_8:u5.oSEG1
HEX1[2] <= SEG7_LUT_8:u5.oSEG1
HEX1[3] <= SEG7_LUT_8:u5.oSEG1
HEX1[4] <= SEG7_LUT_8:u5.oSEG1
HEX1[5] <= SEG7_LUT_8:u5.oSEG1
HEX1[6] <= SEG7_LUT_8:u5.oSEG1
HEX2[0] <= SEG7_LUT_8:u5.oSEG2
HEX2[1] <= SEG7_LUT_8:u5.oSEG2
HEX2[2] <= SEG7_LUT_8:u5.oSEG2
HEX2[3] <= SEG7_LUT_8:u5.oSEG2
HEX2[4] <= SEG7_LUT_8:u5.oSEG2
HEX2[5] <= SEG7_LUT_8:u5.oSEG2
HEX2[6] <= SEG7_LUT_8:u5.oSEG2
HEX3[0] <= SEG7_LUT_8:u5.oSEG3
HEX3[1] <= SEG7_LUT_8:u5.oSEG3
HEX3[2] <= SEG7_LUT_8:u5.oSEG3
HEX3[3] <= SEG7_LUT_8:u5.oSEG3
HEX3[4] <= SEG7_LUT_8:u5.oSEG3
HEX3[5] <= SEG7_LUT_8:u5.oSEG3
HEX3[6] <= SEG7_LUT_8:u5.oSEG3
DRAM_DQ[0] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u7.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u7.SA
DRAM_LDQM <= Sdram_Control_4Port:u7.DQM
DRAM_UDQM <= Sdram_Control_4Port:u7.DQM
DRAM_WE_N <= Sdram_Control_4Port:u7.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:u7.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:u7.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:u7.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:u7.BA
DRAM_BA_1 <= Sdram_Control_4Port:u7.BA
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CKE <= Sdram_Control_4Port:u7.CKE
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_R[8] <= VGA_Controller:u1.oVGA_R
VGA_R[9] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_G[8] <= VGA_Controller:u1.oVGA_G
VGA_G[9] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_B[8] <= VGA_Controller:u1.oVGA_B
VGA_B[9] <= VGA_Controller:u1.oVGA_B
VGA_CLK <= VGA_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[0] <= VGA_Controller:u1.oVGA_Y
VGA_X[1] <= VGA_Controller:u1.oVGA_Y
VGA_X[2] <= VGA_Controller:u1.oVGA_Y
VGA_X[3] <= VGA_Controller:u1.oVGA_Y
VGA_X[4] <= VGA_Controller:u1.oVGA_Y
VGA_X[5] <= VGA_Controller:u1.oVGA_Y
VGA_X[6] <= VGA_Controller:u1.oVGA_Y
VGA_X[7] <= VGA_Controller:u1.oVGA_Y
VGA_X[8] <= VGA_Controller:u1.oVGA_Y
VGA_X[9] <= VGA_Controller:u1.oVGA_Y
VGA_X[10] <= VGA_Controller:u1.oVGA_Y
VGA_X[11] <= VGA_Controller:u1.oVGA_Y
VGA_Y[0] <= VGA_Controller:u1.oVGA_X
VGA_Y[1] <= VGA_Controller:u1.oVGA_X
VGA_Y[2] <= VGA_Controller:u1.oVGA_X
VGA_Y[3] <= VGA_Controller:u1.oVGA_X
VGA_Y[4] <= VGA_Controller:u1.oVGA_X
VGA_Y[5] <= VGA_Controller:u1.oVGA_X
VGA_Y[6] <= VGA_Controller:u1.oVGA_X
VGA_Y[7] <= VGA_Controller:u1.oVGA_X
VGA_Y[8] <= VGA_Controller:u1.oVGA_X
VGA_Y[9] <= VGA_Controller:u1.oVGA_X
VGA_Y[10] <= VGA_Controller:u1.oVGA_X
VGA_Y[11] <= VGA_Controller:u1.oVGA_X
VGA_ACTIVE <= VGA_Controller:u1.oVGA_ACTIVE
GPIO_1_CLKIN[0] => CCD_PIXCLK.IN2
GPIO_1_CLKIN[1] => ~NO_FANOUT~
GPIO_1_CLKOUT[0] <= CLOCK_96.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1_CLKOUT[1] <= <GND>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> <VCC>
GPIO_1[16] <> <UNC>
GPIO_1[19] <> I2C_CCD_Config:u8.I2C_SDAT
GPIO_1[20] <> I2C_CCD_Config:u8.I2C_SCLK
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
testOut <= VGA_Controller:u1.gotSignal


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|VGA_Controller:u1
iRed[0] => oVGA_R.DATAB
iRed[0] => Equal0.IN14
iRed[1] => oVGA_R.DATAB
iRed[1] => Equal0.IN13
iRed[2] => oVGA_R.DATAB
iRed[2] => Equal0.IN12
iRed[3] => oVGA_R.DATAB
iRed[3] => Equal0.IN11
iRed[4] => oVGA_R.DATAB
iRed[4] => Equal0.IN10
iRed[5] => oVGA_R.DATAB
iRed[5] => Equal0.IN9
iRed[6] => oVGA_R.DATAB
iRed[6] => Equal0.IN8
iRed[7] => oVGA_R.DATAB
iRed[7] => Equal0.IN7
iRed[8] => oVGA_R.DATAB
iRed[8] => Equal0.IN6
iRed[9] => oVGA_R.DATAB
iRed[9] => Equal0.IN5
iGreen[0] => oVGA_G.DATAB
iGreen[0] => Equal0.IN19
iGreen[1] => oVGA_G.DATAB
iGreen[1] => Equal0.IN18
iGreen[2] => oVGA_G.DATAB
iGreen[2] => Equal0.IN17
iGreen[3] => oVGA_G.DATAB
iGreen[3] => Equal0.IN16
iGreen[4] => oVGA_G.DATAB
iGreen[4] => Equal0.IN15
iGreen[5] => oVGA_G.DATAB
iGreen[5] => Equal0.IN4
iGreen[6] => oVGA_G.DATAB
iGreen[6] => Equal0.IN3
iGreen[7] => oVGA_G.DATAB
iGreen[7] => Equal0.IN2
iGreen[8] => oVGA_G.DATAB
iGreen[8] => Equal0.IN1
iGreen[9] => oVGA_G.DATAB
iGreen[9] => Equal0.IN0
iBlue[0] => oVGA_B.DATAB
iBlue[0] => Equal0.IN29
iBlue[1] => oVGA_B.DATAB
iBlue[1] => Equal0.IN28
iBlue[2] => oVGA_B.DATAB
iBlue[2] => Equal0.IN27
iBlue[3] => oVGA_B.DATAB
iBlue[3] => Equal0.IN26
iBlue[4] => oVGA_B.DATAB
iBlue[4] => Equal0.IN25
iBlue[5] => oVGA_B.DATAB
iBlue[5] => Equal0.IN24
iBlue[6] => oVGA_B.DATAB
iBlue[6] => Equal0.IN23
iBlue[7] => oVGA_B.DATAB
iBlue[7] => Equal0.IN22
iBlue[8] => oVGA_B.DATAB
iBlue[8] => Equal0.IN21
iBlue[9] => oVGA_B.DATAB
iBlue[9] => Equal0.IN20
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[4] <= H_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[5] <= H_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[6] <= H_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[7] <= H_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[8] <= H_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[9] <= H_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[10] <= H_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[11] <= H_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[0] <= V_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[1] <= V_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[2] <= V_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[3] <= V_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[4] <= V_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[5] <= V_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[6] <= V_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[7] <= V_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[8] <= V_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[9] <= V_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[10] <= V_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[11] <= V_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oVGA_ACTIVE <= active.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => gotSignal~reg0.CLK
iCLK => active.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => gotSignal~reg0.ACLR
iRST_N => active.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
gotSignal <= gotSignal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Reset_Delay:u2
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= mCCD_R[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= mCCD_R[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= mCCD_G[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= mCCD_G[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= mCCD_B[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= mCCD_B[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => mDVAL.IN0
iX_Cont[0] => Equal0.IN21
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal2.IN1
iX_Cont[0] => Equal3.IN1
iX_Cont[0] => Equal4.IN0
iX_Cont[1] => Equal0.IN20
iX_Cont[2] => Equal0.IN19
iX_Cont[3] => Equal0.IN18
iX_Cont[4] => Equal0.IN17
iX_Cont[5] => Equal0.IN16
iX_Cont[6] => Equal0.IN15
iX_Cont[7] => Equal0.IN14
iX_Cont[8] => Equal0.IN13
iX_Cont[9] => Equal0.IN12
iX_Cont[10] => Equal0.IN11
iY_Cont[0] => mDVAL.IN1
iY_Cont[0] => Equal0.IN10
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN0
iY_Cont[0] => Equal4.IN1
iY_Cont[1] => Equal0.IN9
iY_Cont[2] => Equal0.IN8
iY_Cont[3] => Equal0.IN7
iY_Cont[4] => Equal0.IN6
iY_Cont[5] => Equal0.IN5
iY_Cont[6] => Equal0.IN4
iY_Cont[7] => Equal0.IN3
iY_Cont[8] => Equal0.IN2
iY_Cont[9] => Equal0.IN1
iY_Cont[10] => Equal0.IN0
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDVAL => iDVAL.IN1
iCLK => iCLK.IN1
iRST => mDVAL.ACLR
iRST => mDATAd_1[0].ACLR
iRST => mDATAd_1[1].ACLR
iRST => mDATAd_1[2].ACLR
iRST => mDATAd_1[3].ACLR
iRST => mDATAd_1[4].ACLR
iRST => mDATAd_1[5].ACLR
iRST => mDATAd_1[6].ACLR
iRST => mDATAd_1[7].ACLR
iRST => mDATAd_1[8].ACLR
iRST => mDATAd_1[9].ACLR
iRST => mDATAd_1[10].ACLR
iRST => mDATAd_1[11].ACLR
iRST => mDATAd_0[0].ACLR
iRST => mDATAd_0[1].ACLR
iRST => mDATAd_0[2].ACLR
iRST => mDATAd_0[3].ACLR
iRST => mDATAd_0[4].ACLR
iRST => mDATAd_0[5].ACLR
iRST => mDATAd_0[6].ACLR
iRST => mDATAd_0[7].ACLR
iRST => mDATAd_0[8].ACLR
iRST => mDATAd_0[9].ACLR
iRST => mDATAd_0[10].ACLR
iRST => mDATAd_0[11].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[11].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[11].ACLR


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_rnn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_rnn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_rnn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_rnn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_rnn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_rnn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_rnn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_rnn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_rnn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_rnn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_rnn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_rnn:auto_generated.shiftin[11]
clock => shift_taps_rnn:auto_generated.clock
clken => shift_taps_rnn:auto_generated.clken
shiftout[0] <= shift_taps_rnn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_rnn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_rnn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_rnn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_rnn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_rnn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_rnn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_rnn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_rnn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_rnn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_rnn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_rnn:auto_generated.shiftout[11]
taps[0] <= shift_taps_rnn:auto_generated.taps[0]
taps[1] <= shift_taps_rnn:auto_generated.taps[1]
taps[2] <= shift_taps_rnn:auto_generated.taps[2]
taps[3] <= shift_taps_rnn:auto_generated.taps[3]
taps[4] <= shift_taps_rnn:auto_generated.taps[4]
taps[5] <= shift_taps_rnn:auto_generated.taps[5]
taps[6] <= shift_taps_rnn:auto_generated.taps[6]
taps[7] <= shift_taps_rnn:auto_generated.taps[7]
taps[8] <= shift_taps_rnn:auto_generated.taps[8]
taps[9] <= shift_taps_rnn:auto_generated.taps[9]
taps[10] <= shift_taps_rnn:auto_generated.taps[10]
taps[11] <= shift_taps_rnn:auto_generated.taps[11]
taps[12] <= shift_taps_rnn:auto_generated.taps[12]
taps[13] <= shift_taps_rnn:auto_generated.taps[13]
taps[14] <= shift_taps_rnn:auto_generated.taps[14]
taps[15] <= shift_taps_rnn:auto_generated.taps[15]
taps[16] <= shift_taps_rnn:auto_generated.taps[16]
taps[17] <= shift_taps_rnn:auto_generated.taps[17]
taps[18] <= shift_taps_rnn:auto_generated.taps[18]
taps[19] <= shift_taps_rnn:auto_generated.taps[19]
taps[20] <= shift_taps_rnn:auto_generated.taps[20]
taps[21] <= shift_taps_rnn:auto_generated.taps[21]
taps[22] <= shift_taps_rnn:auto_generated.taps[22]
taps[23] <= shift_taps_rnn:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated
clken => altsyncram_lp81:altsyncram2.clocken0
clken => cntr_cuf:cntr1.clk_en
clock => altsyncram_lp81:altsyncram2.clock0
clock => cntr_cuf:cntr1.clock
shiftin[0] => altsyncram_lp81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_lp81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_lp81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_lp81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_lp81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_lp81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_lp81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_lp81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_lp81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_lp81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_lp81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_lp81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_lp81:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_lp81:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_lp81:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_lp81:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_lp81:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_lp81:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_lp81:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_lp81:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_lp81:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_lp81:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_lp81:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_lp81:altsyncram2.q_b[23]
taps[0] <= altsyncram_lp81:altsyncram2.q_b[0]
taps[1] <= altsyncram_lp81:altsyncram2.q_b[1]
taps[2] <= altsyncram_lp81:altsyncram2.q_b[2]
taps[3] <= altsyncram_lp81:altsyncram2.q_b[3]
taps[4] <= altsyncram_lp81:altsyncram2.q_b[4]
taps[5] <= altsyncram_lp81:altsyncram2.q_b[5]
taps[6] <= altsyncram_lp81:altsyncram2.q_b[6]
taps[7] <= altsyncram_lp81:altsyncram2.q_b[7]
taps[8] <= altsyncram_lp81:altsyncram2.q_b[8]
taps[9] <= altsyncram_lp81:altsyncram2.q_b[9]
taps[10] <= altsyncram_lp81:altsyncram2.q_b[10]
taps[11] <= altsyncram_lp81:altsyncram2.q_b[11]
taps[12] <= altsyncram_lp81:altsyncram2.q_b[12]
taps[13] <= altsyncram_lp81:altsyncram2.q_b[13]
taps[14] <= altsyncram_lp81:altsyncram2.q_b[14]
taps[15] <= altsyncram_lp81:altsyncram2.q_b[15]
taps[16] <= altsyncram_lp81:altsyncram2.q_b[16]
taps[17] <= altsyncram_lp81:altsyncram2.q_b[17]
taps[18] <= altsyncram_lp81:altsyncram2.q_b[18]
taps[19] <= altsyncram_lp81:altsyncram2.q_b[19]
taps[20] <= altsyncram_lp81:altsyncram2.q_b[20]
taps[21] <= altsyncram_lp81:altsyncram2.q_b[21]
taps[22] <= altsyncram_lp81:altsyncram2.q_b[22]
taps[23] <= altsyncram_lp81:altsyncram2.q_b[23]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1|cmpr_vgc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_9ee2:auto_generated.inclk[0]
inclk[1] => altpll_9ee2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component|altpll_9ee2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => sensor_exposure[0].CLK
iCLK => sensor_exposure[1].CLK
iCLK => sensor_exposure[2].CLK
iCLK => sensor_exposure[3].CLK
iCLK => sensor_exposure[4].CLK
iCLK => sensor_exposure[5].CLK
iCLK => sensor_exposure[6].CLK
iCLK => sensor_exposure[7].CLK
iCLK => sensor_exposure[8].CLK
iCLK => sensor_exposure[9].CLK
iCLK => sensor_exposure[10].CLK
iCLK => sensor_exposure[11].CLK
iCLK => sensor_exposure[12].CLK
iCLK => sensor_exposure[13].CLK
iCLK => sensor_exposure[14].CLK
iCLK => sensor_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => sensor_exposure[0].ACLR
iRST_N => sensor_exposure[1].ACLR
iRST_N => sensor_exposure[2].PRESET
iRST_N => sensor_exposure[3].ACLR
iRST_N => sensor_exposure[4].PRESET
iRST_N => sensor_exposure[5].ACLR
iRST_N => sensor_exposure[6].PRESET
iRST_N => sensor_exposure[7].PRESET
iRST_N => sensor_exposure[8].PRESET
iRST_N => sensor_exposure[9].PRESET
iRST_N => sensor_exposure[10].ACLR
iRST_N => sensor_exposure[11].ACLR
iRST_N => sensor_exposure[12].ACLR
iRST_N => sensor_exposure[13].ACLR
iRST_N => sensor_exposure[14].ACLR
iRST_N => sensor_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iUART_CTRL => ~NO_FANOUT~
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|TOP_DE0_CAMERA_MOUSE|lpm_constant15:inst21
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_constant15:inst21|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23
pwmsignal <= lpm_compare1:inst9.alb
clk => lpm_compare1:inst9.clock
clk => lpm_counter1:inst2.clock
wind => BUSMUX:inst12.sel
unwind => BUSMUX:inst11.sel
slow => BUSMUX:inst20.sel
slow => BUSMUX:inst22.sel


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_compare1:inst9
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_vji:auto_generated.dataa[0]
dataa[1] => cmpr_vji:auto_generated.dataa[1]
dataa[2] => cmpr_vji:auto_generated.dataa[2]
dataa[3] => cmpr_vji:auto_generated.dataa[3]
dataa[4] => cmpr_vji:auto_generated.dataa[4]
dataa[5] => cmpr_vji:auto_generated.dataa[5]
dataa[6] => cmpr_vji:auto_generated.dataa[6]
dataa[7] => cmpr_vji:auto_generated.dataa[7]
dataa[8] => cmpr_vji:auto_generated.dataa[8]
dataa[9] => cmpr_vji:auto_generated.dataa[9]
dataa[10] => cmpr_vji:auto_generated.dataa[10]
dataa[11] => cmpr_vji:auto_generated.dataa[11]
dataa[12] => cmpr_vji:auto_generated.dataa[12]
dataa[13] => cmpr_vji:auto_generated.dataa[13]
dataa[14] => cmpr_vji:auto_generated.dataa[14]
dataa[15] => cmpr_vji:auto_generated.dataa[15]
dataa[16] => cmpr_vji:auto_generated.dataa[16]
dataa[17] => cmpr_vji:auto_generated.dataa[17]
dataa[18] => cmpr_vji:auto_generated.dataa[18]
dataa[19] => cmpr_vji:auto_generated.dataa[19]
datab[0] => cmpr_vji:auto_generated.datab[0]
datab[1] => cmpr_vji:auto_generated.datab[1]
datab[2] => cmpr_vji:auto_generated.datab[2]
datab[3] => cmpr_vji:auto_generated.datab[3]
datab[4] => cmpr_vji:auto_generated.datab[4]
datab[5] => cmpr_vji:auto_generated.datab[5]
datab[6] => cmpr_vji:auto_generated.datab[6]
datab[7] => cmpr_vji:auto_generated.datab[7]
datab[8] => cmpr_vji:auto_generated.datab[8]
datab[9] => cmpr_vji:auto_generated.datab[9]
datab[10] => cmpr_vji:auto_generated.datab[10]
datab[11] => cmpr_vji:auto_generated.datab[11]
datab[12] => cmpr_vji:auto_generated.datab[12]
datab[13] => cmpr_vji:auto_generated.datab[13]
datab[14] => cmpr_vji:auto_generated.datab[14]
datab[15] => cmpr_vji:auto_generated.datab[15]
datab[16] => cmpr_vji:auto_generated.datab[16]
datab[17] => cmpr_vji:auto_generated.datab[17]
datab[18] => cmpr_vji:auto_generated.datab[18]
datab[19] => cmpr_vji:auto_generated.datab[19]
clock => cmpr_vji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vji:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_vji:auto_generated
alb <= alb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => alb_dffe[0].CLK
dataa[0] => op_1.IN39
dataa[1] => op_1.IN37
dataa[2] => op_1.IN35
dataa[3] => op_1.IN33
dataa[4] => op_1.IN31
dataa[5] => op_1.IN29
dataa[6] => op_1.IN27
dataa[7] => op_1.IN25
dataa[8] => op_1.IN23
dataa[9] => op_1.IN21
dataa[10] => op_1.IN19
dataa[11] => op_1.IN17
dataa[12] => op_1.IN15
dataa[13] => op_1.IN13
dataa[14] => op_1.IN11
dataa[15] => op_1.IN9
dataa[16] => op_1.IN7
dataa[17] => op_1.IN5
dataa[18] => op_1.IN3
dataa[19] => op_1.IN1
datab[0] => op_1.IN40
datab[1] => op_1.IN38
datab[2] => op_1.IN36
datab[3] => op_1.IN34
datab[4] => op_1.IN32
datab[5] => op_1.IN30
datab[6] => op_1.IN28
datab[7] => op_1.IN26
datab[8] => op_1.IN24
datab[9] => op_1.IN22
datab[10] => op_1.IN20
datab[11] => op_1.IN18
datab[12] => op_1.IN16
datab[13] => op_1.IN14
datab[14] => op_1.IN12
datab[15] => op_1.IN10
datab[16] => op_1.IN8
datab[17] => op_1.IN6
datab[18] => op_1.IN4
datab[19] => op_1.IN2


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_counter1:inst2
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_ecj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ecj:auto_generated.q[0]
q[1] <= cntr_ecj:auto_generated.q[1]
q[2] <= cntr_ecj:auto_generated.q[2]
q[3] <= cntr_ecj:auto_generated.q[3]
q[4] <= cntr_ecj:auto_generated.q[4]
q[5] <= cntr_ecj:auto_generated.q[5]
q[6] <= cntr_ecj:auto_generated.q[6]
q[7] <= cntr_ecj:auto_generated.q[7]
q[8] <= cntr_ecj:auto_generated.q[8]
q[9] <= cntr_ecj:auto_generated.q[9]
q[10] <= cntr_ecj:auto_generated.q[10]
q[11] <= cntr_ecj:auto_generated.q[11]
q[12] <= cntr_ecj:auto_generated.q[12]
q[13] <= cntr_ecj:auto_generated.q[13]
q[14] <= cntr_ecj:auto_generated.q[14]
q[15] <= cntr_ecj:auto_generated.q[15]
q[16] <= cntr_ecj:auto_generated.q[16]
q[17] <= cntr_ecj:auto_generated.q[17]
q[18] <= cntr_ecj:auto_generated.q[18]
q[19] <= cntr_ecj:auto_generated.q[19]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|cmpr_0hc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[0][9] => mux_frc:auto_generated.data[9]
data[0][10] => mux_frc:auto_generated.data[10]
data[0][11] => mux_frc:auto_generated.data[11]
data[0][12] => mux_frc:auto_generated.data[12]
data[0][13] => mux_frc:auto_generated.data[13]
data[0][14] => mux_frc:auto_generated.data[14]
data[0][15] => mux_frc:auto_generated.data[15]
data[0][16] => mux_frc:auto_generated.data[16]
data[0][17] => mux_frc:auto_generated.data[17]
data[0][18] => mux_frc:auto_generated.data[18]
data[0][19] => mux_frc:auto_generated.data[19]
data[1][0] => mux_frc:auto_generated.data[20]
data[1][1] => mux_frc:auto_generated.data[21]
data[1][2] => mux_frc:auto_generated.data[22]
data[1][3] => mux_frc:auto_generated.data[23]
data[1][4] => mux_frc:auto_generated.data[24]
data[1][5] => mux_frc:auto_generated.data[25]
data[1][6] => mux_frc:auto_generated.data[26]
data[1][7] => mux_frc:auto_generated.data[27]
data[1][8] => mux_frc:auto_generated.data[28]
data[1][9] => mux_frc:auto_generated.data[29]
data[1][10] => mux_frc:auto_generated.data[30]
data[1][11] => mux_frc:auto_generated.data[31]
data[1][12] => mux_frc:auto_generated.data[32]
data[1][13] => mux_frc:auto_generated.data[33]
data[1][14] => mux_frc:auto_generated.data[34]
data[1][15] => mux_frc:auto_generated.data[35]
data[1][16] => mux_frc:auto_generated.data[36]
data[1][17] => mux_frc:auto_generated.data[37]
data[1][18] => mux_frc:auto_generated.data[38]
data[1][19] => mux_frc:auto_generated.data[39]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]
result[9] <= mux_frc:auto_generated.result[9]
result[10] <= mux_frc:auto_generated.result[10]
result[11] <= mux_frc:auto_generated.result[11]
result[12] <= mux_frc:auto_generated.result[12]
result[13] <= mux_frc:auto_generated.result[13]
result[14] <= mux_frc:auto_generated.result[14]
result[15] <= mux_frc:auto_generated.result[15]
result[16] <= mux_frc:auto_generated.result[16]
result[17] <= mux_frc:auto_generated.result[17]
result[18] <= mux_frc:auto_generated.result[18]
result[19] <= mux_frc:auto_generated.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst12|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[0].IN1
data[21] => result_node[1].IN1
data[22] => result_node[2].IN1
data[23] => result_node[3].IN1
data[24] => result_node[4].IN1
data[25] => result_node[5].IN1
data[26] => result_node[6].IN1
data[27] => result_node[7].IN1
data[28] => result_node[8].IN1
data[29] => result_node[9].IN1
data[30] => result_node[10].IN1
data[31] => result_node[11].IN1
data[32] => result_node[12].IN1
data[33] => result_node[13].IN1
data[34] => result_node[14].IN1
data[35] => result_node[15].IN1
data[36] => result_node[16].IN1
data[37] => result_node[17].IN1
data[38] => result_node[18].IN1
data[39] => result_node[19].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[0][9] => mux_frc:auto_generated.data[9]
data[0][10] => mux_frc:auto_generated.data[10]
data[0][11] => mux_frc:auto_generated.data[11]
data[0][12] => mux_frc:auto_generated.data[12]
data[0][13] => mux_frc:auto_generated.data[13]
data[0][14] => mux_frc:auto_generated.data[14]
data[0][15] => mux_frc:auto_generated.data[15]
data[0][16] => mux_frc:auto_generated.data[16]
data[0][17] => mux_frc:auto_generated.data[17]
data[0][18] => mux_frc:auto_generated.data[18]
data[0][19] => mux_frc:auto_generated.data[19]
data[1][0] => mux_frc:auto_generated.data[20]
data[1][1] => mux_frc:auto_generated.data[21]
data[1][2] => mux_frc:auto_generated.data[22]
data[1][3] => mux_frc:auto_generated.data[23]
data[1][4] => mux_frc:auto_generated.data[24]
data[1][5] => mux_frc:auto_generated.data[25]
data[1][6] => mux_frc:auto_generated.data[26]
data[1][7] => mux_frc:auto_generated.data[27]
data[1][8] => mux_frc:auto_generated.data[28]
data[1][9] => mux_frc:auto_generated.data[29]
data[1][10] => mux_frc:auto_generated.data[30]
data[1][11] => mux_frc:auto_generated.data[31]
data[1][12] => mux_frc:auto_generated.data[32]
data[1][13] => mux_frc:auto_generated.data[33]
data[1][14] => mux_frc:auto_generated.data[34]
data[1][15] => mux_frc:auto_generated.data[35]
data[1][16] => mux_frc:auto_generated.data[36]
data[1][17] => mux_frc:auto_generated.data[37]
data[1][18] => mux_frc:auto_generated.data[38]
data[1][19] => mux_frc:auto_generated.data[39]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]
result[9] <= mux_frc:auto_generated.result[9]
result[10] <= mux_frc:auto_generated.result[10]
result[11] <= mux_frc:auto_generated.result[11]
result[12] <= mux_frc:auto_generated.result[12]
result[13] <= mux_frc:auto_generated.result[13]
result[14] <= mux_frc:auto_generated.result[14]
result[15] <= mux_frc:auto_generated.result[15]
result[16] <= mux_frc:auto_generated.result[16]
result[17] <= mux_frc:auto_generated.result[17]
result[18] <= mux_frc:auto_generated.result[18]
result[19] <= mux_frc:auto_generated.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst11|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[0].IN1
data[21] => result_node[1].IN1
data[22] => result_node[2].IN1
data[23] => result_node[3].IN1
data[24] => result_node[4].IN1
data[25] => result_node[5].IN1
data[26] => result_node[6].IN1
data[27] => result_node[7].IN1
data[28] => result_node[8].IN1
data[29] => result_node[9].IN1
data[30] => result_node[10].IN1
data[31] => result_node[11].IN1
data[32] => result_node[12].IN1
data[33] => result_node[13].IN1
data[34] => result_node[14].IN1
data[35] => result_node[15].IN1
data[36] => result_node[16].IN1
data[37] => result_node[17].IN1
data[38] => result_node[18].IN1
data[39] => result_node[19].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant1:inst15
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant1:inst15|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst20
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst20|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[0][9] => mux_frc:auto_generated.data[9]
data[0][10] => mux_frc:auto_generated.data[10]
data[0][11] => mux_frc:auto_generated.data[11]
data[0][12] => mux_frc:auto_generated.data[12]
data[0][13] => mux_frc:auto_generated.data[13]
data[0][14] => mux_frc:auto_generated.data[14]
data[0][15] => mux_frc:auto_generated.data[15]
data[0][16] => mux_frc:auto_generated.data[16]
data[0][17] => mux_frc:auto_generated.data[17]
data[0][18] => mux_frc:auto_generated.data[18]
data[0][19] => mux_frc:auto_generated.data[19]
data[1][0] => mux_frc:auto_generated.data[20]
data[1][1] => mux_frc:auto_generated.data[21]
data[1][2] => mux_frc:auto_generated.data[22]
data[1][3] => mux_frc:auto_generated.data[23]
data[1][4] => mux_frc:auto_generated.data[24]
data[1][5] => mux_frc:auto_generated.data[25]
data[1][6] => mux_frc:auto_generated.data[26]
data[1][7] => mux_frc:auto_generated.data[27]
data[1][8] => mux_frc:auto_generated.data[28]
data[1][9] => mux_frc:auto_generated.data[29]
data[1][10] => mux_frc:auto_generated.data[30]
data[1][11] => mux_frc:auto_generated.data[31]
data[1][12] => mux_frc:auto_generated.data[32]
data[1][13] => mux_frc:auto_generated.data[33]
data[1][14] => mux_frc:auto_generated.data[34]
data[1][15] => mux_frc:auto_generated.data[35]
data[1][16] => mux_frc:auto_generated.data[36]
data[1][17] => mux_frc:auto_generated.data[37]
data[1][18] => mux_frc:auto_generated.data[38]
data[1][19] => mux_frc:auto_generated.data[39]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]
result[9] <= mux_frc:auto_generated.result[9]
result[10] <= mux_frc:auto_generated.result[10]
result[11] <= mux_frc:auto_generated.result[11]
result[12] <= mux_frc:auto_generated.result[12]
result[13] <= mux_frc:auto_generated.result[13]
result[14] <= mux_frc:auto_generated.result[14]
result[15] <= mux_frc:auto_generated.result[15]
result[16] <= mux_frc:auto_generated.result[16]
result[17] <= mux_frc:auto_generated.result[17]
result[18] <= mux_frc:auto_generated.result[18]
result[19] <= mux_frc:auto_generated.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst20|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[0].IN1
data[21] => result_node[1].IN1
data[22] => result_node[2].IN1
data[23] => result_node[3].IN1
data[24] => result_node[4].IN1
data[25] => result_node[5].IN1
data[26] => result_node[6].IN1
data[27] => result_node[7].IN1
data[28] => result_node[8].IN1
data[29] => result_node[9].IN1
data[30] => result_node[10].IN1
data[31] => result_node[11].IN1
data[32] => result_node[12].IN1
data[33] => result_node[13].IN1
data[34] => result_node[14].IN1
data[35] => result_node[15].IN1
data[36] => result_node[16].IN1
data[37] => result_node[17].IN1
data[38] => result_node[18].IN1
data[39] => result_node[19].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant0:inst13
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant0:inst13|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant10:inst99
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant10:inst99|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst22
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst22|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[0][9] => mux_frc:auto_generated.data[9]
data[0][10] => mux_frc:auto_generated.data[10]
data[0][11] => mux_frc:auto_generated.data[11]
data[0][12] => mux_frc:auto_generated.data[12]
data[0][13] => mux_frc:auto_generated.data[13]
data[0][14] => mux_frc:auto_generated.data[14]
data[0][15] => mux_frc:auto_generated.data[15]
data[0][16] => mux_frc:auto_generated.data[16]
data[0][17] => mux_frc:auto_generated.data[17]
data[0][18] => mux_frc:auto_generated.data[18]
data[0][19] => mux_frc:auto_generated.data[19]
data[1][0] => mux_frc:auto_generated.data[20]
data[1][1] => mux_frc:auto_generated.data[21]
data[1][2] => mux_frc:auto_generated.data[22]
data[1][3] => mux_frc:auto_generated.data[23]
data[1][4] => mux_frc:auto_generated.data[24]
data[1][5] => mux_frc:auto_generated.data[25]
data[1][6] => mux_frc:auto_generated.data[26]
data[1][7] => mux_frc:auto_generated.data[27]
data[1][8] => mux_frc:auto_generated.data[28]
data[1][9] => mux_frc:auto_generated.data[29]
data[1][10] => mux_frc:auto_generated.data[30]
data[1][11] => mux_frc:auto_generated.data[31]
data[1][12] => mux_frc:auto_generated.data[32]
data[1][13] => mux_frc:auto_generated.data[33]
data[1][14] => mux_frc:auto_generated.data[34]
data[1][15] => mux_frc:auto_generated.data[35]
data[1][16] => mux_frc:auto_generated.data[36]
data[1][17] => mux_frc:auto_generated.data[37]
data[1][18] => mux_frc:auto_generated.data[38]
data[1][19] => mux_frc:auto_generated.data[39]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]
result[9] <= mux_frc:auto_generated.result[9]
result[10] <= mux_frc:auto_generated.result[10]
result[11] <= mux_frc:auto_generated.result[11]
result[12] <= mux_frc:auto_generated.result[12]
result[13] <= mux_frc:auto_generated.result[13]
result[14] <= mux_frc:auto_generated.result[14]
result[15] <= mux_frc:auto_generated.result[15]
result[16] <= mux_frc:auto_generated.result[16]
result[17] <= mux_frc:auto_generated.result[17]
result[18] <= mux_frc:auto_generated.result[18]
result[19] <= mux_frc:auto_generated.result[19]


|TOP_DE0_CAMERA_MOUSE|servo:inst23|BUSMUX:inst22|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[0].IN1
data[21] => result_node[1].IN1
data[22] => result_node[2].IN1
data[23] => result_node[3].IN1
data[24] => result_node[4].IN1
data[25] => result_node[5].IN1
data[26] => result_node[6].IN1
data[27] => result_node[7].IN1
data[28] => result_node[8].IN1
data[29] => result_node[9].IN1
data[30] => result_node[10].IN1
data[31] => result_node[11].IN1
data[32] => result_node[12].IN1
data[33] => result_node[13].IN1
data[34] => result_node[14].IN1
data[35] => result_node[15].IN1
data[36] => result_node[16].IN1
data[37] => result_node[17].IN1
data[38] => result_node[18].IN1
data[39] => result_node[19].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant2:inst16
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant2:inst16|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant11:inst90
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|servo:inst23|lpm_constant11:inst90|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>


|TOP_DE0_CAMERA_MOUSE|lpm_mux6:inst11
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux6:inst11|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|TOP_DE0_CAMERA_MOUSE|lpm_mux6:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|ps2:inst6
iSTART => always2.IN1
iRST_n => y_latch[0].ACLR
iRST_n => y_latch[1].ACLR
iRST_n => y_latch[2].ACLR
iRST_n => y_latch[3].ACLR
iRST_n => y_latch[4].ACLR
iRST_n => y_latch[5].ACLR
iRST_n => y_latch[6].ACLR
iRST_n => y_latch[7].ACLR
iRST_n => x_latch[0].ACLR
iRST_n => x_latch[1].ACLR
iRST_n => x_latch[2].ACLR
iRST_n => x_latch[3].ACLR
iRST_n => x_latch[4].ACLR
iRST_n => x_latch[5].ACLR
iRST_n => x_latch[6].ACLR
iRST_n => x_latch[7].ACLR
iRST_n => midlatch.ACLR
iRST_n => riglatch.ACLR
iRST_n => leflatch.ACLR
iRST_n => cur_state~3.DATAIN
iCLK_50 => clk_div[0].CLK
iCLK_50 => clk_div[1].CLK
iCLK_50 => clk_div[2].CLK
iCLK_50 => clk_div[3].CLK
iCLK_50 => clk_div[4].CLK
iCLK_50 => clk_div[5].CLK
iCLK_50 => clk_div[6].CLK
iCLK_50 => clk_div[7].CLK
iCLK_50 => clk_div[8].CLK
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
oLEFBUT <= leflatch.DB_MAX_OUTPUT_PORT_TYPE
oRIGBUT <= riglatch.DB_MAX_OUTPUT_PORT_TYPE
oMIDBUT <= midlatch.DB_MAX_OUTPUT_PORT_TYPE
oX[0] <= x_latch[0].DB_MAX_OUTPUT_PORT_TYPE
oX[1] <= x_latch[1].DB_MAX_OUTPUT_PORT_TYPE
oX[2] <= x_latch[2].DB_MAX_OUTPUT_PORT_TYPE
oX[3] <= x_latch[3].DB_MAX_OUTPUT_PORT_TYPE
oX[4] <= x_latch[4].DB_MAX_OUTPUT_PORT_TYPE
oX[5] <= x_latch[5].DB_MAX_OUTPUT_PORT_TYPE
oX[6] <= x_latch[6].DB_MAX_OUTPUT_PORT_TYPE
oX[7] <= x_latch[7].DB_MAX_OUTPUT_PORT_TYPE
oY[0] <= y_latch[0].DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= y_latch[1].DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= y_latch[2].DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= y_latch[3].DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= y_latch[4].DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= y_latch[5].DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= y_latch[6].DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= y_latch[7].DB_MAX_OUTPUT_PORT_TYPE
oX_MOV1[0] <= SEG7_LUT:U1.oSEG
oX_MOV1[1] <= SEG7_LUT:U1.oSEG
oX_MOV1[2] <= SEG7_LUT:U1.oSEG
oX_MOV1[3] <= SEG7_LUT:U1.oSEG
oX_MOV1[4] <= SEG7_LUT:U1.oSEG
oX_MOV1[5] <= SEG7_LUT:U1.oSEG
oX_MOV1[6] <= SEG7_LUT:U1.oSEG
oX_MOV2[0] <= SEG7_LUT:U2.oSEG
oX_MOV2[1] <= SEG7_LUT:U2.oSEG
oX_MOV2[2] <= SEG7_LUT:U2.oSEG
oX_MOV2[3] <= SEG7_LUT:U2.oSEG
oX_MOV2[4] <= SEG7_LUT:U2.oSEG
oX_MOV2[5] <= SEG7_LUT:U2.oSEG
oX_MOV2[6] <= SEG7_LUT:U2.oSEG
oY_MOV1[0] <= SEG7_LUT:U3.oSEG
oY_MOV1[1] <= SEG7_LUT:U3.oSEG
oY_MOV1[2] <= SEG7_LUT:U3.oSEG
oY_MOV1[3] <= SEG7_LUT:U3.oSEG
oY_MOV1[4] <= SEG7_LUT:U3.oSEG
oY_MOV1[5] <= SEG7_LUT:U3.oSEG
oY_MOV1[6] <= SEG7_LUT:U3.oSEG
oY_MOV2[0] <= SEG7_LUT:U4.oSEG
oY_MOV2[1] <= SEG7_LUT:U4.oSEG
oY_MOV2[2] <= SEG7_LUT:U4.oSEG
oY_MOV2[3] <= SEG7_LUT:U4.oSEG
oY_MOV2[4] <= SEG7_LUT:U4.oSEG
oY_MOV2[5] <= SEG7_LUT:U4.oSEG
oY_MOV2[6] <= SEG7_LUT:U4.oSEG


|TOP_DE0_CAMERA_MOUSE|ps2:inst6|SEG7_LUT:U1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|ps2:inst6|SEG7_LUT:U2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|ps2:inst6|SEG7_LUT:U3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|ps2:inst6|SEG7_LUT:U4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|rotator:inst27
enablerefocus_rsc_z => enablerefocus_rsc_z.IN1
slow_rsc_z => slow_rsc_z.IN1
start_rsc_z => start_rsc_z.IN1
stop_rsc_z => stop_rsc_z.IN1
sum_rsc_z[0] => sum_rsc_z[0].IN1
sum_rsc_z[1] => sum_rsc_z[1].IN1
sum_rsc_z[2] => sum_rsc_z[2].IN1
sum_rsc_z[3] => sum_rsc_z[3].IN1
sum_rsc_z[4] => sum_rsc_z[4].IN1
sum_rsc_z[5] => sum_rsc_z[5].IN1
sum_rsc_z[6] => sum_rsc_z[6].IN1
sum_rsc_z[7] => sum_rsc_z[7].IN1
sum_rsc_z[8] => sum_rsc_z[8].IN1
sum_rsc_z[9] => sum_rsc_z[9].IN1
sum_rsc_z[10] => sum_rsc_z[10].IN1
sum_rsc_z[11] => sum_rsc_z[11].IN1
sum_rsc_z[12] => sum_rsc_z[12].IN1
sum_rsc_z[13] => sum_rsc_z[13].IN1
sum_rsc_z[14] => sum_rsc_z[14].IN1
sum_rsc_z[15] => sum_rsc_z[15].IN1
sum_rsc_z[16] => sum_rsc_z[16].IN1
sum_rsc_z[17] => sum_rsc_z[17].IN1
sum_rsc_z[18] => sum_rsc_z[18].IN1
sum_rsc_z[19] => sum_rsc_z[19].IN1
sum_rsc_z[20] => sum_rsc_z[20].IN1
sum_rsc_z[21] => sum_rsc_z[21].IN1
sum_rsc_z[22] => sum_rsc_z[22].IN1
sum_rsc_z[23] => sum_rsc_z[23].IN1
sum_rsc_z[24] => sum_rsc_z[24].IN1
sum_rsc_z[25] => sum_rsc_z[25].IN1
sum_rsc_z[26] => sum_rsc_z[26].IN1
sum_rsc_z[27] => sum_rsc_z[27].IN1
sum_rsc_z[28] => sum_rsc_z[28].IN1
sum_rsc_z[29] => sum_rsc_z[29].IN1
best_edge_rsc_z[0] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[1] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[2] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[3] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[4] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[5] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[6] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[7] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[8] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[9] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[10] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[11] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[12] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[13] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[14] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[15] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[16] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[17] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[18] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[19] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[20] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[21] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[22] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[23] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[24] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[25] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[26] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[27] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[28] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
best_edge_rsc_z[29] <= mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg.z
motor_state_rsc_z[0] <= mgc_out_stdreg:motor_state_rsc_mgc_out_stdreg.z
motor_state_rsc_z[1] <= mgc_out_stdreg:motor_state_rsc_mgc_out_stdreg.z
cur_state_rsc_z[0] <= mgc_out_stdreg:cur_state_rsc_mgc_out_stdreg.z
cur_state_rsc_z[1] <= mgc_out_stdreg:cur_state_rsc_mgc_out_stdreg.z
cur_state_rsc_z[2] <= mgc_out_stdreg:cur_state_rsc_mgc_out_stdreg.z
timer_rsc_z[0] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[1] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[2] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[3] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[4] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[5] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[6] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[7] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[8] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[9] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[10] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[11] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[12] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[13] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[14] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[15] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[16] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[17] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[18] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[19] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[20] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[21] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[22] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[23] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[24] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[25] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[26] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[27] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[28] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
timer_rsc_z[29] <= mgc_out_stdreg:timer_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_in_wire:enablerefocus_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_in_wire:slow_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_in_wire:start_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_in_wire:stop_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_in_wire:sum_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_out_stdreg:best_edge_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_out_stdreg:motor_state_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_out_stdreg:cur_state_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|mgc_out_stdreg:timer_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rotator:inst27|rotator_core:rotator_core_inst
clk => else_else_else_right_sum_1_sva[0].CLK
clk => else_else_else_right_sum_1_sva[1].CLK
clk => else_else_else_right_sum_1_sva[2].CLK
clk => else_else_else_right_sum_1_sva[3].CLK
clk => else_else_else_right_sum_1_sva[4].CLK
clk => else_else_else_right_sum_1_sva[5].CLK
clk => else_else_else_right_sum_1_sva[6].CLK
clk => else_else_else_right_sum_1_sva[7].CLK
clk => else_else_else_right_sum_1_sva[8].CLK
clk => else_else_else_right_sum_1_sva[9].CLK
clk => else_else_else_right_sum_1_sva[10].CLK
clk => else_else_else_right_sum_1_sva[11].CLK
clk => else_else_else_right_sum_1_sva[12].CLK
clk => else_else_else_right_sum_1_sva[13].CLK
clk => else_else_else_right_sum_1_sva[14].CLK
clk => else_else_else_right_sum_1_sva[15].CLK
clk => else_else_else_right_sum_1_sva[16].CLK
clk => else_else_else_right_sum_1_sva[17].CLK
clk => else_else_else_right_sum_1_sva[18].CLK
clk => else_else_else_right_sum_1_sva[19].CLK
clk => else_else_else_right_sum_1_sva[20].CLK
clk => else_else_else_right_sum_1_sva[21].CLK
clk => else_else_else_right_sum_1_sva[22].CLK
clk => else_else_else_right_sum_1_sva[23].CLK
clk => else_else_else_right_sum_1_sva[24].CLK
clk => else_else_else_right_sum_1_sva[25].CLK
clk => else_else_else_right_sum_1_sva[26].CLK
clk => else_else_else_right_sum_1_sva[27].CLK
clk => else_else_else_right_sum_1_sva[28].CLK
clk => else_else_else_right_sum_1_sva[29].CLK
clk => C1_2_dfmergedata_lpi_1[0].CLK
clk => C1_2_dfmergedata_lpi_1[1].CLK
clk => else_else_else_case_6_else_else_else_land_lpi_1_dfm.CLK
clk => else_else_else_case_0_if_mux_3_itm[0].CLK
clk => else_else_else_case_0_if_mux_3_itm[1].CLK
clk => main_stage_0_2.CLK
clk => or_5_itm_1.CLK
clk => or_itm_1.CLK
clk => else_else_and_1_itm_1.CLK
clk => cur_stateIN_sva_dfm_18_sg1.CLK
clk => cur_stateIN_sva_dfm_25.CLK
clk => else_else_else_switch_lp_and_27_itm_1.CLK
clk => else_else_or_itm_1.CLK
clk => else_else_else_switch_lp_and_31_itm_1.CLK
clk => else_else_else_case_6_else_else_else_land_lpi_1_dfm_8.CLK
clk => else_else_else_switch_lp_and_17_itm_1.CLK
clk => else_else_else_switch_lp_and_15_itm_1.CLK
clk => cur_stateIN_sva_dfm_18_sg2.CLK
clk => land_lpi_1_dfm_1.CLK
clk => else_else_else_switch_lp_and_32_itm_1.CLK
clk => else_else_else_switch_lp_and_26_itm_1.CLK
clk => nor_dfs_1.CLK
clk => equal_tmp_7.CLK
clk => equal_tmp_6.CLK
clk => else_land_lpi_1_dfm_2.CLK
clk => nor_tmp_278.CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[0].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[1].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[2].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[3].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[4].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[5].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[6].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[7].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[8].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[9].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[10].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[11].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[12].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[13].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[14].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[15].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[16].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[17].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[18].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[19].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[20].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[21].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[22].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[23].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[24].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[25].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[26].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[27].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[28].CLK
clk => else_else_else_switch_lp_mux1h_2_itm_1[29].CLK
clk => else_else_else_switch_lp_or_25_itm_1.CLK
clk => C1_2_dfmergedata_lpi_1_dfm_7[0].CLK
clk => C1_2_dfmergedata_lpi_1_dfm_7[1].CLK
clk => reg_else_else_else_case_1_slc_svs_1_cse.CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[0].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[1].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[2].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[3].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[4].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[5].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[6].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[7].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[8].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[9].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[10].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[11].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[12].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[13].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[14].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[15].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[16].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[17].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[18].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[19].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[20].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[21].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[22].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[23].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[24].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[25].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[26].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[27].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[28].CLK
clk => reg_else_else_else_case_1_if_slc_1_itm_1_cse[29].CLK
clk => sum_1_sva_1[0].CLK
clk => sum_1_sva_1[1].CLK
clk => sum_1_sva_1[2].CLK
clk => sum_1_sva_1[3].CLK
clk => sum_1_sva_1[4].CLK
clk => sum_1_sva_1[5].CLK
clk => sum_1_sva_1[6].CLK
clk => sum_1_sva_1[7].CLK
clk => sum_1_sva_1[8].CLK
clk => sum_1_sva_1[9].CLK
clk => sum_1_sva_1[10].CLK
clk => sum_1_sva_1[11].CLK
clk => sum_1_sva_1[12].CLK
clk => sum_1_sva_1[13].CLK
clk => sum_1_sva_1[14].CLK
clk => sum_1_sva_1[15].CLK
clk => sum_1_sva_1[16].CLK
clk => sum_1_sva_1[17].CLK
clk => sum_1_sva_1[18].CLK
clk => sum_1_sva_1[19].CLK
clk => sum_1_sva_1[20].CLK
clk => sum_1_sva_1[21].CLK
clk => sum_1_sva_1[22].CLK
clk => sum_1_sva_1[23].CLK
clk => sum_1_sva_1[24].CLK
clk => sum_1_sva_1[25].CLK
clk => sum_1_sva_1[26].CLK
clk => sum_1_sva_1[27].CLK
clk => sum_1_sva_1[28].CLK
clk => sum_1_sva_1[29].CLK
clk => else_else_else_case_0_slc_svs_1.CLK
clk => timerIN_sva_13[0].CLK
clk => timerIN_sva_13[1].CLK
clk => timerIN_sva_13[2].CLK
clk => timerIN_sva_13[3].CLK
clk => timerIN_sva_13[4].CLK
clk => timerIN_sva_13[5].CLK
clk => timerIN_sva_13[6].CLK
clk => timerIN_sva_13[7].CLK
clk => timerIN_sva_13[8].CLK
clk => timerIN_sva_13[9].CLK
clk => timerIN_sva_13[10].CLK
clk => timerIN_sva_13[11].CLK
clk => timerIN_sva_13[12].CLK
clk => timerIN_sva_13[13].CLK
clk => timerIN_sva_13[14].CLK
clk => timerIN_sva_13[15].CLK
clk => timerIN_sva_13[16].CLK
clk => timerIN_sva_13[17].CLK
clk => timerIN_sva_13[18].CLK
clk => timerIN_sva_13[19].CLK
clk => timerIN_sva_13[20].CLK
clk => timerIN_sva_13[21].CLK
clk => timerIN_sva_13[22].CLK
clk => timerIN_sva_13[23].CLK
clk => timerIN_sva_13[24].CLK
clk => timerIN_sva_13[25].CLK
clk => timerIN_sva_13[26].CLK
clk => timerIN_sva_13[27].CLK
clk => timerIN_sva_13[28].CLK
clk => timerIN_sva_13[29].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_5_itm_1.CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[0].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[1].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[2].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[3].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[4].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[5].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[6].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[7].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[8].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[9].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[10].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[11].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[12].CLK
clk => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[13].CLK
clk => else_else_nor_ssc.CLK
clk => else_else_else_switch_lp_and_29_ssc.CLK
clk => else_else_else_switch_lp_and_23_ssc.CLK
clk => else_else_else_switch_lp_and_25_ssc.CLK
clk => else_else_else_case_0_if_mux_3_itm_1[0].CLK
clk => else_else_else_case_0_if_mux_3_itm_1[1].CLK
clk => best_edge_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => best_edge_rsc_mgc_out_stdreg_d[29]~reg0.CLK
clk => cur_state_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => cur_state_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => cur_state_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => timer_rsc_mgc_out_stdreg_d[29]~reg0.CLK
clk => motor_state_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => motor_state_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => else_else_land_lpi_1_dfm.CLK
clk => cur_stateIN_sva_16.CLK
clk => cur_stateIN_sva_sg1.CLK
clk => cur_stateIN_sva_sg2.CLK
clk => else_else_else_left_sum_1_sva[0].CLK
clk => else_else_else_left_sum_1_sva[1].CLK
clk => else_else_else_left_sum_1_sva[2].CLK
clk => else_else_else_left_sum_1_sva[3].CLK
clk => else_else_else_left_sum_1_sva[4].CLK
clk => else_else_else_left_sum_1_sva[5].CLK
clk => else_else_else_left_sum_1_sva[6].CLK
clk => else_else_else_left_sum_1_sva[7].CLK
clk => else_else_else_left_sum_1_sva[8].CLK
clk => else_else_else_left_sum_1_sva[9].CLK
clk => else_else_else_left_sum_1_sva[10].CLK
clk => else_else_else_left_sum_1_sva[11].CLK
clk => else_else_else_left_sum_1_sva[12].CLK
clk => else_else_else_left_sum_1_sva[13].CLK
clk => else_else_else_left_sum_1_sva[14].CLK
clk => else_else_else_left_sum_1_sva[15].CLK
clk => else_else_else_left_sum_1_sva[16].CLK
clk => else_else_else_left_sum_1_sva[17].CLK
clk => else_else_else_left_sum_1_sva[18].CLK
clk => else_else_else_left_sum_1_sva[19].CLK
clk => else_else_else_left_sum_1_sva[20].CLK
clk => else_else_else_left_sum_1_sva[21].CLK
clk => else_else_else_left_sum_1_sva[22].CLK
clk => else_else_else_left_sum_1_sva[23].CLK
clk => else_else_else_left_sum_1_sva[24].CLK
clk => else_else_else_left_sum_1_sva[25].CLK
clk => else_else_else_left_sum_1_sva[26].CLK
clk => else_else_else_left_sum_1_sva[27].CLK
clk => else_else_else_left_sum_1_sva[28].CLK
clk => else_else_else_left_sum_1_sva[29].CLK
clk => best_edgeIN_sva[0].CLK
clk => best_edgeIN_sva[1].CLK
clk => best_edgeIN_sva[2].CLK
clk => best_edgeIN_sva[3].CLK
clk => best_edgeIN_sva[4].CLK
clk => best_edgeIN_sva[5].CLK
clk => best_edgeIN_sva[6].CLK
clk => best_edgeIN_sva[7].CLK
clk => best_edgeIN_sva[8].CLK
clk => best_edgeIN_sva[9].CLK
clk => best_edgeIN_sva[10].CLK
clk => best_edgeIN_sva[11].CLK
clk => best_edgeIN_sva[12].CLK
clk => best_edgeIN_sva[13].CLK
clk => best_edgeIN_sva[14].CLK
clk => best_edgeIN_sva[15].CLK
clk => best_edgeIN_sva[16].CLK
clk => best_edgeIN_sva[17].CLK
clk => best_edgeIN_sva[18].CLK
clk => best_edgeIN_sva[19].CLK
clk => best_edgeIN_sva[20].CLK
clk => best_edgeIN_sva[21].CLK
clk => best_edgeIN_sva[22].CLK
clk => best_edgeIN_sva[23].CLK
clk => best_edgeIN_sva[24].CLK
clk => best_edgeIN_sva[25].CLK
clk => best_edgeIN_sva[26].CLK
clk => best_edgeIN_sva[27].CLK
clk => best_edgeIN_sva[28].CLK
clk => best_edgeIN_sva[29].CLK
en => else_else_else_right_sum_1_sva[0].ENA
en => best_edgeIN_sva[29].ENA
en => best_edgeIN_sva[28].ENA
en => best_edgeIN_sva[27].ENA
en => best_edgeIN_sva[26].ENA
en => best_edgeIN_sva[25].ENA
en => best_edgeIN_sva[24].ENA
en => best_edgeIN_sva[23].ENA
en => best_edgeIN_sva[22].ENA
en => best_edgeIN_sva[21].ENA
en => best_edgeIN_sva[20].ENA
en => best_edgeIN_sva[19].ENA
en => best_edgeIN_sva[18].ENA
en => best_edgeIN_sva[17].ENA
en => best_edgeIN_sva[16].ENA
en => best_edgeIN_sva[15].ENA
en => best_edgeIN_sva[14].ENA
en => best_edgeIN_sva[13].ENA
en => best_edgeIN_sva[12].ENA
en => best_edgeIN_sva[11].ENA
en => best_edgeIN_sva[10].ENA
en => best_edgeIN_sva[9].ENA
en => best_edgeIN_sva[8].ENA
en => best_edgeIN_sva[7].ENA
en => best_edgeIN_sva[6].ENA
en => best_edgeIN_sva[5].ENA
en => best_edgeIN_sva[4].ENA
en => best_edgeIN_sva[3].ENA
en => best_edgeIN_sva[2].ENA
en => best_edgeIN_sva[1].ENA
en => best_edgeIN_sva[0].ENA
en => else_else_else_left_sum_1_sva[29].ENA
en => else_else_else_left_sum_1_sva[28].ENA
en => else_else_else_left_sum_1_sva[27].ENA
en => else_else_else_left_sum_1_sva[26].ENA
en => else_else_else_left_sum_1_sva[25].ENA
en => else_else_else_left_sum_1_sva[24].ENA
en => else_else_else_left_sum_1_sva[23].ENA
en => else_else_else_left_sum_1_sva[22].ENA
en => else_else_else_left_sum_1_sva[21].ENA
en => else_else_else_left_sum_1_sva[20].ENA
en => else_else_else_left_sum_1_sva[19].ENA
en => else_else_else_left_sum_1_sva[18].ENA
en => else_else_else_left_sum_1_sva[17].ENA
en => else_else_else_left_sum_1_sva[16].ENA
en => else_else_else_left_sum_1_sva[15].ENA
en => else_else_else_left_sum_1_sva[14].ENA
en => else_else_else_left_sum_1_sva[13].ENA
en => else_else_else_left_sum_1_sva[12].ENA
en => else_else_else_left_sum_1_sva[11].ENA
en => else_else_else_left_sum_1_sva[10].ENA
en => else_else_else_left_sum_1_sva[9].ENA
en => else_else_else_left_sum_1_sva[8].ENA
en => else_else_else_left_sum_1_sva[7].ENA
en => else_else_else_left_sum_1_sva[6].ENA
en => else_else_else_left_sum_1_sva[5].ENA
en => else_else_else_left_sum_1_sva[4].ENA
en => else_else_else_left_sum_1_sva[3].ENA
en => else_else_else_left_sum_1_sva[2].ENA
en => else_else_else_left_sum_1_sva[1].ENA
en => else_else_else_left_sum_1_sva[0].ENA
en => cur_stateIN_sva_sg2.ENA
en => cur_stateIN_sva_sg1.ENA
en => cur_stateIN_sva_16.ENA
en => else_else_land_lpi_1_dfm.ENA
en => motor_state_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => motor_state_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => timer_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => cur_state_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => cur_state_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => cur_state_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => best_edge_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => else_else_else_case_0_if_mux_3_itm_1[1].ENA
en => else_else_else_case_0_if_mux_3_itm_1[0].ENA
en => else_else_else_switch_lp_and_25_ssc.ENA
en => else_else_else_switch_lp_and_23_ssc.ENA
en => else_else_else_switch_lp_and_29_ssc.ENA
en => else_else_nor_ssc.ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[13].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[12].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[11].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[10].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[9].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[8].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[7].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[6].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[5].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[4].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[3].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[2].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[1].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[0].ENA
en => else_else_else_case_0_oelse_slc_slc_slc_10_5_itm_1.ENA
en => timerIN_sva_13[29].ENA
en => timerIN_sva_13[28].ENA
en => timerIN_sva_13[27].ENA
en => timerIN_sva_13[26].ENA
en => timerIN_sva_13[25].ENA
en => timerIN_sva_13[24].ENA
en => timerIN_sva_13[23].ENA
en => timerIN_sva_13[22].ENA
en => timerIN_sva_13[21].ENA
en => timerIN_sva_13[20].ENA
en => timerIN_sva_13[19].ENA
en => timerIN_sva_13[18].ENA
en => timerIN_sva_13[17].ENA
en => timerIN_sva_13[16].ENA
en => timerIN_sva_13[15].ENA
en => timerIN_sva_13[14].ENA
en => timerIN_sva_13[13].ENA
en => timerIN_sva_13[12].ENA
en => timerIN_sva_13[11].ENA
en => timerIN_sva_13[10].ENA
en => timerIN_sva_13[9].ENA
en => timerIN_sva_13[8].ENA
en => timerIN_sva_13[7].ENA
en => timerIN_sva_13[6].ENA
en => timerIN_sva_13[5].ENA
en => timerIN_sva_13[4].ENA
en => timerIN_sva_13[3].ENA
en => timerIN_sva_13[2].ENA
en => timerIN_sva_13[1].ENA
en => timerIN_sva_13[0].ENA
en => else_else_else_case_0_slc_svs_1.ENA
en => sum_1_sva_1[29].ENA
en => sum_1_sva_1[28].ENA
en => sum_1_sva_1[27].ENA
en => sum_1_sva_1[26].ENA
en => sum_1_sva_1[25].ENA
en => sum_1_sva_1[24].ENA
en => sum_1_sva_1[23].ENA
en => sum_1_sva_1[22].ENA
en => sum_1_sva_1[21].ENA
en => sum_1_sva_1[20].ENA
en => sum_1_sva_1[19].ENA
en => sum_1_sva_1[18].ENA
en => sum_1_sva_1[17].ENA
en => sum_1_sva_1[16].ENA
en => sum_1_sva_1[15].ENA
en => sum_1_sva_1[14].ENA
en => sum_1_sva_1[13].ENA
en => sum_1_sva_1[12].ENA
en => sum_1_sva_1[11].ENA
en => sum_1_sva_1[10].ENA
en => sum_1_sva_1[9].ENA
en => sum_1_sva_1[8].ENA
en => sum_1_sva_1[7].ENA
en => sum_1_sva_1[6].ENA
en => sum_1_sva_1[5].ENA
en => sum_1_sva_1[4].ENA
en => sum_1_sva_1[3].ENA
en => sum_1_sva_1[2].ENA
en => sum_1_sva_1[1].ENA
en => sum_1_sva_1[0].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[29].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[28].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[27].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[26].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[25].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[24].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[23].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[22].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[21].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[20].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[19].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[18].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[17].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[16].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[15].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[14].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[13].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[12].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[11].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[10].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[9].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[8].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[7].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[6].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[5].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[4].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[3].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[2].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[1].ENA
en => reg_else_else_else_case_1_if_slc_1_itm_1_cse[0].ENA
en => reg_else_else_else_case_1_slc_svs_1_cse.ENA
en => C1_2_dfmergedata_lpi_1_dfm_7[1].ENA
en => C1_2_dfmergedata_lpi_1_dfm_7[0].ENA
en => else_else_else_switch_lp_or_25_itm_1.ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[29].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[28].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[27].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[26].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[25].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[24].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[23].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[22].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[21].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[20].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[19].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[18].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[17].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[16].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[15].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[14].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[13].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[12].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[11].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[10].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[9].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[8].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[7].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[6].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[5].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[4].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[3].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[2].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[1].ENA
en => else_else_else_switch_lp_mux1h_2_itm_1[0].ENA
en => nor_tmp_278.ENA
en => else_land_lpi_1_dfm_2.ENA
en => equal_tmp_6.ENA
en => equal_tmp_7.ENA
en => nor_dfs_1.ENA
en => else_else_else_switch_lp_and_26_itm_1.ENA
en => else_else_else_switch_lp_and_32_itm_1.ENA
en => land_lpi_1_dfm_1.ENA
en => cur_stateIN_sva_dfm_18_sg2.ENA
en => else_else_else_switch_lp_and_15_itm_1.ENA
en => else_else_else_switch_lp_and_17_itm_1.ENA
en => else_else_else_case_6_else_else_else_land_lpi_1_dfm_8.ENA
en => else_else_else_switch_lp_and_31_itm_1.ENA
en => else_else_or_itm_1.ENA
en => else_else_else_switch_lp_and_27_itm_1.ENA
en => cur_stateIN_sva_dfm_25.ENA
en => cur_stateIN_sva_dfm_18_sg1.ENA
en => else_else_and_1_itm_1.ENA
en => or_itm_1.ENA
en => or_5_itm_1.ENA
en => main_stage_0_2.ENA
en => else_else_else_case_0_if_mux_3_itm[1].ENA
en => else_else_else_case_0_if_mux_3_itm[0].ENA
en => else_else_else_case_6_else_else_else_land_lpi_1_dfm.ENA
en => C1_2_dfmergedata_lpi_1[1].ENA
en => C1_2_dfmergedata_lpi_1[0].ENA
en => else_else_else_right_sum_1_sva[29].ENA
en => else_else_else_right_sum_1_sva[28].ENA
en => else_else_else_right_sum_1_sva[27].ENA
en => else_else_else_right_sum_1_sva[26].ENA
en => else_else_else_right_sum_1_sva[25].ENA
en => else_else_else_right_sum_1_sva[24].ENA
en => else_else_else_right_sum_1_sva[23].ENA
en => else_else_else_right_sum_1_sva[22].ENA
en => else_else_else_right_sum_1_sva[21].ENA
en => else_else_else_right_sum_1_sva[20].ENA
en => else_else_else_right_sum_1_sva[19].ENA
en => else_else_else_right_sum_1_sva[18].ENA
en => else_else_else_right_sum_1_sva[17].ENA
en => else_else_else_right_sum_1_sva[16].ENA
en => else_else_else_right_sum_1_sva[15].ENA
en => else_else_else_right_sum_1_sva[14].ENA
en => else_else_else_right_sum_1_sva[13].ENA
en => else_else_else_right_sum_1_sva[12].ENA
en => else_else_else_right_sum_1_sva[11].ENA
en => else_else_else_right_sum_1_sva[10].ENA
en => else_else_else_right_sum_1_sva[9].ENA
en => else_else_else_right_sum_1_sva[8].ENA
en => else_else_else_right_sum_1_sva[7].ENA
en => else_else_else_right_sum_1_sva[6].ENA
en => else_else_else_right_sum_1_sva[5].ENA
en => else_else_else_right_sum_1_sva[4].ENA
en => else_else_else_right_sum_1_sva[3].ENA
en => else_else_else_right_sum_1_sva[2].ENA
en => else_else_else_right_sum_1_sva[1].ENA
arst_n => else_else_else_right_sum_1_sva[0].ACLR
arst_n => else_else_else_right_sum_1_sva[1].ACLR
arst_n => else_else_else_right_sum_1_sva[2].ACLR
arst_n => else_else_else_right_sum_1_sva[3].ACLR
arst_n => else_else_else_right_sum_1_sva[4].ACLR
arst_n => else_else_else_right_sum_1_sva[5].ACLR
arst_n => else_else_else_right_sum_1_sva[6].ACLR
arst_n => else_else_else_right_sum_1_sva[7].ACLR
arst_n => else_else_else_right_sum_1_sva[8].ACLR
arst_n => else_else_else_right_sum_1_sva[9].ACLR
arst_n => else_else_else_right_sum_1_sva[10].ACLR
arst_n => else_else_else_right_sum_1_sva[11].ACLR
arst_n => else_else_else_right_sum_1_sva[12].ACLR
arst_n => else_else_else_right_sum_1_sva[13].ACLR
arst_n => else_else_else_right_sum_1_sva[14].ACLR
arst_n => else_else_else_right_sum_1_sva[15].ACLR
arst_n => else_else_else_right_sum_1_sva[16].ACLR
arst_n => else_else_else_right_sum_1_sva[17].ACLR
arst_n => else_else_else_right_sum_1_sva[18].ACLR
arst_n => else_else_else_right_sum_1_sva[19].ACLR
arst_n => else_else_else_right_sum_1_sva[20].ACLR
arst_n => else_else_else_right_sum_1_sva[21].ACLR
arst_n => else_else_else_right_sum_1_sva[22].ACLR
arst_n => else_else_else_right_sum_1_sva[23].ACLR
arst_n => else_else_else_right_sum_1_sva[24].ACLR
arst_n => else_else_else_right_sum_1_sva[25].ACLR
arst_n => else_else_else_right_sum_1_sva[26].ACLR
arst_n => else_else_else_right_sum_1_sva[27].ACLR
arst_n => else_else_else_right_sum_1_sva[28].ACLR
arst_n => else_else_else_right_sum_1_sva[29].ACLR
arst_n => C1_2_dfmergedata_lpi_1[0].ACLR
arst_n => C1_2_dfmergedata_lpi_1[1].ACLR
arst_n => else_else_else_case_6_else_else_else_land_lpi_1_dfm.ACLR
arst_n => else_else_else_case_0_if_mux_3_itm[0].ACLR
arst_n => else_else_else_case_0_if_mux_3_itm[1].ACLR
arst_n => main_stage_0_2.ACLR
arst_n => or_5_itm_1.ACLR
arst_n => or_itm_1.ACLR
arst_n => else_else_and_1_itm_1.ACLR
arst_n => cur_stateIN_sva_dfm_18_sg1.ACLR
arst_n => cur_stateIN_sva_dfm_25.ACLR
arst_n => else_else_else_switch_lp_and_27_itm_1.ACLR
arst_n => else_else_or_itm_1.ACLR
arst_n => else_else_else_switch_lp_and_31_itm_1.ACLR
arst_n => else_else_else_case_6_else_else_else_land_lpi_1_dfm_8.ACLR
arst_n => else_else_else_switch_lp_and_17_itm_1.ACLR
arst_n => else_else_else_switch_lp_and_15_itm_1.ACLR
arst_n => cur_stateIN_sva_dfm_18_sg2.ACLR
arst_n => land_lpi_1_dfm_1.ACLR
arst_n => else_else_else_switch_lp_and_32_itm_1.ACLR
arst_n => else_else_else_switch_lp_and_26_itm_1.ACLR
arst_n => nor_dfs_1.ACLR
arst_n => equal_tmp_7.ACLR
arst_n => equal_tmp_6.ACLR
arst_n => else_land_lpi_1_dfm_2.ACLR
arst_n => nor_tmp_278.ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[0].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[1].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[2].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[3].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[4].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[5].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[6].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[7].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[8].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[9].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[10].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[11].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[12].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[13].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[14].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[15].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[16].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[17].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[18].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[19].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[20].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[21].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[22].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[23].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[24].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[25].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[26].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[27].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[28].ACLR
arst_n => else_else_else_switch_lp_mux1h_2_itm_1[29].ACLR
arst_n => else_else_else_switch_lp_or_25_itm_1.ACLR
arst_n => C1_2_dfmergedata_lpi_1_dfm_7[0].ACLR
arst_n => C1_2_dfmergedata_lpi_1_dfm_7[1].ACLR
arst_n => reg_else_else_else_case_1_slc_svs_1_cse.ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[0].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[1].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[2].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[3].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[4].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[5].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[6].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[7].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[8].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[9].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[10].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[11].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[12].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[13].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[14].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[15].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[16].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[17].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[18].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[19].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[20].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[21].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[22].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[23].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[24].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[25].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[26].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[27].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[28].ACLR
arst_n => reg_else_else_else_case_1_if_slc_1_itm_1_cse[29].ACLR
arst_n => sum_1_sva_1[0].ACLR
arst_n => sum_1_sva_1[1].ACLR
arst_n => sum_1_sva_1[2].ACLR
arst_n => sum_1_sva_1[3].ACLR
arst_n => sum_1_sva_1[4].ACLR
arst_n => sum_1_sva_1[5].ACLR
arst_n => sum_1_sva_1[6].ACLR
arst_n => sum_1_sva_1[7].ACLR
arst_n => sum_1_sva_1[8].ACLR
arst_n => sum_1_sva_1[9].ACLR
arst_n => sum_1_sva_1[10].ACLR
arst_n => sum_1_sva_1[11].ACLR
arst_n => sum_1_sva_1[12].ACLR
arst_n => sum_1_sva_1[13].ACLR
arst_n => sum_1_sva_1[14].ACLR
arst_n => sum_1_sva_1[15].ACLR
arst_n => sum_1_sva_1[16].ACLR
arst_n => sum_1_sva_1[17].ACLR
arst_n => sum_1_sva_1[18].ACLR
arst_n => sum_1_sva_1[19].ACLR
arst_n => sum_1_sva_1[20].ACLR
arst_n => sum_1_sva_1[21].ACLR
arst_n => sum_1_sva_1[22].ACLR
arst_n => sum_1_sva_1[23].ACLR
arst_n => sum_1_sva_1[24].ACLR
arst_n => sum_1_sva_1[25].ACLR
arst_n => sum_1_sva_1[26].ACLR
arst_n => sum_1_sva_1[27].ACLR
arst_n => sum_1_sva_1[28].ACLR
arst_n => sum_1_sva_1[29].ACLR
arst_n => else_else_else_case_0_slc_svs_1.ACLR
arst_n => timerIN_sva_13[0].ACLR
arst_n => timerIN_sva_13[1].ACLR
arst_n => timerIN_sva_13[2].ACLR
arst_n => timerIN_sva_13[3].ACLR
arst_n => timerIN_sva_13[4].ACLR
arst_n => timerIN_sva_13[5].ACLR
arst_n => timerIN_sva_13[6].ACLR
arst_n => timerIN_sva_13[7].ACLR
arst_n => timerIN_sva_13[8].ACLR
arst_n => timerIN_sva_13[9].ACLR
arst_n => timerIN_sva_13[10].ACLR
arst_n => timerIN_sva_13[11].ACLR
arst_n => timerIN_sva_13[12].ACLR
arst_n => timerIN_sva_13[13].ACLR
arst_n => timerIN_sva_13[14].ACLR
arst_n => timerIN_sva_13[15].ACLR
arst_n => timerIN_sva_13[16].ACLR
arst_n => timerIN_sva_13[17].ACLR
arst_n => timerIN_sva_13[18].ACLR
arst_n => timerIN_sva_13[19].ACLR
arst_n => timerIN_sva_13[20].ACLR
arst_n => timerIN_sva_13[21].ACLR
arst_n => timerIN_sva_13[22].ACLR
arst_n => timerIN_sva_13[23].ACLR
arst_n => timerIN_sva_13[24].ACLR
arst_n => timerIN_sva_13[25].ACLR
arst_n => timerIN_sva_13[26].ACLR
arst_n => timerIN_sva_13[27].ACLR
arst_n => timerIN_sva_13[28].ACLR
arst_n => timerIN_sva_13[29].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_5_itm_1.ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[0].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[1].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[2].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[3].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[4].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[5].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[6].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[7].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[8].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[9].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[10].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[11].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[12].ACLR
arst_n => else_else_else_case_0_oelse_slc_slc_slc_10_2_itm_1[13].ACLR
arst_n => else_else_nor_ssc.ACLR
arst_n => else_else_else_switch_lp_and_29_ssc.ACLR
arst_n => else_else_else_switch_lp_and_23_ssc.ACLR
arst_n => else_else_else_switch_lp_and_25_ssc.ACLR
arst_n => else_else_else_case_0_if_mux_3_itm_1[0].ACLR
arst_n => else_else_else_case_0_if_mux_3_itm_1[1].ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => best_edge_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
arst_n => cur_state_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => cur_state_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => cur_state_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => timer_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
arst_n => motor_state_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => motor_state_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => else_else_land_lpi_1_dfm.ACLR
arst_n => cur_stateIN_sva_16.PRESET
arst_n => cur_stateIN_sva_sg1.ACLR
arst_n => cur_stateIN_sva_sg2.PRESET
arst_n => else_else_else_left_sum_1_sva[0].ACLR
arst_n => else_else_else_left_sum_1_sva[1].ACLR
arst_n => else_else_else_left_sum_1_sva[2].ACLR
arst_n => else_else_else_left_sum_1_sva[3].ACLR
arst_n => else_else_else_left_sum_1_sva[4].ACLR
arst_n => else_else_else_left_sum_1_sva[5].ACLR
arst_n => else_else_else_left_sum_1_sva[6].ACLR
arst_n => else_else_else_left_sum_1_sva[7].ACLR
arst_n => else_else_else_left_sum_1_sva[8].ACLR
arst_n => else_else_else_left_sum_1_sva[9].ACLR
arst_n => else_else_else_left_sum_1_sva[10].ACLR
arst_n => else_else_else_left_sum_1_sva[11].ACLR
arst_n => else_else_else_left_sum_1_sva[12].ACLR
arst_n => else_else_else_left_sum_1_sva[13].ACLR
arst_n => else_else_else_left_sum_1_sva[14].ACLR
arst_n => else_else_else_left_sum_1_sva[15].ACLR
arst_n => else_else_else_left_sum_1_sva[16].ACLR
arst_n => else_else_else_left_sum_1_sva[17].ACLR
arst_n => else_else_else_left_sum_1_sva[18].ACLR
arst_n => else_else_else_left_sum_1_sva[19].ACLR
arst_n => else_else_else_left_sum_1_sva[20].ACLR
arst_n => else_else_else_left_sum_1_sva[21].ACLR
arst_n => else_else_else_left_sum_1_sva[22].ACLR
arst_n => else_else_else_left_sum_1_sva[23].ACLR
arst_n => else_else_else_left_sum_1_sva[24].ACLR
arst_n => else_else_else_left_sum_1_sva[25].ACLR
arst_n => else_else_else_left_sum_1_sva[26].ACLR
arst_n => else_else_else_left_sum_1_sva[27].ACLR
arst_n => else_else_else_left_sum_1_sva[28].ACLR
arst_n => else_else_else_left_sum_1_sva[29].ACLR
arst_n => best_edgeIN_sva[0].ACLR
arst_n => best_edgeIN_sva[1].ACLR
arst_n => best_edgeIN_sva[2].ACLR
arst_n => best_edgeIN_sva[3].ACLR
arst_n => best_edgeIN_sva[4].ACLR
arst_n => best_edgeIN_sva[5].ACLR
arst_n => best_edgeIN_sva[6].ACLR
arst_n => best_edgeIN_sva[7].ACLR
arst_n => best_edgeIN_sva[8].ACLR
arst_n => best_edgeIN_sva[9].ACLR
arst_n => best_edgeIN_sva[10].ACLR
arst_n => best_edgeIN_sva[11].ACLR
arst_n => best_edgeIN_sva[12].ACLR
arst_n => best_edgeIN_sva[13].ACLR
arst_n => best_edgeIN_sva[14].ACLR
arst_n => best_edgeIN_sva[15].ACLR
arst_n => best_edgeIN_sva[16].ACLR
arst_n => best_edgeIN_sva[17].ACLR
arst_n => best_edgeIN_sva[18].ACLR
arst_n => best_edgeIN_sva[19].ACLR
arst_n => best_edgeIN_sva[20].ACLR
arst_n => best_edgeIN_sva[21].ACLR
arst_n => best_edgeIN_sva[22].ACLR
arst_n => best_edgeIN_sva[23].ACLR
arst_n => best_edgeIN_sva[24].ACLR
arst_n => best_edgeIN_sva[25].ACLR
arst_n => best_edgeIN_sva[26].ACLR
arst_n => best_edgeIN_sva[27].ACLR
arst_n => best_edgeIN_sva[28].ACLR
arst_n => best_edgeIN_sva[29].ACLR
enablerefocus_rsc_mgc_in_wire_d => else_else_else_case_5_land_lpi_1_dfm_1.IN1
slow_rsc_mgc_in_wire_d => Mult0.IN19
slow_rsc_mgc_in_wire_d => Mult1.IN20
slow_rsc_mgc_in_wire_d => Mult2.IN23
slow_rsc_mgc_in_wire_d => Mult3.IN21
start_rsc_mgc_in_wire_d => Decoder5.IN0
start_rsc_mgc_in_wire_d => else_land_lpi_1_dfm.IN1
start_rsc_mgc_in_wire_d => nand_tmp_9.IN1
start_rsc_mgc_in_wire_d => mux_439_nl.IN1
start_rsc_mgc_in_wire_d => nor_tmp_86.IN1
start_rsc_mgc_in_wire_d => mux_524_nl.IN1
start_rsc_mgc_in_wire_d => mux_tmp_546.IN1
start_rsc_mgc_in_wire_d => mux_628_nl.IN1
start_rsc_mgc_in_wire_d => mux_634_nl.IN1
start_rsc_mgc_in_wire_d => mux_646_nl.IN1
start_rsc_mgc_in_wire_d => mux_646_nl.IN1
start_rsc_mgc_in_wire_d => or_tmp_325.IN1
start_rsc_mgc_in_wire_d => else_else_else_case_0_if_mux_3_itm_1.IN1
start_rsc_mgc_in_wire_d => or_tmp_290.IN1
start_rsc_mgc_in_wire_d => or_tmp_316.IN1
start_rsc_mgc_in_wire_d => or_tmp_297.IN1
start_rsc_mgc_in_wire_d => mux_756_nl.IN1
start_rsc_mgc_in_wire_d => mux_734_nl.IN1
start_rsc_mgc_in_wire_d => mux_768_nl.IN1
start_rsc_mgc_in_wire_d => else_else_else_case_0_if_mux_3_itm_1.IN1
start_rsc_mgc_in_wire_d => or_tmp_405.IN1
start_rsc_mgc_in_wire_d => nor_tmp_93.IN1
start_rsc_mgc_in_wire_d => mux_632_nl.IN1
start_rsc_mgc_in_wire_d => mux_584_nl.IN1
start_rsc_mgc_in_wire_d => mux_tmp_546.IN1
stop_rsc_mgc_in_wire_d => else_else_land_lpi_1_dfm_mx0w0.IN1
stop_rsc_mgc_in_wire_d => or_tmp_289.IN1
stop_rsc_mgc_in_wire_d => or_dcpl_11.IN1
stop_rsc_mgc_in_wire_d => else_else_else_left_sum_1_sva.IN1
stop_rsc_mgc_in_wire_d => Decoder79.IN0
stop_rsc_mgc_in_wire_d => else_else_else_case_0_if_mux_3_itm.IN1
stop_rsc_mgc_in_wire_d => else_else_else_case_0_if_mux_3_itm.IN1
stop_rsc_mgc_in_wire_d => else_else_else_case_0_if_mux_3_itm.IN1
stop_rsc_mgc_in_wire_d => else_else_else_case_0_if_mux_3_itm.IN1
stop_rsc_mgc_in_wire_d => C1_2_dfmergedata_lpi_1.IN1
sum_rsc_mgc_in_wire_d[0] => max_1_qr_1_lpi_1_dfm_mx0[0].DATAA
sum_rsc_mgc_in_wire_d[0] => Add12.IN60
sum_rsc_mgc_in_wire_d[0] => Add15.IN60
sum_rsc_mgc_in_wire_d[0] => Add16.IN60
sum_rsc_mgc_in_wire_d[0] => result.DATAA
sum_rsc_mgc_in_wire_d[0] => result.DATAA
sum_rsc_mgc_in_wire_d[0] => Add17.IN30
sum_rsc_mgc_in_wire_d[0] => sum_1_sva_1[0].DATAIN
sum_rsc_mgc_in_wire_d[1] => max_1_qr_1_lpi_1_dfm_mx0[1].DATAA
sum_rsc_mgc_in_wire_d[1] => Add12.IN59
sum_rsc_mgc_in_wire_d[1] => Add15.IN59
sum_rsc_mgc_in_wire_d[1] => Add16.IN59
sum_rsc_mgc_in_wire_d[1] => result.DATAA
sum_rsc_mgc_in_wire_d[1] => result.DATAA
sum_rsc_mgc_in_wire_d[1] => Add17.IN29
sum_rsc_mgc_in_wire_d[1] => sum_1_sva_1[1].DATAIN
sum_rsc_mgc_in_wire_d[2] => max_1_qr_1_lpi_1_dfm_mx0[2].DATAA
sum_rsc_mgc_in_wire_d[2] => Add12.IN58
sum_rsc_mgc_in_wire_d[2] => Add15.IN58
sum_rsc_mgc_in_wire_d[2] => Add16.IN58
sum_rsc_mgc_in_wire_d[2] => result.DATAA
sum_rsc_mgc_in_wire_d[2] => result.DATAA
sum_rsc_mgc_in_wire_d[2] => Add17.IN28
sum_rsc_mgc_in_wire_d[2] => sum_1_sva_1[2].DATAIN
sum_rsc_mgc_in_wire_d[3] => max_1_qr_1_lpi_1_dfm_mx0[3].DATAA
sum_rsc_mgc_in_wire_d[3] => Add12.IN57
sum_rsc_mgc_in_wire_d[3] => Add15.IN57
sum_rsc_mgc_in_wire_d[3] => Add16.IN57
sum_rsc_mgc_in_wire_d[3] => result.DATAA
sum_rsc_mgc_in_wire_d[3] => result.DATAB
sum_rsc_mgc_in_wire_d[3] => result.DATAA
sum_rsc_mgc_in_wire_d[3] => Add17.IN27
sum_rsc_mgc_in_wire_d[3] => sum_1_sva_1[3].DATAIN
sum_rsc_mgc_in_wire_d[4] => max_1_qr_1_lpi_1_dfm_mx0[4].DATAA
sum_rsc_mgc_in_wire_d[4] => Add12.IN56
sum_rsc_mgc_in_wire_d[4] => Add15.IN56
sum_rsc_mgc_in_wire_d[4] => Add16.IN56
sum_rsc_mgc_in_wire_d[4] => result.DATAA
sum_rsc_mgc_in_wire_d[4] => result.DATAB
sum_rsc_mgc_in_wire_d[4] => result.DATAA
sum_rsc_mgc_in_wire_d[4] => Add17.IN26
sum_rsc_mgc_in_wire_d[4] => sum_1_sva_1[4].DATAIN
sum_rsc_mgc_in_wire_d[5] => max_1_qr_1_lpi_1_dfm_mx0[5].DATAA
sum_rsc_mgc_in_wire_d[5] => Add12.IN55
sum_rsc_mgc_in_wire_d[5] => Add15.IN55
sum_rsc_mgc_in_wire_d[5] => Add16.IN55
sum_rsc_mgc_in_wire_d[5] => result.DATAA
sum_rsc_mgc_in_wire_d[5] => result.DATAB
sum_rsc_mgc_in_wire_d[5] => result.DATAA
sum_rsc_mgc_in_wire_d[5] => Add17.IN25
sum_rsc_mgc_in_wire_d[5] => sum_1_sva_1[5].DATAIN
sum_rsc_mgc_in_wire_d[6] => max_1_qr_1_lpi_1_dfm_mx0[6].DATAA
sum_rsc_mgc_in_wire_d[6] => Add12.IN54
sum_rsc_mgc_in_wire_d[6] => Add15.IN54
sum_rsc_mgc_in_wire_d[6] => Add16.IN54
sum_rsc_mgc_in_wire_d[6] => result.DATAA
sum_rsc_mgc_in_wire_d[6] => result.DATAB
sum_rsc_mgc_in_wire_d[6] => result.DATAA
sum_rsc_mgc_in_wire_d[6] => Add17.IN24
sum_rsc_mgc_in_wire_d[6] => sum_1_sva_1[6].DATAIN
sum_rsc_mgc_in_wire_d[7] => max_1_qr_1_lpi_1_dfm_mx0[7].DATAA
sum_rsc_mgc_in_wire_d[7] => Add12.IN53
sum_rsc_mgc_in_wire_d[7] => Add15.IN53
sum_rsc_mgc_in_wire_d[7] => Add16.IN53
sum_rsc_mgc_in_wire_d[7] => result.DATAA
sum_rsc_mgc_in_wire_d[7] => result.DATAB
sum_rsc_mgc_in_wire_d[7] => result.DATAA
sum_rsc_mgc_in_wire_d[7] => Add17.IN23
sum_rsc_mgc_in_wire_d[7] => sum_1_sva_1[7].DATAIN
sum_rsc_mgc_in_wire_d[8] => max_1_qr_1_lpi_1_dfm_mx0[8].DATAA
sum_rsc_mgc_in_wire_d[8] => Add12.IN52
sum_rsc_mgc_in_wire_d[8] => Add15.IN52
sum_rsc_mgc_in_wire_d[8] => Add16.IN52
sum_rsc_mgc_in_wire_d[8] => result.DATAA
sum_rsc_mgc_in_wire_d[8] => result.DATAB
sum_rsc_mgc_in_wire_d[8] => result.DATAA
sum_rsc_mgc_in_wire_d[8] => Add17.IN22
sum_rsc_mgc_in_wire_d[8] => sum_1_sva_1[8].DATAIN
sum_rsc_mgc_in_wire_d[9] => max_1_qr_1_lpi_1_dfm_mx0[9].DATAA
sum_rsc_mgc_in_wire_d[9] => Add12.IN51
sum_rsc_mgc_in_wire_d[9] => Add15.IN51
sum_rsc_mgc_in_wire_d[9] => Add16.IN51
sum_rsc_mgc_in_wire_d[9] => result.DATAA
sum_rsc_mgc_in_wire_d[9] => result.DATAB
sum_rsc_mgc_in_wire_d[9] => result.DATAA
sum_rsc_mgc_in_wire_d[9] => Add17.IN21
sum_rsc_mgc_in_wire_d[9] => sum_1_sva_1[9].DATAIN
sum_rsc_mgc_in_wire_d[10] => max_1_qr_1_lpi_1_dfm_mx0[10].DATAA
sum_rsc_mgc_in_wire_d[10] => Add12.IN50
sum_rsc_mgc_in_wire_d[10] => Add15.IN50
sum_rsc_mgc_in_wire_d[10] => Add16.IN50
sum_rsc_mgc_in_wire_d[10] => result.DATAA
sum_rsc_mgc_in_wire_d[10] => result.DATAB
sum_rsc_mgc_in_wire_d[10] => result.DATAA
sum_rsc_mgc_in_wire_d[10] => Add17.IN20
sum_rsc_mgc_in_wire_d[10] => sum_1_sva_1[10].DATAIN
sum_rsc_mgc_in_wire_d[11] => max_1_qr_1_lpi_1_dfm_mx0[11].DATAA
sum_rsc_mgc_in_wire_d[11] => Add12.IN49
sum_rsc_mgc_in_wire_d[11] => Add15.IN49
sum_rsc_mgc_in_wire_d[11] => Add16.IN49
sum_rsc_mgc_in_wire_d[11] => result.DATAA
sum_rsc_mgc_in_wire_d[11] => result.DATAB
sum_rsc_mgc_in_wire_d[11] => result.DATAA
sum_rsc_mgc_in_wire_d[11] => Add17.IN19
sum_rsc_mgc_in_wire_d[11] => sum_1_sva_1[11].DATAIN
sum_rsc_mgc_in_wire_d[12] => max_1_qr_1_lpi_1_dfm_mx0[12].DATAA
sum_rsc_mgc_in_wire_d[12] => Add12.IN48
sum_rsc_mgc_in_wire_d[12] => Add15.IN48
sum_rsc_mgc_in_wire_d[12] => Add16.IN48
sum_rsc_mgc_in_wire_d[12] => result.DATAA
sum_rsc_mgc_in_wire_d[12] => result.DATAB
sum_rsc_mgc_in_wire_d[12] => result.DATAA
sum_rsc_mgc_in_wire_d[12] => Add17.IN18
sum_rsc_mgc_in_wire_d[12] => sum_1_sva_1[12].DATAIN
sum_rsc_mgc_in_wire_d[13] => max_1_qr_1_lpi_1_dfm_mx0[13].DATAA
sum_rsc_mgc_in_wire_d[13] => Add12.IN47
sum_rsc_mgc_in_wire_d[13] => Add15.IN47
sum_rsc_mgc_in_wire_d[13] => Add16.IN47
sum_rsc_mgc_in_wire_d[13] => result.DATAA
sum_rsc_mgc_in_wire_d[13] => result.DATAB
sum_rsc_mgc_in_wire_d[13] => result.DATAA
sum_rsc_mgc_in_wire_d[13] => Add17.IN17
sum_rsc_mgc_in_wire_d[13] => sum_1_sva_1[13].DATAIN
sum_rsc_mgc_in_wire_d[14] => max_1_qr_1_lpi_1_dfm_mx0[14].DATAA
sum_rsc_mgc_in_wire_d[14] => Add12.IN46
sum_rsc_mgc_in_wire_d[14] => Add15.IN46
sum_rsc_mgc_in_wire_d[14] => Add16.IN46
sum_rsc_mgc_in_wire_d[14] => result.DATAA
sum_rsc_mgc_in_wire_d[14] => result.DATAB
sum_rsc_mgc_in_wire_d[14] => result.DATAA
sum_rsc_mgc_in_wire_d[14] => Add17.IN16
sum_rsc_mgc_in_wire_d[14] => sum_1_sva_1[14].DATAIN
sum_rsc_mgc_in_wire_d[15] => max_1_qr_1_lpi_1_dfm_mx0[15].DATAA
sum_rsc_mgc_in_wire_d[15] => Add12.IN45
sum_rsc_mgc_in_wire_d[15] => Add15.IN45
sum_rsc_mgc_in_wire_d[15] => Add16.IN45
sum_rsc_mgc_in_wire_d[15] => result.DATAA
sum_rsc_mgc_in_wire_d[15] => result.DATAB
sum_rsc_mgc_in_wire_d[15] => result.DATAA
sum_rsc_mgc_in_wire_d[15] => Add17.IN15
sum_rsc_mgc_in_wire_d[15] => sum_1_sva_1[15].DATAIN
sum_rsc_mgc_in_wire_d[16] => max_1_qr_1_lpi_1_dfm_mx0[16].DATAA
sum_rsc_mgc_in_wire_d[16] => Add12.IN44
sum_rsc_mgc_in_wire_d[16] => Add15.IN44
sum_rsc_mgc_in_wire_d[16] => Add16.IN44
sum_rsc_mgc_in_wire_d[16] => result.DATAA
sum_rsc_mgc_in_wire_d[16] => result.DATAB
sum_rsc_mgc_in_wire_d[16] => result.DATAA
sum_rsc_mgc_in_wire_d[16] => Add17.IN14
sum_rsc_mgc_in_wire_d[16] => sum_1_sva_1[16].DATAIN
sum_rsc_mgc_in_wire_d[17] => max_1_qr_1_lpi_1_dfm_mx0[17].DATAA
sum_rsc_mgc_in_wire_d[17] => Add12.IN43
sum_rsc_mgc_in_wire_d[17] => Add15.IN43
sum_rsc_mgc_in_wire_d[17] => Add16.IN43
sum_rsc_mgc_in_wire_d[17] => result.DATAA
sum_rsc_mgc_in_wire_d[17] => result.DATAB
sum_rsc_mgc_in_wire_d[17] => result.DATAA
sum_rsc_mgc_in_wire_d[17] => Add17.IN13
sum_rsc_mgc_in_wire_d[17] => sum_1_sva_1[17].DATAIN
sum_rsc_mgc_in_wire_d[18] => max_1_qr_1_lpi_1_dfm_mx0[18].DATAA
sum_rsc_mgc_in_wire_d[18] => Add12.IN42
sum_rsc_mgc_in_wire_d[18] => Add15.IN42
sum_rsc_mgc_in_wire_d[18] => Add16.IN42
sum_rsc_mgc_in_wire_d[18] => result.DATAA
sum_rsc_mgc_in_wire_d[18] => result.DATAB
sum_rsc_mgc_in_wire_d[18] => result.DATAA
sum_rsc_mgc_in_wire_d[18] => Add17.IN12
sum_rsc_mgc_in_wire_d[18] => sum_1_sva_1[18].DATAIN
sum_rsc_mgc_in_wire_d[19] => max_1_qr_1_lpi_1_dfm_mx0[19].DATAA
sum_rsc_mgc_in_wire_d[19] => Add12.IN41
sum_rsc_mgc_in_wire_d[19] => Add15.IN41
sum_rsc_mgc_in_wire_d[19] => Add16.IN41
sum_rsc_mgc_in_wire_d[19] => result.DATAA
sum_rsc_mgc_in_wire_d[19] => result.DATAB
sum_rsc_mgc_in_wire_d[19] => result.DATAA
sum_rsc_mgc_in_wire_d[19] => Add17.IN11
sum_rsc_mgc_in_wire_d[19] => sum_1_sva_1[19].DATAIN
sum_rsc_mgc_in_wire_d[20] => max_1_qr_1_lpi_1_dfm_mx0[20].DATAA
sum_rsc_mgc_in_wire_d[20] => Add12.IN40
sum_rsc_mgc_in_wire_d[20] => Add15.IN40
sum_rsc_mgc_in_wire_d[20] => Add16.IN40
sum_rsc_mgc_in_wire_d[20] => result.DATAA
sum_rsc_mgc_in_wire_d[20] => result.DATAB
sum_rsc_mgc_in_wire_d[20] => result.DATAA
sum_rsc_mgc_in_wire_d[20] => Add17.IN10
sum_rsc_mgc_in_wire_d[20] => sum_1_sva_1[20].DATAIN
sum_rsc_mgc_in_wire_d[21] => max_1_qr_1_lpi_1_dfm_mx0[21].DATAA
sum_rsc_mgc_in_wire_d[21] => Add12.IN39
sum_rsc_mgc_in_wire_d[21] => Add15.IN39
sum_rsc_mgc_in_wire_d[21] => Add16.IN39
sum_rsc_mgc_in_wire_d[21] => result.DATAA
sum_rsc_mgc_in_wire_d[21] => result.DATAB
sum_rsc_mgc_in_wire_d[21] => result.DATAA
sum_rsc_mgc_in_wire_d[21] => Add17.IN9
sum_rsc_mgc_in_wire_d[21] => sum_1_sva_1[21].DATAIN
sum_rsc_mgc_in_wire_d[22] => max_1_qr_1_lpi_1_dfm_mx0[22].DATAA
sum_rsc_mgc_in_wire_d[22] => Add12.IN38
sum_rsc_mgc_in_wire_d[22] => Add15.IN38
sum_rsc_mgc_in_wire_d[22] => Add16.IN38
sum_rsc_mgc_in_wire_d[22] => result.DATAA
sum_rsc_mgc_in_wire_d[22] => result.DATAB
sum_rsc_mgc_in_wire_d[22] => result.DATAA
sum_rsc_mgc_in_wire_d[22] => Add17.IN8
sum_rsc_mgc_in_wire_d[22] => sum_1_sva_1[22].DATAIN
sum_rsc_mgc_in_wire_d[23] => max_1_qr_1_lpi_1_dfm_mx0[23].DATAA
sum_rsc_mgc_in_wire_d[23] => Add12.IN37
sum_rsc_mgc_in_wire_d[23] => Add15.IN37
sum_rsc_mgc_in_wire_d[23] => Add16.IN37
sum_rsc_mgc_in_wire_d[23] => result.DATAA
sum_rsc_mgc_in_wire_d[23] => result.DATAB
sum_rsc_mgc_in_wire_d[23] => result.DATAA
sum_rsc_mgc_in_wire_d[23] => Add17.IN7
sum_rsc_mgc_in_wire_d[23] => sum_1_sva_1[23].DATAIN
sum_rsc_mgc_in_wire_d[24] => max_1_qr_1_lpi_1_dfm_mx0[24].DATAA
sum_rsc_mgc_in_wire_d[24] => Add12.IN36
sum_rsc_mgc_in_wire_d[24] => Add15.IN36
sum_rsc_mgc_in_wire_d[24] => Add16.IN36
sum_rsc_mgc_in_wire_d[24] => result.DATAA
sum_rsc_mgc_in_wire_d[24] => result.DATAB
sum_rsc_mgc_in_wire_d[24] => result.DATAA
sum_rsc_mgc_in_wire_d[24] => Add17.IN6
sum_rsc_mgc_in_wire_d[24] => sum_1_sva_1[24].DATAIN
sum_rsc_mgc_in_wire_d[25] => max_1_qr_1_lpi_1_dfm_mx0[25].DATAA
sum_rsc_mgc_in_wire_d[25] => Add12.IN35
sum_rsc_mgc_in_wire_d[25] => Add15.IN35
sum_rsc_mgc_in_wire_d[25] => Add16.IN35
sum_rsc_mgc_in_wire_d[25] => result.DATAA
sum_rsc_mgc_in_wire_d[25] => result.DATAB
sum_rsc_mgc_in_wire_d[25] => result.DATAA
sum_rsc_mgc_in_wire_d[25] => Add17.IN5
sum_rsc_mgc_in_wire_d[25] => sum_1_sva_1[25].DATAIN
sum_rsc_mgc_in_wire_d[26] => max_1_qr_1_lpi_1_dfm_mx0[26].DATAA
sum_rsc_mgc_in_wire_d[26] => Add12.IN34
sum_rsc_mgc_in_wire_d[26] => Add15.IN34
sum_rsc_mgc_in_wire_d[26] => Add16.IN34
sum_rsc_mgc_in_wire_d[26] => result.DATAA
sum_rsc_mgc_in_wire_d[26] => result.DATAB
sum_rsc_mgc_in_wire_d[26] => result.DATAA
sum_rsc_mgc_in_wire_d[26] => Add17.IN4
sum_rsc_mgc_in_wire_d[26] => sum_1_sva_1[26].DATAIN
sum_rsc_mgc_in_wire_d[27] => max_1_qr_1_lpi_1_dfm_mx0[27].DATAA
sum_rsc_mgc_in_wire_d[27] => Add12.IN33
sum_rsc_mgc_in_wire_d[27] => Add15.IN33
sum_rsc_mgc_in_wire_d[27] => Add16.IN33
sum_rsc_mgc_in_wire_d[27] => result.DATAA
sum_rsc_mgc_in_wire_d[27] => result.DATAB
sum_rsc_mgc_in_wire_d[27] => result.DATAA
sum_rsc_mgc_in_wire_d[27] => Add17.IN3
sum_rsc_mgc_in_wire_d[27] => sum_1_sva_1[27].DATAIN
sum_rsc_mgc_in_wire_d[28] => max_1_qr_1_lpi_1_dfm_mx0[28].DATAA
sum_rsc_mgc_in_wire_d[28] => Add12.IN32
sum_rsc_mgc_in_wire_d[28] => Add15.IN32
sum_rsc_mgc_in_wire_d[28] => Add16.IN32
sum_rsc_mgc_in_wire_d[28] => result.DATAA
sum_rsc_mgc_in_wire_d[28] => result.DATAB
sum_rsc_mgc_in_wire_d[28] => result.DATAA
sum_rsc_mgc_in_wire_d[28] => Add17.IN2
sum_rsc_mgc_in_wire_d[28] => sum_1_sva_1[28].DATAIN
sum_rsc_mgc_in_wire_d[29] => max_1_qr_1_lpi_1_dfm_mx0[29].DATAA
sum_rsc_mgc_in_wire_d[29] => Add12.IN31
sum_rsc_mgc_in_wire_d[29] => Add15.IN31
sum_rsc_mgc_in_wire_d[29] => Add16.IN31
sum_rsc_mgc_in_wire_d[29] => result.DATAA
sum_rsc_mgc_in_wire_d[29] => result.DATAB
sum_rsc_mgc_in_wire_d[29] => result.DATAA
sum_rsc_mgc_in_wire_d[29] => Add17.IN1
sum_rsc_mgc_in_wire_d[29] => sum_1_sva_1[29].DATAIN
best_edge_rsc_mgc_out_stdreg_d[0] <= best_edge_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[1] <= best_edge_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[2] <= best_edge_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[3] <= best_edge_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[4] <= best_edge_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[5] <= best_edge_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[6] <= best_edge_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[7] <= best_edge_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[8] <= best_edge_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[9] <= best_edge_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[10] <= best_edge_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[11] <= best_edge_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[12] <= best_edge_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[13] <= best_edge_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[14] <= best_edge_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[15] <= best_edge_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[16] <= best_edge_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[17] <= best_edge_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[18] <= best_edge_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[19] <= best_edge_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[20] <= best_edge_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[21] <= best_edge_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[22] <= best_edge_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[23] <= best_edge_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[24] <= best_edge_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[25] <= best_edge_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[26] <= best_edge_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[27] <= best_edge_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[28] <= best_edge_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_edge_rsc_mgc_out_stdreg_d[29] <= best_edge_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_state_rsc_mgc_out_stdreg_d[0] <= motor_state_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_state_rsc_mgc_out_stdreg_d[1] <= motor_state_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_state_rsc_mgc_out_stdreg_d[0] <= cur_state_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_state_rsc_mgc_out_stdreg_d[1] <= cur_state_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_state_rsc_mgc_out_stdreg_d[2] <= cur_state_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[0] <= timer_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[1] <= timer_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[2] <= timer_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[3] <= timer_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[4] <= timer_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[5] <= timer_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[6] <= timer_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[7] <= timer_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[8] <= timer_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[9] <= timer_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[10] <= timer_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[11] <= timer_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[12] <= timer_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[13] <= timer_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[14] <= timer_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[15] <= timer_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[16] <= timer_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[17] <= timer_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[18] <= timer_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[19] <= timer_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[20] <= timer_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[21] <= timer_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[22] <= timer_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[23] <= timer_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[24] <= timer_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[25] <= timer_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[26] <= timer_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[27] <= timer_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[28] <= timer_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_rsc_mgc_out_stdreg_d[29] <= timer_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|lpm_mux8:inst40
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux8:inst40|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|TOP_DE0_CAMERA_MOUSE|lpm_mux8:inst40|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|lpm_mux8:inst42
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux8:inst42|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|TOP_DE0_CAMERA_MOUSE|lpm_mux8:inst42|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|lpm_clshift7:inst35
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
distance[0] => distance[0].IN1
distance[1] => distance[1].IN1
distance[2] => distance[2].IN1
distance[3] => distance[3].IN1
distance[4] => distance[4].IN1
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_clshift7:inst35|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lpm_clshift_kid:auto_generated.clock
data[0] => lpm_clshift_kid:auto_generated.data[0]
data[1] => lpm_clshift_kid:auto_generated.data[1]
data[2] => lpm_clshift_kid:auto_generated.data[2]
data[3] => lpm_clshift_kid:auto_generated.data[3]
data[4] => lpm_clshift_kid:auto_generated.data[4]
data[5] => lpm_clshift_kid:auto_generated.data[5]
data[6] => lpm_clshift_kid:auto_generated.data[6]
data[7] => lpm_clshift_kid:auto_generated.data[7]
data[8] => lpm_clshift_kid:auto_generated.data[8]
data[9] => lpm_clshift_kid:auto_generated.data[9]
data[10] => lpm_clshift_kid:auto_generated.data[10]
data[11] => lpm_clshift_kid:auto_generated.data[11]
data[12] => lpm_clshift_kid:auto_generated.data[12]
data[13] => lpm_clshift_kid:auto_generated.data[13]
data[14] => lpm_clshift_kid:auto_generated.data[14]
data[15] => lpm_clshift_kid:auto_generated.data[15]
data[16] => lpm_clshift_kid:auto_generated.data[16]
data[17] => lpm_clshift_kid:auto_generated.data[17]
data[18] => lpm_clshift_kid:auto_generated.data[18]
data[19] => lpm_clshift_kid:auto_generated.data[19]
data[20] => lpm_clshift_kid:auto_generated.data[20]
data[21] => lpm_clshift_kid:auto_generated.data[21]
data[22] => lpm_clshift_kid:auto_generated.data[22]
data[23] => lpm_clshift_kid:auto_generated.data[23]
data[24] => lpm_clshift_kid:auto_generated.data[24]
data[25] => lpm_clshift_kid:auto_generated.data[25]
data[26] => lpm_clshift_kid:auto_generated.data[26]
data[27] => lpm_clshift_kid:auto_generated.data[27]
data[28] => lpm_clshift_kid:auto_generated.data[28]
data[29] => lpm_clshift_kid:auto_generated.data[29]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_kid:auto_generated.distance[0]
distance[1] => lpm_clshift_kid:auto_generated.distance[1]
distance[2] => lpm_clshift_kid:auto_generated.distance[2]
distance[3] => lpm_clshift_kid:auto_generated.distance[3]
distance[4] => lpm_clshift_kid:auto_generated.distance[4]
overflow <= <GND>
result[0] <= lpm_clshift_kid:auto_generated.result[0]
result[1] <= lpm_clshift_kid:auto_generated.result[1]
result[2] <= lpm_clshift_kid:auto_generated.result[2]
result[3] <= lpm_clshift_kid:auto_generated.result[3]
result[4] <= lpm_clshift_kid:auto_generated.result[4]
result[5] <= lpm_clshift_kid:auto_generated.result[5]
result[6] <= lpm_clshift_kid:auto_generated.result[6]
result[7] <= lpm_clshift_kid:auto_generated.result[7]
result[8] <= lpm_clshift_kid:auto_generated.result[8]
result[9] <= lpm_clshift_kid:auto_generated.result[9]
result[10] <= lpm_clshift_kid:auto_generated.result[10]
result[11] <= lpm_clshift_kid:auto_generated.result[11]
result[12] <= lpm_clshift_kid:auto_generated.result[12]
result[13] <= lpm_clshift_kid:auto_generated.result[13]
result[14] <= lpm_clshift_kid:auto_generated.result[14]
result[15] <= lpm_clshift_kid:auto_generated.result[15]
result[16] <= lpm_clshift_kid:auto_generated.result[16]
result[17] <= lpm_clshift_kid:auto_generated.result[17]
result[18] <= lpm_clshift_kid:auto_generated.result[18]
result[19] <= lpm_clshift_kid:auto_generated.result[19]
result[20] <= lpm_clshift_kid:auto_generated.result[20]
result[21] <= lpm_clshift_kid:auto_generated.result[21]
result[22] <= lpm_clshift_kid:auto_generated.result[22]
result[23] <= lpm_clshift_kid:auto_generated.result[23]
result[24] <= lpm_clshift_kid:auto_generated.result[24]
result[25] <= lpm_clshift_kid:auto_generated.result[25]
result[26] <= lpm_clshift_kid:auto_generated.result[26]
result[27] <= lpm_clshift_kid:auto_generated.result[27]
result[28] <= lpm_clshift_kid:auto_generated.result[28]
result[29] <= lpm_clshift_kid:auto_generated.result[29]
underflow <= <GND>


|TOP_DE0_CAMERA_MOUSE|lpm_clshift7:inst35|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_kid:auto_generated
clock => direction_reg[0].CLK
clock => pipe_wl1c[29].CLK
clock => pipe_wl1c[28].CLK
clock => pipe_wl1c[27].CLK
clock => pipe_wl1c[26].CLK
clock => pipe_wl1c[25].CLK
clock => pipe_wl1c[24].CLK
clock => pipe_wl1c[23].CLK
clock => pipe_wl1c[22].CLK
clock => pipe_wl1c[21].CLK
clock => pipe_wl1c[20].CLK
clock => pipe_wl1c[19].CLK
clock => pipe_wl1c[18].CLK
clock => pipe_wl1c[17].CLK
clock => pipe_wl1c[16].CLK
clock => pipe_wl1c[15].CLK
clock => pipe_wl1c[14].CLK
clock => pipe_wl1c[13].CLK
clock => pipe_wl1c[12].CLK
clock => pipe_wl1c[11].CLK
clock => pipe_wl1c[10].CLK
clock => pipe_wl1c[9].CLK
clock => pipe_wl1c[8].CLK
clock => pipe_wl1c[7].CLK
clock => pipe_wl1c[6].CLK
clock => pipe_wl1c[5].CLK
clock => pipe_wl1c[4].CLK
clock => pipe_wl1c[3].CLK
clock => pipe_wl1c[2].CLK
clock => pipe_wl1c[1].CLK
clock => pipe_wl1c[0].CLK
data[0] => _.IN1
data[0] => sbit_w[30].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[31].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[32].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[33].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[34].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[35].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[36].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[37].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[38].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[39].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[40].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[41].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[42].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[43].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[44].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[45].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[46].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[47].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[48].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[49].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[50].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[51].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[52].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[53].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[54].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[55].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[56].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[57].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[58].IN1
data[29] => _.IN1
data[29] => sbit_w[59].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
result[0] <= pipe_wl1c[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipe_wl1c[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipe_wl1c[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipe_wl1c[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipe_wl1c[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipe_wl1c[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipe_wl1c[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipe_wl1c[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipe_wl1c[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipe_wl1c[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipe_wl1c[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipe_wl1c[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipe_wl1c[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipe_wl1c[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipe_wl1c[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipe_wl1c[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipe_wl1c[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipe_wl1c[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipe_wl1c[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipe_wl1c[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipe_wl1c[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipe_wl1c[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipe_wl1c[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipe_wl1c[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipe_wl1c[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipe_wl1c[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipe_wl1c[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipe_wl1c[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipe_wl1c[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipe_wl1c[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|lpm_mux7:inst12
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data1x[0] => sub_wire2[30].IN1
data1x[1] => sub_wire2[31].IN1
data1x[2] => sub_wire2[32].IN1
data1x[3] => sub_wire2[33].IN1
data1x[4] => sub_wire2[34].IN1
data1x[5] => sub_wire2[35].IN1
data1x[6] => sub_wire2[36].IN1
data1x[7] => sub_wire2[37].IN1
data1x[8] => sub_wire2[38].IN1
data1x[9] => sub_wire2[39].IN1
data1x[10] => sub_wire2[40].IN1
data1x[11] => sub_wire2[41].IN1
data1x[12] => sub_wire2[42].IN1
data1x[13] => sub_wire2[43].IN1
data1x[14] => sub_wire2[44].IN1
data1x[15] => sub_wire2[45].IN1
data1x[16] => sub_wire2[46].IN1
data1x[17] => sub_wire2[47].IN1
data1x[18] => sub_wire2[48].IN1
data1x[19] => sub_wire2[49].IN1
data1x[20] => sub_wire2[50].IN1
data1x[21] => sub_wire2[51].IN1
data1x[22] => sub_wire2[52].IN1
data1x[23] => sub_wire2[53].IN1
data1x[24] => sub_wire2[54].IN1
data1x[25] => sub_wire2[55].IN1
data1x[26] => sub_wire2[56].IN1
data1x[27] => sub_wire2[57].IN1
data1x[28] => sub_wire2[58].IN1
data1x[29] => sub_wire2[59].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux7:inst12|lpm_mux:LPM_MUX_component
data[0][0] => mux_grc:auto_generated.data[0]
data[0][1] => mux_grc:auto_generated.data[1]
data[0][2] => mux_grc:auto_generated.data[2]
data[0][3] => mux_grc:auto_generated.data[3]
data[0][4] => mux_grc:auto_generated.data[4]
data[0][5] => mux_grc:auto_generated.data[5]
data[0][6] => mux_grc:auto_generated.data[6]
data[0][7] => mux_grc:auto_generated.data[7]
data[0][8] => mux_grc:auto_generated.data[8]
data[0][9] => mux_grc:auto_generated.data[9]
data[0][10] => mux_grc:auto_generated.data[10]
data[0][11] => mux_grc:auto_generated.data[11]
data[0][12] => mux_grc:auto_generated.data[12]
data[0][13] => mux_grc:auto_generated.data[13]
data[0][14] => mux_grc:auto_generated.data[14]
data[0][15] => mux_grc:auto_generated.data[15]
data[0][16] => mux_grc:auto_generated.data[16]
data[0][17] => mux_grc:auto_generated.data[17]
data[0][18] => mux_grc:auto_generated.data[18]
data[0][19] => mux_grc:auto_generated.data[19]
data[0][20] => mux_grc:auto_generated.data[20]
data[0][21] => mux_grc:auto_generated.data[21]
data[0][22] => mux_grc:auto_generated.data[22]
data[0][23] => mux_grc:auto_generated.data[23]
data[0][24] => mux_grc:auto_generated.data[24]
data[0][25] => mux_grc:auto_generated.data[25]
data[0][26] => mux_grc:auto_generated.data[26]
data[0][27] => mux_grc:auto_generated.data[27]
data[0][28] => mux_grc:auto_generated.data[28]
data[0][29] => mux_grc:auto_generated.data[29]
data[1][0] => mux_grc:auto_generated.data[30]
data[1][1] => mux_grc:auto_generated.data[31]
data[1][2] => mux_grc:auto_generated.data[32]
data[1][3] => mux_grc:auto_generated.data[33]
data[1][4] => mux_grc:auto_generated.data[34]
data[1][5] => mux_grc:auto_generated.data[35]
data[1][6] => mux_grc:auto_generated.data[36]
data[1][7] => mux_grc:auto_generated.data[37]
data[1][8] => mux_grc:auto_generated.data[38]
data[1][9] => mux_grc:auto_generated.data[39]
data[1][10] => mux_grc:auto_generated.data[40]
data[1][11] => mux_grc:auto_generated.data[41]
data[1][12] => mux_grc:auto_generated.data[42]
data[1][13] => mux_grc:auto_generated.data[43]
data[1][14] => mux_grc:auto_generated.data[44]
data[1][15] => mux_grc:auto_generated.data[45]
data[1][16] => mux_grc:auto_generated.data[46]
data[1][17] => mux_grc:auto_generated.data[47]
data[1][18] => mux_grc:auto_generated.data[48]
data[1][19] => mux_grc:auto_generated.data[49]
data[1][20] => mux_grc:auto_generated.data[50]
data[1][21] => mux_grc:auto_generated.data[51]
data[1][22] => mux_grc:auto_generated.data[52]
data[1][23] => mux_grc:auto_generated.data[53]
data[1][24] => mux_grc:auto_generated.data[54]
data[1][25] => mux_grc:auto_generated.data[55]
data[1][26] => mux_grc:auto_generated.data[56]
data[1][27] => mux_grc:auto_generated.data[57]
data[1][28] => mux_grc:auto_generated.data[58]
data[1][29] => mux_grc:auto_generated.data[59]
sel[0] => mux_grc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_grc:auto_generated.result[0]
result[1] <= mux_grc:auto_generated.result[1]
result[2] <= mux_grc:auto_generated.result[2]
result[3] <= mux_grc:auto_generated.result[3]
result[4] <= mux_grc:auto_generated.result[4]
result[5] <= mux_grc:auto_generated.result[5]
result[6] <= mux_grc:auto_generated.result[6]
result[7] <= mux_grc:auto_generated.result[7]
result[8] <= mux_grc:auto_generated.result[8]
result[9] <= mux_grc:auto_generated.result[9]
result[10] <= mux_grc:auto_generated.result[10]
result[11] <= mux_grc:auto_generated.result[11]
result[12] <= mux_grc:auto_generated.result[12]
result[13] <= mux_grc:auto_generated.result[13]
result[14] <= mux_grc:auto_generated.result[14]
result[15] <= mux_grc:auto_generated.result[15]
result[16] <= mux_grc:auto_generated.result[16]
result[17] <= mux_grc:auto_generated.result[17]
result[18] <= mux_grc:auto_generated.result[18]
result[19] <= mux_grc:auto_generated.result[19]
result[20] <= mux_grc:auto_generated.result[20]
result[21] <= mux_grc:auto_generated.result[21]
result[22] <= mux_grc:auto_generated.result[22]
result[23] <= mux_grc:auto_generated.result[23]
result[24] <= mux_grc:auto_generated.result[24]
result[25] <= mux_grc:auto_generated.result[25]
result[26] <= mux_grc:auto_generated.result[26]
result[27] <= mux_grc:auto_generated.result[27]
result[28] <= mux_grc:auto_generated.result[28]
result[29] <= mux_grc:auto_generated.result[29]


|TOP_DE0_CAMERA_MOUSE|lpm_mux7:inst12|lpm_mux:LPM_MUX_component|mux_grc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[0].IN1
data[31] => result_node[1].IN1
data[32] => result_node[2].IN1
data[33] => result_node[3].IN1
data[34] => result_node[4].IN1
data[35] => result_node[5].IN1
data[36] => result_node[6].IN1
data[37] => result_node[7].IN1
data[38] => result_node[8].IN1
data[39] => result_node[9].IN1
data[40] => result_node[10].IN1
data[41] => result_node[11].IN1
data[42] => result_node[12].IN1
data[43] => result_node[13].IN1
data[44] => result_node[14].IN1
data[45] => result_node[15].IN1
data[46] => result_node[16].IN1
data[47] => result_node[17].IN1
data[48] => result_node[18].IN1
data[49] => result_node[19].IN1
data[50] => result_node[20].IN1
data[51] => result_node[21].IN1
data[52] => result_node[22].IN1
data[53] => result_node[23].IN1
data[54] => result_node[24].IN1
data[55] => result_node[25].IN1
data[56] => result_node[26].IN1
data[57] => result_node[27].IN1
data[58] => result_node[28].IN1
data[59] => result_node[29].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28
vin_rsc_z[0] => vin_rsc_z[0].IN1
vin_rsc_z[1] => vin_rsc_z[1].IN1
vin_rsc_z[2] => vin_rsc_z[2].IN1
vin_rsc_z[3] => vin_rsc_z[3].IN1
vin_rsc_z[4] => vin_rsc_z[4].IN1
vin_rsc_z[5] => vin_rsc_z[5].IN1
vin_rsc_z[6] => vin_rsc_z[6].IN1
vin_rsc_z[7] => vin_rsc_z[7].IN1
vin_rsc_z[8] => vin_rsc_z[8].IN1
vin_rsc_z[9] => vin_rsc_z[9].IN1
vin_rsc_z[10] => vin_rsc_z[10].IN1
vin_rsc_z[11] => vin_rsc_z[11].IN1
vin_rsc_z[12] => vin_rsc_z[12].IN1
vin_rsc_z[13] => vin_rsc_z[13].IN1
vin_rsc_z[14] => vin_rsc_z[14].IN1
vin_rsc_z[15] => vin_rsc_z[15].IN1
vin_rsc_z[16] => vin_rsc_z[16].IN1
vin_rsc_z[17] => vin_rsc_z[17].IN1
vin_rsc_z[18] => vin_rsc_z[18].IN1
vin_rsc_z[19] => vin_rsc_z[19].IN1
vin_rsc_z[20] => vin_rsc_z[20].IN1
vin_rsc_z[21] => vin_rsc_z[21].IN1
vin_rsc_z[22] => vin_rsc_z[22].IN1
vin_rsc_z[23] => vin_rsc_z[23].IN1
vin_rsc_z[24] => vin_rsc_z[24].IN1
vin_rsc_z[25] => vin_rsc_z[25].IN1
vin_rsc_z[26] => vin_rsc_z[26].IN1
vin_rsc_z[27] => vin_rsc_z[27].IN1
vin_rsc_z[28] => vin_rsc_z[28].IN1
vin_rsc_z[29] => vin_rsc_z[29].IN1
vin_rsc_z[30] => vin_rsc_z[30].IN1
vin_rsc_z[31] => vin_rsc_z[31].IN1
vin_rsc_z[32] => vin_rsc_z[32].IN1
vin_rsc_z[33] => vin_rsc_z[33].IN1
vin_rsc_z[34] => vin_rsc_z[34].IN1
vin_rsc_z[35] => vin_rsc_z[35].IN1
vin_rsc_z[36] => vin_rsc_z[36].IN1
vin_rsc_z[37] => vin_rsc_z[37].IN1
vin_rsc_z[38] => vin_rsc_z[38].IN1
vin_rsc_z[39] => vin_rsc_z[39].IN1
vin_rsc_z[40] => vin_rsc_z[40].IN1
vin_rsc_z[41] => vin_rsc_z[41].IN1
vin_rsc_z[42] => vin_rsc_z[42].IN1
vin_rsc_z[43] => vin_rsc_z[43].IN1
vin_rsc_z[44] => vin_rsc_z[44].IN1
vin_rsc_z[45] => vin_rsc_z[45].IN1
vin_rsc_z[46] => vin_rsc_z[46].IN1
vin_rsc_z[47] => vin_rsc_z[47].IN1
vin_rsc_z[48] => vin_rsc_z[48].IN1
vin_rsc_z[49] => vin_rsc_z[49].IN1
vin_rsc_z[50] => vin_rsc_z[50].IN1
vin_rsc_z[51] => vin_rsc_z[51].IN1
vin_rsc_z[52] => vin_rsc_z[52].IN1
vin_rsc_z[53] => vin_rsc_z[53].IN1
vin_rsc_z[54] => vin_rsc_z[54].IN1
vin_rsc_z[55] => vin_rsc_z[55].IN1
vin_rsc_z[56] => vin_rsc_z[56].IN1
vin_rsc_z[57] => vin_rsc_z[57].IN1
vin_rsc_z[58] => vin_rsc_z[58].IN1
vin_rsc_z[59] => vin_rsc_z[59].IN1
vin_rsc_z[60] => vin_rsc_z[60].IN1
vin_rsc_z[61] => vin_rsc_z[61].IN1
vin_rsc_z[62] => vin_rsc_z[62].IN1
vin_rsc_z[63] => vin_rsc_z[63].IN1
vin_rsc_z[64] => vin_rsc_z[64].IN1
vin_rsc_z[65] => vin_rsc_z[65].IN1
vin_rsc_z[66] => vin_rsc_z[66].IN1
vin_rsc_z[67] => vin_rsc_z[67].IN1
vin_rsc_z[68] => vin_rsc_z[68].IN1
vin_rsc_z[69] => vin_rsc_z[69].IN1
vin_rsc_z[70] => vin_rsc_z[70].IN1
vin_rsc_z[71] => vin_rsc_z[71].IN1
vin_rsc_z[72] => vin_rsc_z[72].IN1
vin_rsc_z[73] => vin_rsc_z[73].IN1
vin_rsc_z[74] => vin_rsc_z[74].IN1
vin_rsc_z[75] => vin_rsc_z[75].IN1
vin_rsc_z[76] => vin_rsc_z[76].IN1
vin_rsc_z[77] => vin_rsc_z[77].IN1
vin_rsc_z[78] => vin_rsc_z[78].IN1
vin_rsc_z[79] => vin_rsc_z[79].IN1
vin_rsc_z[80] => vin_rsc_z[80].IN1
vin_rsc_z[81] => vin_rsc_z[81].IN1
vin_rsc_z[82] => vin_rsc_z[82].IN1
vin_rsc_z[83] => vin_rsc_z[83].IN1
vin_rsc_z[84] => vin_rsc_z[84].IN1
vin_rsc_z[85] => vin_rsc_z[85].IN1
vin_rsc_z[86] => vin_rsc_z[86].IN1
vin_rsc_z[87] => vin_rsc_z[87].IN1
vin_rsc_z[88] => vin_rsc_z[88].IN1
vin_rsc_z[89] => vin_rsc_z[89].IN1
vin_rsc_lz <= mgc_in_wire_en:vin_rsc_mgc_in_wire_en.lz
vout_rsc_z[0] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[1] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[2] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[3] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[4] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[5] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[6] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[7] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[8] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[9] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[10] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[11] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[12] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[13] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[14] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[15] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[16] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[17] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[18] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[19] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[20] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[21] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[22] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[23] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[24] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[25] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[26] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[27] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[28] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_z[29] <> mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.z
vout_rsc_lzout <= mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.lzout
vout_rsc_lzin <= mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en.lzin
sum_rsc_z[0] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[1] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[2] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[3] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[4] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[5] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[6] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[7] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[8] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[9] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[10] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[11] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[12] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[13] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[14] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[15] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[16] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[17] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[18] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[19] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[20] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[21] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[22] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[23] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[24] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[25] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[26] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[27] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[28] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[29] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
flag_rsc_z <= mgc_out_stdreg:flag_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28|mgc_in_wire_en:vin_rsc_mgc_in_wire_en
ld => lz.DATAIN
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
d[30] <= z[30].DB_MAX_OUTPUT_PORT_TYPE
d[31] <= z[31].DB_MAX_OUTPUT_PORT_TYPE
d[32] <= z[32].DB_MAX_OUTPUT_PORT_TYPE
d[33] <= z[33].DB_MAX_OUTPUT_PORT_TYPE
d[34] <= z[34].DB_MAX_OUTPUT_PORT_TYPE
d[35] <= z[35].DB_MAX_OUTPUT_PORT_TYPE
d[36] <= z[36].DB_MAX_OUTPUT_PORT_TYPE
d[37] <= z[37].DB_MAX_OUTPUT_PORT_TYPE
d[38] <= z[38].DB_MAX_OUTPUT_PORT_TYPE
d[39] <= z[39].DB_MAX_OUTPUT_PORT_TYPE
d[40] <= z[40].DB_MAX_OUTPUT_PORT_TYPE
d[41] <= z[41].DB_MAX_OUTPUT_PORT_TYPE
d[42] <= z[42].DB_MAX_OUTPUT_PORT_TYPE
d[43] <= z[43].DB_MAX_OUTPUT_PORT_TYPE
d[44] <= z[44].DB_MAX_OUTPUT_PORT_TYPE
d[45] <= z[45].DB_MAX_OUTPUT_PORT_TYPE
d[46] <= z[46].DB_MAX_OUTPUT_PORT_TYPE
d[47] <= z[47].DB_MAX_OUTPUT_PORT_TYPE
d[48] <= z[48].DB_MAX_OUTPUT_PORT_TYPE
d[49] <= z[49].DB_MAX_OUTPUT_PORT_TYPE
d[50] <= z[50].DB_MAX_OUTPUT_PORT_TYPE
d[51] <= z[51].DB_MAX_OUTPUT_PORT_TYPE
d[52] <= z[52].DB_MAX_OUTPUT_PORT_TYPE
d[53] <= z[53].DB_MAX_OUTPUT_PORT_TYPE
d[54] <= z[54].DB_MAX_OUTPUT_PORT_TYPE
d[55] <= z[55].DB_MAX_OUTPUT_PORT_TYPE
d[56] <= z[56].DB_MAX_OUTPUT_PORT_TYPE
d[57] <= z[57].DB_MAX_OUTPUT_PORT_TYPE
d[58] <= z[58].DB_MAX_OUTPUT_PORT_TYPE
d[59] <= z[59].DB_MAX_OUTPUT_PORT_TYPE
d[60] <= z[60].DB_MAX_OUTPUT_PORT_TYPE
d[61] <= z[61].DB_MAX_OUTPUT_PORT_TYPE
d[62] <= z[62].DB_MAX_OUTPUT_PORT_TYPE
d[63] <= z[63].DB_MAX_OUTPUT_PORT_TYPE
d[64] <= z[64].DB_MAX_OUTPUT_PORT_TYPE
d[65] <= z[65].DB_MAX_OUTPUT_PORT_TYPE
d[66] <= z[66].DB_MAX_OUTPUT_PORT_TYPE
d[67] <= z[67].DB_MAX_OUTPUT_PORT_TYPE
d[68] <= z[68].DB_MAX_OUTPUT_PORT_TYPE
d[69] <= z[69].DB_MAX_OUTPUT_PORT_TYPE
d[70] <= z[70].DB_MAX_OUTPUT_PORT_TYPE
d[71] <= z[71].DB_MAX_OUTPUT_PORT_TYPE
d[72] <= z[72].DB_MAX_OUTPUT_PORT_TYPE
d[73] <= z[73].DB_MAX_OUTPUT_PORT_TYPE
d[74] <= z[74].DB_MAX_OUTPUT_PORT_TYPE
d[75] <= z[75].DB_MAX_OUTPUT_PORT_TYPE
d[76] <= z[76].DB_MAX_OUTPUT_PORT_TYPE
d[77] <= z[77].DB_MAX_OUTPUT_PORT_TYPE
d[78] <= z[78].DB_MAX_OUTPUT_PORT_TYPE
d[79] <= z[79].DB_MAX_OUTPUT_PORT_TYPE
d[80] <= z[80].DB_MAX_OUTPUT_PORT_TYPE
d[81] <= z[81].DB_MAX_OUTPUT_PORT_TYPE
d[82] <= z[82].DB_MAX_OUTPUT_PORT_TYPE
d[83] <= z[83].DB_MAX_OUTPUT_PORT_TYPE
d[84] <= z[84].DB_MAX_OUTPUT_PORT_TYPE
d[85] <= z[85].DB_MAX_OUTPUT_PORT_TYPE
d[86] <= z[86].DB_MAX_OUTPUT_PORT_TYPE
d[87] <= z[87].DB_MAX_OUTPUT_PORT_TYPE
d[88] <= z[88].DB_MAX_OUTPUT_PORT_TYPE
d[89] <= z[89].DB_MAX_OUTPUT_PORT_TYPE
lz <= ld.DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN
z[30] => d[30].DATAIN
z[31] => d[31].DATAIN
z[32] => d[32].DATAIN
z[33] => d[33].DATAIN
z[34] => d[34].DATAIN
z[35] => d[35].DATAIN
z[36] => d[36].DATAIN
z[37] => d[37].DATAIN
z[38] => d[38].DATAIN
z[39] => d[39].DATAIN
z[40] => d[40].DATAIN
z[41] => d[41].DATAIN
z[42] => d[42].DATAIN
z[43] => d[43].DATAIN
z[44] => d[44].DATAIN
z[45] => d[45].DATAIN
z[46] => d[46].DATAIN
z[47] => d[47].DATAIN
z[48] => d[48].DATAIN
z[49] => d[49].DATAIN
z[50] => d[50].DATAIN
z[51] => d[51].DATAIN
z[52] => d[52].DATAIN
z[53] => d[53].DATAIN
z[54] => d[54].DATAIN
z[55] => d[55].DATAIN
z[56] => d[56].DATAIN
z[57] => d[57].DATAIN
z[58] => d[58].DATAIN
z[59] => d[59].DATAIN
z[60] => d[60].DATAIN
z[61] => d[61].DATAIN
z[62] => d[62].DATAIN
z[63] => d[63].DATAIN
z[64] => d[64].DATAIN
z[65] => d[65].DATAIN
z[66] => d[66].DATAIN
z[67] => d[67].DATAIN
z[68] => d[68].DATAIN
z[69] => d[69].DATAIN
z[70] => d[70].DATAIN
z[71] => d[71].DATAIN
z[72] => d[72].DATAIN
z[73] => d[73].DATAIN
z[74] => d[74].DATAIN
z[75] => d[75].DATAIN
z[76] => d[76].DATAIN
z[77] => d[77].DATAIN
z[78] => d[78].DATAIN
z[79] => d[79].DATAIN
z[80] => d[80].DATAIN
z[81] => d[81].DATAIN
z[82] => d[82].DATAIN
z[83] => d[83].DATAIN
z[84] => d[84].DATAIN
z[85] => d[85].DATAIN
z[86] => d[86].DATAIN
z[87] => d[87].DATAIN
z[88] => d[88].DATAIN
z[89] => d[89].DATAIN


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28|mgc_inout_stdreg_en:vout_rsc_mgc_inout_stdreg_en
ldin => din[0].OE
ldin => din[1].OE
ldin => din[2].OE
ldin => din[3].OE
ldin => din[4].OE
ldin => din[5].OE
ldin => din[6].OE
ldin => din[7].OE
ldin => din[8].OE
ldin => din[9].OE
ldin => din[10].OE
ldin => din[11].OE
ldin => din[12].OE
ldin => din[13].OE
ldin => din[14].OE
ldin => din[15].OE
ldin => din[16].OE
ldin => din[17].OE
ldin => din[18].OE
ldin => din[19].OE
ldin => din[20].OE
ldin => din[21].OE
ldin => din[22].OE
ldin => din[23].OE
ldin => din[24].OE
ldin => din[25].OE
ldin => din[26].OE
ldin => din[27].OE
ldin => din[28].OE
ldin => din[29].OE
ldin => lzin.DATAIN
din[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
din[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
din[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
din[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
din[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
din[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
din[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
din[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
din[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
din[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
din[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
din[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
din[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
din[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
din[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
din[22] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
din[23] <= din[23].DB_MAX_OUTPUT_PORT_TYPE
din[24] <= din[24].DB_MAX_OUTPUT_PORT_TYPE
din[25] <= din[25].DB_MAX_OUTPUT_PORT_TYPE
din[26] <= din[26].DB_MAX_OUTPUT_PORT_TYPE
din[27] <= din[27].DB_MAX_OUTPUT_PORT_TYPE
din[28] <= din[28].DB_MAX_OUTPUT_PORT_TYPE
din[29] <= din[29].DB_MAX_OUTPUT_PORT_TYPE
ldout => z[0].OE
ldout => z[1].OE
ldout => z[2].OE
ldout => z[3].OE
ldout => z[4].OE
ldout => z[5].OE
ldout => z[6].OE
ldout => z[7].OE
ldout => z[8].OE
ldout => z[9].OE
ldout => z[10].OE
ldout => z[11].OE
ldout => z[12].OE
ldout => z[13].OE
ldout => z[14].OE
ldout => z[15].OE
ldout => z[16].OE
ldout => z[17].OE
ldout => z[18].OE
ldout => z[19].OE
ldout => z[20].OE
ldout => z[21].OE
ldout => z[22].OE
ldout => z[23].OE
ldout => z[24].OE
ldout => z[25].OE
ldout => z[26].OE
ldout => z[27].OE
ldout => z[28].OE
ldout => z[29].OE
ldout => lzout.DATAIN
dout[0] => z[0].DATAIN
dout[1] => z[1].DATAIN
dout[2] => z[2].DATAIN
dout[3] => z[3].DATAIN
dout[4] => z[4].DATAIN
dout[5] => z[5].DATAIN
dout[6] => z[6].DATAIN
dout[7] => z[7].DATAIN
dout[8] => z[8].DATAIN
dout[9] => z[9].DATAIN
dout[10] => z[10].DATAIN
dout[11] => z[11].DATAIN
dout[12] => z[12].DATAIN
dout[13] => z[13].DATAIN
dout[14] => z[14].DATAIN
dout[15] => z[15].DATAIN
dout[16] => z[16].DATAIN
dout[17] => z[17].DATAIN
dout[18] => z[18].DATAIN
dout[19] => z[19].DATAIN
dout[20] => z[20].DATAIN
dout[21] => z[21].DATAIN
dout[22] => z[22].DATAIN
dout[23] => z[23].DATAIN
dout[24] => z[24].DATAIN
dout[25] => z[25].DATAIN
dout[26] => z[26].DATAIN
dout[27] => z[27].DATAIN
dout[28] => z[28].DATAIN
dout[29] => z[29].DATAIN
lzin <= ldin.DB_MAX_OUTPUT_PORT_TYPE
lzout <= ldout.DB_MAX_OUTPUT_PORT_TYPE
z[0] <> z[0]
z[1] <> z[1]
z[2] <> z[2]
z[3] <> z[3]
z[4] <> z[4]
z[5] <> z[5]
z[6] <> z[6]
z[7] <> z[7]
z[8] <> z[8]
z[9] <> z[9]
z[10] <> z[10]
z[11] <> z[11]
z[12] <> z[12]
z[13] <> z[13]
z[14] <> z[14]
z[15] <> z[15]
z[16] <> z[16]
z[17] <> z[17]
z[18] <> z[18]
z[19] <> z[19]
z[20] <> z[20]
z[21] <> z[21]
z[22] <> z[22]
z[23] <> z[23]
z[24] <> z[24]
z[25] <> z[25]
z[26] <> z[26]
z[27] <> z[27]
z[28] <> z[28]
z[29] <> z[29]


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28|mgc_out_stdreg:sum_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28|mgc_out_stdreg:flag_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28|edge_counter_core:edge_counter_core_inst
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1
vin_rsc_mgc_in_wire_en_ld <= vin_rsc_mgc_in_wire_en_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
vin_rsc_mgc_in_wire_en_d[0] => Add59.IN20
vin_rsc_mgc_in_wire_en_d[0] => result.DATAB
vin_rsc_mgc_in_wire_en_d[1] => Add59.IN19
vin_rsc_mgc_in_wire_en_d[1] => result.DATAB
vin_rsc_mgc_in_wire_en_d[2] => Add59.IN18
vin_rsc_mgc_in_wire_en_d[2] => result.DATAB
vin_rsc_mgc_in_wire_en_d[3] => Add59.IN17
vin_rsc_mgc_in_wire_en_d[3] => result.DATAB
vin_rsc_mgc_in_wire_en_d[4] => Add59.IN16
vin_rsc_mgc_in_wire_en_d[4] => result.DATAB
vin_rsc_mgc_in_wire_en_d[5] => Add59.IN15
vin_rsc_mgc_in_wire_en_d[5] => result.DATAB
vin_rsc_mgc_in_wire_en_d[6] => Add59.IN14
vin_rsc_mgc_in_wire_en_d[6] => result.DATAB
vin_rsc_mgc_in_wire_en_d[7] => Add59.IN13
vin_rsc_mgc_in_wire_en_d[7] => result.DATAB
vin_rsc_mgc_in_wire_en_d[8] => Add59.IN12
vin_rsc_mgc_in_wire_en_d[8] => result.DATAB
vin_rsc_mgc_in_wire_en_d[9] => Add59.IN11
vin_rsc_mgc_in_wire_en_d[9] => result.DATAB
vin_rsc_mgc_in_wire_en_d[10] => Add59.IN10
vin_rsc_mgc_in_wire_en_d[10] => result.DATAB
vin_rsc_mgc_in_wire_en_d[11] => Add59.IN9
vin_rsc_mgc_in_wire_en_d[11] => result.DATAB
vin_rsc_mgc_in_wire_en_d[12] => Add59.IN8
vin_rsc_mgc_in_wire_en_d[12] => result.DATAB
vin_rsc_mgc_in_wire_en_d[13] => Add59.IN7
vin_rsc_mgc_in_wire_en_d[13] => result.DATAB
vin_rsc_mgc_in_wire_en_d[14] => Add59.IN6
vin_rsc_mgc_in_wire_en_d[14] => result.DATAB
vin_rsc_mgc_in_wire_en_d[15] => Add59.IN5
vin_rsc_mgc_in_wire_en_d[15] => result.DATAB
vin_rsc_mgc_in_wire_en_d[16] => Add59.IN4
vin_rsc_mgc_in_wire_en_d[16] => result.DATAB
vin_rsc_mgc_in_wire_en_d[17] => Add59.IN3
vin_rsc_mgc_in_wire_en_d[17] => result.DATAB
vin_rsc_mgc_in_wire_en_d[18] => Add59.IN2
vin_rsc_mgc_in_wire_en_d[18] => result.DATAB
vin_rsc_mgc_in_wire_en_d[19] => Add59.IN1
vin_rsc_mgc_in_wire_en_d[19] => result.DATAB
vin_rsc_mgc_in_wire_en_d[20] => Add60.IN22
vin_rsc_mgc_in_wire_en_d[20] => result.DATAB
vin_rsc_mgc_in_wire_en_d[21] => Add60.IN21
vin_rsc_mgc_in_wire_en_d[21] => result.DATAB
vin_rsc_mgc_in_wire_en_d[22] => Add60.IN20
vin_rsc_mgc_in_wire_en_d[22] => result.DATAB
vin_rsc_mgc_in_wire_en_d[23] => Add60.IN19
vin_rsc_mgc_in_wire_en_d[23] => result.DATAB
vin_rsc_mgc_in_wire_en_d[24] => Add60.IN18
vin_rsc_mgc_in_wire_en_d[24] => result.DATAB
vin_rsc_mgc_in_wire_en_d[25] => Add60.IN17
vin_rsc_mgc_in_wire_en_d[25] => result.DATAB
vin_rsc_mgc_in_wire_en_d[26] => Add60.IN16
vin_rsc_mgc_in_wire_en_d[26] => result.DATAB
vin_rsc_mgc_in_wire_en_d[27] => Add60.IN15
vin_rsc_mgc_in_wire_en_d[27] => result.DATAB
vin_rsc_mgc_in_wire_en_d[28] => Add60.IN14
vin_rsc_mgc_in_wire_en_d[28] => result.DATAB
vin_rsc_mgc_in_wire_en_d[29] => Add60.IN13
vin_rsc_mgc_in_wire_en_d[29] => result.DATAB
vin_rsc_mgc_in_wire_en_d[30] => Add23.IN20
vin_rsc_mgc_in_wire_en_d[30] => result.DATAB
vin_rsc_mgc_in_wire_en_d[31] => Add23.IN19
vin_rsc_mgc_in_wire_en_d[31] => result.DATAB
vin_rsc_mgc_in_wire_en_d[32] => Add23.IN18
vin_rsc_mgc_in_wire_en_d[32] => result.DATAB
vin_rsc_mgc_in_wire_en_d[33] => Add23.IN17
vin_rsc_mgc_in_wire_en_d[33] => result.DATAB
vin_rsc_mgc_in_wire_en_d[34] => Add23.IN16
vin_rsc_mgc_in_wire_en_d[34] => result.DATAB
vin_rsc_mgc_in_wire_en_d[35] => Add23.IN15
vin_rsc_mgc_in_wire_en_d[35] => result.DATAB
vin_rsc_mgc_in_wire_en_d[36] => Add23.IN14
vin_rsc_mgc_in_wire_en_d[36] => result.DATAB
vin_rsc_mgc_in_wire_en_d[37] => Add23.IN13
vin_rsc_mgc_in_wire_en_d[37] => result.DATAB
vin_rsc_mgc_in_wire_en_d[38] => Add23.IN12
vin_rsc_mgc_in_wire_en_d[38] => result.DATAB
vin_rsc_mgc_in_wire_en_d[39] => Add23.IN11
vin_rsc_mgc_in_wire_en_d[39] => result.DATAB
vin_rsc_mgc_in_wire_en_d[40] => Add23.IN10
vin_rsc_mgc_in_wire_en_d[40] => result.DATAB
vin_rsc_mgc_in_wire_en_d[41] => Add23.IN9
vin_rsc_mgc_in_wire_en_d[41] => result.DATAB
vin_rsc_mgc_in_wire_en_d[42] => Add23.IN8
vin_rsc_mgc_in_wire_en_d[42] => result.DATAB
vin_rsc_mgc_in_wire_en_d[43] => Add23.IN7
vin_rsc_mgc_in_wire_en_d[43] => result.DATAB
vin_rsc_mgc_in_wire_en_d[44] => Add23.IN6
vin_rsc_mgc_in_wire_en_d[44] => result.DATAB
vin_rsc_mgc_in_wire_en_d[45] => Add23.IN5
vin_rsc_mgc_in_wire_en_d[45] => result.DATAB
vin_rsc_mgc_in_wire_en_d[46] => Add23.IN4
vin_rsc_mgc_in_wire_en_d[46] => result.DATAB
vin_rsc_mgc_in_wire_en_d[47] => Add23.IN3
vin_rsc_mgc_in_wire_en_d[47] => result.DATAB
vin_rsc_mgc_in_wire_en_d[48] => Add23.IN2
vin_rsc_mgc_in_wire_en_d[48] => result.DATAB
vin_rsc_mgc_in_wire_en_d[49] => Add23.IN1
vin_rsc_mgc_in_wire_en_d[49] => result.DATAB
vin_rsc_mgc_in_wire_en_d[50] => Add19.IN20
vin_rsc_mgc_in_wire_en_d[50] => result.DATAB
vin_rsc_mgc_in_wire_en_d[51] => Add19.IN19
vin_rsc_mgc_in_wire_en_d[51] => result.DATAB
vin_rsc_mgc_in_wire_en_d[52] => Add19.IN18
vin_rsc_mgc_in_wire_en_d[52] => result.DATAB
vin_rsc_mgc_in_wire_en_d[53] => Add19.IN17
vin_rsc_mgc_in_wire_en_d[53] => result.DATAB
vin_rsc_mgc_in_wire_en_d[54] => Add19.IN16
vin_rsc_mgc_in_wire_en_d[54] => result.DATAB
vin_rsc_mgc_in_wire_en_d[55] => Add19.IN15
vin_rsc_mgc_in_wire_en_d[55] => result.DATAB
vin_rsc_mgc_in_wire_en_d[56] => Add19.IN14
vin_rsc_mgc_in_wire_en_d[56] => result.DATAB
vin_rsc_mgc_in_wire_en_d[57] => Add19.IN13
vin_rsc_mgc_in_wire_en_d[57] => result.DATAB
vin_rsc_mgc_in_wire_en_d[58] => Add19.IN12
vin_rsc_mgc_in_wire_en_d[58] => result.DATAB
vin_rsc_mgc_in_wire_en_d[59] => Add19.IN11
vin_rsc_mgc_in_wire_en_d[59] => result.DATAB
vin_rsc_mgc_in_wire_en_d[60] => Add63.IN20
vin_rsc_mgc_in_wire_en_d[60] => result.DATAB
vin_rsc_mgc_in_wire_en_d[61] => Add63.IN19
vin_rsc_mgc_in_wire_en_d[61] => result.DATAB
vin_rsc_mgc_in_wire_en_d[62] => Add63.IN18
vin_rsc_mgc_in_wire_en_d[62] => result.DATAB
vin_rsc_mgc_in_wire_en_d[63] => Add63.IN17
vin_rsc_mgc_in_wire_en_d[63] => result.DATAB
vin_rsc_mgc_in_wire_en_d[64] => Add63.IN16
vin_rsc_mgc_in_wire_en_d[64] => result.DATAB
vin_rsc_mgc_in_wire_en_d[65] => Add63.IN15
vin_rsc_mgc_in_wire_en_d[65] => result.DATAB
vin_rsc_mgc_in_wire_en_d[66] => Add63.IN14
vin_rsc_mgc_in_wire_en_d[66] => result.DATAB
vin_rsc_mgc_in_wire_en_d[67] => Add63.IN13
vin_rsc_mgc_in_wire_en_d[67] => result.DATAB
vin_rsc_mgc_in_wire_en_d[68] => Add63.IN12
vin_rsc_mgc_in_wire_en_d[68] => result.DATAB
vin_rsc_mgc_in_wire_en_d[69] => Add63.IN11
vin_rsc_mgc_in_wire_en_d[69] => result.DATAB
vin_rsc_mgc_in_wire_en_d[70] => Add63.IN10
vin_rsc_mgc_in_wire_en_d[70] => result.DATAB
vin_rsc_mgc_in_wire_en_d[71] => Add63.IN9
vin_rsc_mgc_in_wire_en_d[71] => result.DATAB
vin_rsc_mgc_in_wire_en_d[72] => Add63.IN8
vin_rsc_mgc_in_wire_en_d[72] => result.DATAB
vin_rsc_mgc_in_wire_en_d[73] => Add63.IN7
vin_rsc_mgc_in_wire_en_d[73] => result.DATAB
vin_rsc_mgc_in_wire_en_d[74] => Add63.IN6
vin_rsc_mgc_in_wire_en_d[74] => result.DATAB
vin_rsc_mgc_in_wire_en_d[75] => Add63.IN5
vin_rsc_mgc_in_wire_en_d[75] => result.DATAB
vin_rsc_mgc_in_wire_en_d[76] => Add63.IN4
vin_rsc_mgc_in_wire_en_d[76] => result.DATAB
vin_rsc_mgc_in_wire_en_d[77] => Add63.IN3
vin_rsc_mgc_in_wire_en_d[77] => result.DATAB
vin_rsc_mgc_in_wire_en_d[78] => Add63.IN2
vin_rsc_mgc_in_wire_en_d[78] => result.DATAB
vin_rsc_mgc_in_wire_en_d[79] => Add63.IN1
vin_rsc_mgc_in_wire_en_d[79] => result.DATAB
vin_rsc_mgc_in_wire_en_d[80] => Add64.IN22
vin_rsc_mgc_in_wire_en_d[80] => result.DATAB
vin_rsc_mgc_in_wire_en_d[81] => Add64.IN21
vin_rsc_mgc_in_wire_en_d[81] => result.DATAB
vin_rsc_mgc_in_wire_en_d[82] => Add64.IN20
vin_rsc_mgc_in_wire_en_d[82] => result.DATAB
vin_rsc_mgc_in_wire_en_d[83] => Add64.IN19
vin_rsc_mgc_in_wire_en_d[83] => result.DATAB
vin_rsc_mgc_in_wire_en_d[84] => Add64.IN18
vin_rsc_mgc_in_wire_en_d[84] => result.DATAB
vin_rsc_mgc_in_wire_en_d[85] => Add64.IN17
vin_rsc_mgc_in_wire_en_d[85] => result.DATAB
vin_rsc_mgc_in_wire_en_d[86] => Add64.IN16
vin_rsc_mgc_in_wire_en_d[86] => result.DATAB
vin_rsc_mgc_in_wire_en_d[87] => Add64.IN15
vin_rsc_mgc_in_wire_en_d[87] => result.DATAB
vin_rsc_mgc_in_wire_en_d[88] => Add64.IN14
vin_rsc_mgc_in_wire_en_d[88] => result.DATAB
vin_rsc_mgc_in_wire_en_d[89] => Add64.IN13
vin_rsc_mgc_in_wire_en_d[89] => result.DATAB
vout_rsc_mgc_inout_stdreg_en_ldout <= vout_rsc_mgc_inout_stdreg_en_ldout~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[0] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[0].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[1] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[2] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[2].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[3] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[3].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[4] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[4].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[5] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[5].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[6] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[6].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[7] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[7].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[8] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[8].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[9] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_3[9].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[10] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_2.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[11] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_tmp_1.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[12] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[13] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[14] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[15] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[16] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[17] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[18] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[19] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[20] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[21] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[22] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[23] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[24] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[25] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[26] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[27] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[28] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_inout_stdreg_en_dout[29] <= reg_vout_rsc_mgc_inout_stdreg_en_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[0] <= sum_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[1] <= sum_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[2] <= sum_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[3] <= sum_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[4] <= sum_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[5] <= sum_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[6] <= sum_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[7] <= sum_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[8] <= sum_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[9] <= sum_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[10] <= sum_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[11] <= sum_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[12] <= sum_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[13] <= sum_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[14] <= sum_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[15] <= sum_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[16] <= sum_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[17] <= sum_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[18] <= sum_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[19] <= sum_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[20] <= sum_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[21] <= sum_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[22] <= sum_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[23] <= sum_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[24] <= sum_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[25] <= sum_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[26] <= sum_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[27] <= sum_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[28] <= sum_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[29] <= sum_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|edge_counter:inst28|edge_counter_core:edge_counter_core_inst|edge_counter_core_fsm:edge_counter_core_fsm_inst
clk => state_var~2.DATAIN
en => state_var.OUTPUTSELECT
en => state_var.OUTPUTSELECT
arst_n => state_var~4.DATAIN
fsm_output[0] <= fsm_output[0].DB_MAX_OUTPUT_PORT_TYPE
fsm_output[1] <= fsm_output[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|altshift_taps:fifo_inst2
shiftin[0] => shift_taps_lpm:auto_generated.shiftin[0]
shiftin[1] => shift_taps_lpm:auto_generated.shiftin[1]
shiftin[2] => shift_taps_lpm:auto_generated.shiftin[2]
shiftin[3] => shift_taps_lpm:auto_generated.shiftin[3]
shiftin[4] => shift_taps_lpm:auto_generated.shiftin[4]
shiftin[5] => shift_taps_lpm:auto_generated.shiftin[5]
shiftin[6] => shift_taps_lpm:auto_generated.shiftin[6]
shiftin[7] => shift_taps_lpm:auto_generated.shiftin[7]
shiftin[8] => shift_taps_lpm:auto_generated.shiftin[8]
shiftin[9] => shift_taps_lpm:auto_generated.shiftin[9]
shiftin[10] => shift_taps_lpm:auto_generated.shiftin[10]
shiftin[11] => shift_taps_lpm:auto_generated.shiftin[11]
shiftin[12] => shift_taps_lpm:auto_generated.shiftin[12]
shiftin[13] => shift_taps_lpm:auto_generated.shiftin[13]
shiftin[14] => shift_taps_lpm:auto_generated.shiftin[14]
shiftin[15] => shift_taps_lpm:auto_generated.shiftin[15]
shiftin[16] => shift_taps_lpm:auto_generated.shiftin[16]
shiftin[17] => shift_taps_lpm:auto_generated.shiftin[17]
shiftin[18] => shift_taps_lpm:auto_generated.shiftin[18]
shiftin[19] => shift_taps_lpm:auto_generated.shiftin[19]
shiftin[20] => shift_taps_lpm:auto_generated.shiftin[20]
shiftin[21] => shift_taps_lpm:auto_generated.shiftin[21]
shiftin[22] => shift_taps_lpm:auto_generated.shiftin[22]
shiftin[23] => shift_taps_lpm:auto_generated.shiftin[23]
shiftin[24] => shift_taps_lpm:auto_generated.shiftin[24]
shiftin[25] => shift_taps_lpm:auto_generated.shiftin[25]
shiftin[26] => shift_taps_lpm:auto_generated.shiftin[26]
shiftin[27] => shift_taps_lpm:auto_generated.shiftin[27]
shiftin[28] => shift_taps_lpm:auto_generated.shiftin[28]
shiftin[29] => shift_taps_lpm:auto_generated.shiftin[29]
clock => shift_taps_lpm:auto_generated.clock
clken => shift_taps_lpm:auto_generated.clken
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
taps[0] <= shift_taps_lpm:auto_generated.taps[0]
taps[1] <= shift_taps_lpm:auto_generated.taps[1]
taps[2] <= shift_taps_lpm:auto_generated.taps[2]
taps[3] <= shift_taps_lpm:auto_generated.taps[3]
taps[4] <= shift_taps_lpm:auto_generated.taps[4]
taps[5] <= shift_taps_lpm:auto_generated.taps[5]
taps[6] <= shift_taps_lpm:auto_generated.taps[6]
taps[7] <= shift_taps_lpm:auto_generated.taps[7]
taps[8] <= shift_taps_lpm:auto_generated.taps[8]
taps[9] <= shift_taps_lpm:auto_generated.taps[9]
taps[10] <= shift_taps_lpm:auto_generated.taps[10]
taps[11] <= shift_taps_lpm:auto_generated.taps[11]
taps[12] <= shift_taps_lpm:auto_generated.taps[12]
taps[13] <= shift_taps_lpm:auto_generated.taps[13]
taps[14] <= shift_taps_lpm:auto_generated.taps[14]
taps[15] <= shift_taps_lpm:auto_generated.taps[15]
taps[16] <= shift_taps_lpm:auto_generated.taps[16]
taps[17] <= shift_taps_lpm:auto_generated.taps[17]
taps[18] <= shift_taps_lpm:auto_generated.taps[18]
taps[19] <= shift_taps_lpm:auto_generated.taps[19]
taps[20] <= shift_taps_lpm:auto_generated.taps[20]
taps[21] <= shift_taps_lpm:auto_generated.taps[21]
taps[22] <= shift_taps_lpm:auto_generated.taps[22]
taps[23] <= shift_taps_lpm:auto_generated.taps[23]
taps[24] <= shift_taps_lpm:auto_generated.taps[24]
taps[25] <= shift_taps_lpm:auto_generated.taps[25]
taps[26] <= shift_taps_lpm:auto_generated.taps[26]
taps[27] <= shift_taps_lpm:auto_generated.taps[27]
taps[28] <= shift_taps_lpm:auto_generated.taps[28]
taps[29] <= shift_taps_lpm:auto_generated.taps[29]
taps[30] <= shift_taps_lpm:auto_generated.taps[30]
taps[31] <= shift_taps_lpm:auto_generated.taps[31]
taps[32] <= shift_taps_lpm:auto_generated.taps[32]
taps[33] <= shift_taps_lpm:auto_generated.taps[33]
taps[34] <= shift_taps_lpm:auto_generated.taps[34]
taps[35] <= shift_taps_lpm:auto_generated.taps[35]
taps[36] <= shift_taps_lpm:auto_generated.taps[36]
taps[37] <= shift_taps_lpm:auto_generated.taps[37]
taps[38] <= shift_taps_lpm:auto_generated.taps[38]
taps[39] <= shift_taps_lpm:auto_generated.taps[39]
taps[40] <= shift_taps_lpm:auto_generated.taps[40]
taps[41] <= shift_taps_lpm:auto_generated.taps[41]
taps[42] <= shift_taps_lpm:auto_generated.taps[42]
taps[43] <= shift_taps_lpm:auto_generated.taps[43]
taps[44] <= shift_taps_lpm:auto_generated.taps[44]
taps[45] <= shift_taps_lpm:auto_generated.taps[45]
taps[46] <= shift_taps_lpm:auto_generated.taps[46]
taps[47] <= shift_taps_lpm:auto_generated.taps[47]
taps[48] <= shift_taps_lpm:auto_generated.taps[48]
taps[49] <= shift_taps_lpm:auto_generated.taps[49]
taps[50] <= shift_taps_lpm:auto_generated.taps[50]
taps[51] <= shift_taps_lpm:auto_generated.taps[51]
taps[52] <= shift_taps_lpm:auto_generated.taps[52]
taps[53] <= shift_taps_lpm:auto_generated.taps[53]
taps[54] <= shift_taps_lpm:auto_generated.taps[54]
taps[55] <= shift_taps_lpm:auto_generated.taps[55]
taps[56] <= shift_taps_lpm:auto_generated.taps[56]
taps[57] <= shift_taps_lpm:auto_generated.taps[57]
taps[58] <= shift_taps_lpm:auto_generated.taps[58]
taps[59] <= shift_taps_lpm:auto_generated.taps[59]
taps[60] <= shift_taps_lpm:auto_generated.taps[60]
taps[61] <= shift_taps_lpm:auto_generated.taps[61]
taps[62] <= shift_taps_lpm:auto_generated.taps[62]
taps[63] <= shift_taps_lpm:auto_generated.taps[63]
taps[64] <= shift_taps_lpm:auto_generated.taps[64]
taps[65] <= shift_taps_lpm:auto_generated.taps[65]
taps[66] <= shift_taps_lpm:auto_generated.taps[66]
taps[67] <= shift_taps_lpm:auto_generated.taps[67]
taps[68] <= shift_taps_lpm:auto_generated.taps[68]
taps[69] <= shift_taps_lpm:auto_generated.taps[69]
taps[70] <= shift_taps_lpm:auto_generated.taps[70]
taps[71] <= shift_taps_lpm:auto_generated.taps[71]
taps[72] <= shift_taps_lpm:auto_generated.taps[72]
taps[73] <= shift_taps_lpm:auto_generated.taps[73]
taps[74] <= shift_taps_lpm:auto_generated.taps[74]
taps[75] <= shift_taps_lpm:auto_generated.taps[75]
taps[76] <= shift_taps_lpm:auto_generated.taps[76]
taps[77] <= shift_taps_lpm:auto_generated.taps[77]
taps[78] <= shift_taps_lpm:auto_generated.taps[78]
taps[79] <= shift_taps_lpm:auto_generated.taps[79]
taps[80] <= shift_taps_lpm:auto_generated.taps[80]
taps[81] <= shift_taps_lpm:auto_generated.taps[81]
taps[82] <= shift_taps_lpm:auto_generated.taps[82]
taps[83] <= shift_taps_lpm:auto_generated.taps[83]
taps[84] <= shift_taps_lpm:auto_generated.taps[84]
taps[85] <= shift_taps_lpm:auto_generated.taps[85]
taps[86] <= shift_taps_lpm:auto_generated.taps[86]
taps[87] <= shift_taps_lpm:auto_generated.taps[87]
taps[88] <= shift_taps_lpm:auto_generated.taps[88]
taps[89] <= shift_taps_lpm:auto_generated.taps[89]
taps[90] <= shift_taps_lpm:auto_generated.taps[90]
taps[91] <= shift_taps_lpm:auto_generated.taps[91]
taps[92] <= shift_taps_lpm:auto_generated.taps[92]
taps[93] <= shift_taps_lpm:auto_generated.taps[93]
taps[94] <= shift_taps_lpm:auto_generated.taps[94]
taps[95] <= shift_taps_lpm:auto_generated.taps[95]
taps[96] <= shift_taps_lpm:auto_generated.taps[96]
taps[97] <= shift_taps_lpm:auto_generated.taps[97]
taps[98] <= shift_taps_lpm:auto_generated.taps[98]
taps[99] <= shift_taps_lpm:auto_generated.taps[99]
taps[100] <= shift_taps_lpm:auto_generated.taps[100]
taps[101] <= shift_taps_lpm:auto_generated.taps[101]
taps[102] <= shift_taps_lpm:auto_generated.taps[102]
taps[103] <= shift_taps_lpm:auto_generated.taps[103]
taps[104] <= shift_taps_lpm:auto_generated.taps[104]
taps[105] <= shift_taps_lpm:auto_generated.taps[105]
taps[106] <= shift_taps_lpm:auto_generated.taps[106]
taps[107] <= shift_taps_lpm:auto_generated.taps[107]
taps[108] <= shift_taps_lpm:auto_generated.taps[108]
taps[109] <= shift_taps_lpm:auto_generated.taps[109]
taps[110] <= shift_taps_lpm:auto_generated.taps[110]
taps[111] <= shift_taps_lpm:auto_generated.taps[111]
taps[112] <= shift_taps_lpm:auto_generated.taps[112]
taps[113] <= shift_taps_lpm:auto_generated.taps[113]
taps[114] <= shift_taps_lpm:auto_generated.taps[114]
taps[115] <= shift_taps_lpm:auto_generated.taps[115]
taps[116] <= shift_taps_lpm:auto_generated.taps[116]
taps[117] <= shift_taps_lpm:auto_generated.taps[117]
taps[118] <= shift_taps_lpm:auto_generated.taps[118]
taps[119] <= shift_taps_lpm:auto_generated.taps[119]
taps[120] <= shift_taps_lpm:auto_generated.taps[120]
taps[121] <= shift_taps_lpm:auto_generated.taps[121]
taps[122] <= shift_taps_lpm:auto_generated.taps[122]
taps[123] <= shift_taps_lpm:auto_generated.taps[123]
taps[124] <= shift_taps_lpm:auto_generated.taps[124]
taps[125] <= shift_taps_lpm:auto_generated.taps[125]
taps[126] <= shift_taps_lpm:auto_generated.taps[126]
taps[127] <= shift_taps_lpm:auto_generated.taps[127]
taps[128] <= shift_taps_lpm:auto_generated.taps[128]
taps[129] <= shift_taps_lpm:auto_generated.taps[129]
taps[130] <= shift_taps_lpm:auto_generated.taps[130]
taps[131] <= shift_taps_lpm:auto_generated.taps[131]
taps[132] <= shift_taps_lpm:auto_generated.taps[132]
taps[133] <= shift_taps_lpm:auto_generated.taps[133]
taps[134] <= shift_taps_lpm:auto_generated.taps[134]
taps[135] <= shift_taps_lpm:auto_generated.taps[135]
taps[136] <= shift_taps_lpm:auto_generated.taps[136]
taps[137] <= shift_taps_lpm:auto_generated.taps[137]
taps[138] <= shift_taps_lpm:auto_generated.taps[138]
taps[139] <= shift_taps_lpm:auto_generated.taps[139]
taps[140] <= shift_taps_lpm:auto_generated.taps[140]
taps[141] <= shift_taps_lpm:auto_generated.taps[141]
taps[142] <= shift_taps_lpm:auto_generated.taps[142]
taps[143] <= shift_taps_lpm:auto_generated.taps[143]
taps[144] <= shift_taps_lpm:auto_generated.taps[144]
taps[145] <= shift_taps_lpm:auto_generated.taps[145]
taps[146] <= shift_taps_lpm:auto_generated.taps[146]
taps[147] <= shift_taps_lpm:auto_generated.taps[147]
taps[148] <= shift_taps_lpm:auto_generated.taps[148]
taps[149] <= shift_taps_lpm:auto_generated.taps[149]
aclr => ~NO_FANOUT~


|TOP_DE0_CAMERA_MOUSE|altshift_taps:fifo_inst2|shift_taps_lpm:auto_generated
clken => altsyncram_vp81:altsyncram2.clocken0
clken => cntr_1tf:cntr1.clk_en
clock => altsyncram_vp81:altsyncram2.clock0
clock => cntr_1tf:cntr1.clock
shiftin[0] => altsyncram_vp81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_vp81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_vp81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_vp81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_vp81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_vp81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_vp81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_vp81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_vp81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_vp81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_vp81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_vp81:altsyncram2.data_a[11]
shiftin[12] => altsyncram_vp81:altsyncram2.data_a[12]
shiftin[13] => altsyncram_vp81:altsyncram2.data_a[13]
shiftin[14] => altsyncram_vp81:altsyncram2.data_a[14]
shiftin[15] => altsyncram_vp81:altsyncram2.data_a[15]
shiftin[16] => altsyncram_vp81:altsyncram2.data_a[16]
shiftin[17] => altsyncram_vp81:altsyncram2.data_a[17]
shiftin[18] => altsyncram_vp81:altsyncram2.data_a[18]
shiftin[19] => altsyncram_vp81:altsyncram2.data_a[19]
shiftin[20] => altsyncram_vp81:altsyncram2.data_a[20]
shiftin[21] => altsyncram_vp81:altsyncram2.data_a[21]
shiftin[22] => altsyncram_vp81:altsyncram2.data_a[22]
shiftin[23] => altsyncram_vp81:altsyncram2.data_a[23]
shiftin[24] => altsyncram_vp81:altsyncram2.data_a[24]
shiftin[25] => altsyncram_vp81:altsyncram2.data_a[25]
shiftin[26] => altsyncram_vp81:altsyncram2.data_a[26]
shiftin[27] => altsyncram_vp81:altsyncram2.data_a[27]
shiftin[28] => altsyncram_vp81:altsyncram2.data_a[28]
shiftin[29] => altsyncram_vp81:altsyncram2.data_a[29]
shiftout[0] <= altsyncram_vp81:altsyncram2.q_b[120]
shiftout[1] <= altsyncram_vp81:altsyncram2.q_b[121]
shiftout[2] <= altsyncram_vp81:altsyncram2.q_b[122]
shiftout[3] <= altsyncram_vp81:altsyncram2.q_b[123]
shiftout[4] <= altsyncram_vp81:altsyncram2.q_b[124]
shiftout[5] <= altsyncram_vp81:altsyncram2.q_b[125]
shiftout[6] <= altsyncram_vp81:altsyncram2.q_b[126]
shiftout[7] <= altsyncram_vp81:altsyncram2.q_b[127]
shiftout[8] <= altsyncram_vp81:altsyncram2.q_b[128]
shiftout[9] <= altsyncram_vp81:altsyncram2.q_b[129]
shiftout[10] <= altsyncram_vp81:altsyncram2.q_b[130]
shiftout[11] <= altsyncram_vp81:altsyncram2.q_b[131]
shiftout[12] <= altsyncram_vp81:altsyncram2.q_b[132]
shiftout[13] <= altsyncram_vp81:altsyncram2.q_b[133]
shiftout[14] <= altsyncram_vp81:altsyncram2.q_b[134]
shiftout[15] <= altsyncram_vp81:altsyncram2.q_b[135]
shiftout[16] <= altsyncram_vp81:altsyncram2.q_b[136]
shiftout[17] <= altsyncram_vp81:altsyncram2.q_b[137]
shiftout[18] <= altsyncram_vp81:altsyncram2.q_b[138]
shiftout[19] <= altsyncram_vp81:altsyncram2.q_b[139]
shiftout[20] <= altsyncram_vp81:altsyncram2.q_b[140]
shiftout[21] <= altsyncram_vp81:altsyncram2.q_b[141]
shiftout[22] <= altsyncram_vp81:altsyncram2.q_b[142]
shiftout[23] <= altsyncram_vp81:altsyncram2.q_b[143]
shiftout[24] <= altsyncram_vp81:altsyncram2.q_b[144]
shiftout[25] <= altsyncram_vp81:altsyncram2.q_b[145]
shiftout[26] <= altsyncram_vp81:altsyncram2.q_b[146]
shiftout[27] <= altsyncram_vp81:altsyncram2.q_b[147]
shiftout[28] <= altsyncram_vp81:altsyncram2.q_b[148]
shiftout[29] <= altsyncram_vp81:altsyncram2.q_b[149]
taps[0] <= altsyncram_vp81:altsyncram2.q_b[0]
taps[1] <= altsyncram_vp81:altsyncram2.q_b[1]
taps[2] <= altsyncram_vp81:altsyncram2.q_b[2]
taps[3] <= altsyncram_vp81:altsyncram2.q_b[3]
taps[4] <= altsyncram_vp81:altsyncram2.q_b[4]
taps[5] <= altsyncram_vp81:altsyncram2.q_b[5]
taps[6] <= altsyncram_vp81:altsyncram2.q_b[6]
taps[7] <= altsyncram_vp81:altsyncram2.q_b[7]
taps[8] <= altsyncram_vp81:altsyncram2.q_b[8]
taps[9] <= altsyncram_vp81:altsyncram2.q_b[9]
taps[10] <= altsyncram_vp81:altsyncram2.q_b[10]
taps[11] <= altsyncram_vp81:altsyncram2.q_b[11]
taps[12] <= altsyncram_vp81:altsyncram2.q_b[12]
taps[13] <= altsyncram_vp81:altsyncram2.q_b[13]
taps[14] <= altsyncram_vp81:altsyncram2.q_b[14]
taps[15] <= altsyncram_vp81:altsyncram2.q_b[15]
taps[16] <= altsyncram_vp81:altsyncram2.q_b[16]
taps[17] <= altsyncram_vp81:altsyncram2.q_b[17]
taps[18] <= altsyncram_vp81:altsyncram2.q_b[18]
taps[19] <= altsyncram_vp81:altsyncram2.q_b[19]
taps[20] <= altsyncram_vp81:altsyncram2.q_b[20]
taps[21] <= altsyncram_vp81:altsyncram2.q_b[21]
taps[22] <= altsyncram_vp81:altsyncram2.q_b[22]
taps[23] <= altsyncram_vp81:altsyncram2.q_b[23]
taps[24] <= altsyncram_vp81:altsyncram2.q_b[24]
taps[25] <= altsyncram_vp81:altsyncram2.q_b[25]
taps[26] <= altsyncram_vp81:altsyncram2.q_b[26]
taps[27] <= altsyncram_vp81:altsyncram2.q_b[27]
taps[28] <= altsyncram_vp81:altsyncram2.q_b[28]
taps[29] <= altsyncram_vp81:altsyncram2.q_b[29]
taps[30] <= altsyncram_vp81:altsyncram2.q_b[30]
taps[31] <= altsyncram_vp81:altsyncram2.q_b[31]
taps[32] <= altsyncram_vp81:altsyncram2.q_b[32]
taps[33] <= altsyncram_vp81:altsyncram2.q_b[33]
taps[34] <= altsyncram_vp81:altsyncram2.q_b[34]
taps[35] <= altsyncram_vp81:altsyncram2.q_b[35]
taps[36] <= altsyncram_vp81:altsyncram2.q_b[36]
taps[37] <= altsyncram_vp81:altsyncram2.q_b[37]
taps[38] <= altsyncram_vp81:altsyncram2.q_b[38]
taps[39] <= altsyncram_vp81:altsyncram2.q_b[39]
taps[40] <= altsyncram_vp81:altsyncram2.q_b[40]
taps[41] <= altsyncram_vp81:altsyncram2.q_b[41]
taps[42] <= altsyncram_vp81:altsyncram2.q_b[42]
taps[43] <= altsyncram_vp81:altsyncram2.q_b[43]
taps[44] <= altsyncram_vp81:altsyncram2.q_b[44]
taps[45] <= altsyncram_vp81:altsyncram2.q_b[45]
taps[46] <= altsyncram_vp81:altsyncram2.q_b[46]
taps[47] <= altsyncram_vp81:altsyncram2.q_b[47]
taps[48] <= altsyncram_vp81:altsyncram2.q_b[48]
taps[49] <= altsyncram_vp81:altsyncram2.q_b[49]
taps[50] <= altsyncram_vp81:altsyncram2.q_b[50]
taps[51] <= altsyncram_vp81:altsyncram2.q_b[51]
taps[52] <= altsyncram_vp81:altsyncram2.q_b[52]
taps[53] <= altsyncram_vp81:altsyncram2.q_b[53]
taps[54] <= altsyncram_vp81:altsyncram2.q_b[54]
taps[55] <= altsyncram_vp81:altsyncram2.q_b[55]
taps[56] <= altsyncram_vp81:altsyncram2.q_b[56]
taps[57] <= altsyncram_vp81:altsyncram2.q_b[57]
taps[58] <= altsyncram_vp81:altsyncram2.q_b[58]
taps[59] <= altsyncram_vp81:altsyncram2.q_b[59]
taps[60] <= altsyncram_vp81:altsyncram2.q_b[60]
taps[61] <= altsyncram_vp81:altsyncram2.q_b[61]
taps[62] <= altsyncram_vp81:altsyncram2.q_b[62]
taps[63] <= altsyncram_vp81:altsyncram2.q_b[63]
taps[64] <= altsyncram_vp81:altsyncram2.q_b[64]
taps[65] <= altsyncram_vp81:altsyncram2.q_b[65]
taps[66] <= altsyncram_vp81:altsyncram2.q_b[66]
taps[67] <= altsyncram_vp81:altsyncram2.q_b[67]
taps[68] <= altsyncram_vp81:altsyncram2.q_b[68]
taps[69] <= altsyncram_vp81:altsyncram2.q_b[69]
taps[70] <= altsyncram_vp81:altsyncram2.q_b[70]
taps[71] <= altsyncram_vp81:altsyncram2.q_b[71]
taps[72] <= altsyncram_vp81:altsyncram2.q_b[72]
taps[73] <= altsyncram_vp81:altsyncram2.q_b[73]
taps[74] <= altsyncram_vp81:altsyncram2.q_b[74]
taps[75] <= altsyncram_vp81:altsyncram2.q_b[75]
taps[76] <= altsyncram_vp81:altsyncram2.q_b[76]
taps[77] <= altsyncram_vp81:altsyncram2.q_b[77]
taps[78] <= altsyncram_vp81:altsyncram2.q_b[78]
taps[79] <= altsyncram_vp81:altsyncram2.q_b[79]
taps[80] <= altsyncram_vp81:altsyncram2.q_b[80]
taps[81] <= altsyncram_vp81:altsyncram2.q_b[81]
taps[82] <= altsyncram_vp81:altsyncram2.q_b[82]
taps[83] <= altsyncram_vp81:altsyncram2.q_b[83]
taps[84] <= altsyncram_vp81:altsyncram2.q_b[84]
taps[85] <= altsyncram_vp81:altsyncram2.q_b[85]
taps[86] <= altsyncram_vp81:altsyncram2.q_b[86]
taps[87] <= altsyncram_vp81:altsyncram2.q_b[87]
taps[88] <= altsyncram_vp81:altsyncram2.q_b[88]
taps[89] <= altsyncram_vp81:altsyncram2.q_b[89]
taps[90] <= altsyncram_vp81:altsyncram2.q_b[90]
taps[91] <= altsyncram_vp81:altsyncram2.q_b[91]
taps[92] <= altsyncram_vp81:altsyncram2.q_b[92]
taps[93] <= altsyncram_vp81:altsyncram2.q_b[93]
taps[94] <= altsyncram_vp81:altsyncram2.q_b[94]
taps[95] <= altsyncram_vp81:altsyncram2.q_b[95]
taps[96] <= altsyncram_vp81:altsyncram2.q_b[96]
taps[97] <= altsyncram_vp81:altsyncram2.q_b[97]
taps[98] <= altsyncram_vp81:altsyncram2.q_b[98]
taps[99] <= altsyncram_vp81:altsyncram2.q_b[99]
taps[100] <= altsyncram_vp81:altsyncram2.q_b[100]
taps[101] <= altsyncram_vp81:altsyncram2.q_b[101]
taps[102] <= altsyncram_vp81:altsyncram2.q_b[102]
taps[103] <= altsyncram_vp81:altsyncram2.q_b[103]
taps[104] <= altsyncram_vp81:altsyncram2.q_b[104]
taps[105] <= altsyncram_vp81:altsyncram2.q_b[105]
taps[106] <= altsyncram_vp81:altsyncram2.q_b[106]
taps[107] <= altsyncram_vp81:altsyncram2.q_b[107]
taps[108] <= altsyncram_vp81:altsyncram2.q_b[108]
taps[109] <= altsyncram_vp81:altsyncram2.q_b[109]
taps[110] <= altsyncram_vp81:altsyncram2.q_b[110]
taps[111] <= altsyncram_vp81:altsyncram2.q_b[111]
taps[112] <= altsyncram_vp81:altsyncram2.q_b[112]
taps[113] <= altsyncram_vp81:altsyncram2.q_b[113]
taps[114] <= altsyncram_vp81:altsyncram2.q_b[114]
taps[115] <= altsyncram_vp81:altsyncram2.q_b[115]
taps[116] <= altsyncram_vp81:altsyncram2.q_b[116]
taps[117] <= altsyncram_vp81:altsyncram2.q_b[117]
taps[118] <= altsyncram_vp81:altsyncram2.q_b[118]
taps[119] <= altsyncram_vp81:altsyncram2.q_b[119]
taps[120] <= altsyncram_vp81:altsyncram2.q_b[120]
taps[121] <= altsyncram_vp81:altsyncram2.q_b[121]
taps[122] <= altsyncram_vp81:altsyncram2.q_b[122]
taps[123] <= altsyncram_vp81:altsyncram2.q_b[123]
taps[124] <= altsyncram_vp81:altsyncram2.q_b[124]
taps[125] <= altsyncram_vp81:altsyncram2.q_b[125]
taps[126] <= altsyncram_vp81:altsyncram2.q_b[126]
taps[127] <= altsyncram_vp81:altsyncram2.q_b[127]
taps[128] <= altsyncram_vp81:altsyncram2.q_b[128]
taps[129] <= altsyncram_vp81:altsyncram2.q_b[129]
taps[130] <= altsyncram_vp81:altsyncram2.q_b[130]
taps[131] <= altsyncram_vp81:altsyncram2.q_b[131]
taps[132] <= altsyncram_vp81:altsyncram2.q_b[132]
taps[133] <= altsyncram_vp81:altsyncram2.q_b[133]
taps[134] <= altsyncram_vp81:altsyncram2.q_b[134]
taps[135] <= altsyncram_vp81:altsyncram2.q_b[135]
taps[136] <= altsyncram_vp81:altsyncram2.q_b[136]
taps[137] <= altsyncram_vp81:altsyncram2.q_b[137]
taps[138] <= altsyncram_vp81:altsyncram2.q_b[138]
taps[139] <= altsyncram_vp81:altsyncram2.q_b[139]
taps[140] <= altsyncram_vp81:altsyncram2.q_b[140]
taps[141] <= altsyncram_vp81:altsyncram2.q_b[141]
taps[142] <= altsyncram_vp81:altsyncram2.q_b[142]
taps[143] <= altsyncram_vp81:altsyncram2.q_b[143]
taps[144] <= altsyncram_vp81:altsyncram2.q_b[144]
taps[145] <= altsyncram_vp81:altsyncram2.q_b[145]
taps[146] <= altsyncram_vp81:altsyncram2.q_b[146]
taps[147] <= altsyncram_vp81:altsyncram2.q_b[147]
taps[148] <= altsyncram_vp81:altsyncram2.q_b[148]
taps[149] <= altsyncram_vp81:altsyncram2.q_b[149]


|TOP_DE0_CAMERA_MOUSE|altshift_taps:fifo_inst2|shift_taps_lpm:auto_generated|altsyncram_vp81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[0] => ram_block3a64.PORTAADDR
address_a[0] => ram_block3a65.PORTAADDR
address_a[0] => ram_block3a66.PORTAADDR
address_a[0] => ram_block3a67.PORTAADDR
address_a[0] => ram_block3a68.PORTAADDR
address_a[0] => ram_block3a69.PORTAADDR
address_a[0] => ram_block3a70.PORTAADDR
address_a[0] => ram_block3a71.PORTAADDR
address_a[0] => ram_block3a72.PORTAADDR
address_a[0] => ram_block3a73.PORTAADDR
address_a[0] => ram_block3a74.PORTAADDR
address_a[0] => ram_block3a75.PORTAADDR
address_a[0] => ram_block3a76.PORTAADDR
address_a[0] => ram_block3a77.PORTAADDR
address_a[0] => ram_block3a78.PORTAADDR
address_a[0] => ram_block3a79.PORTAADDR
address_a[0] => ram_block3a80.PORTAADDR
address_a[0] => ram_block3a81.PORTAADDR
address_a[0] => ram_block3a82.PORTAADDR
address_a[0] => ram_block3a83.PORTAADDR
address_a[0] => ram_block3a84.PORTAADDR
address_a[0] => ram_block3a85.PORTAADDR
address_a[0] => ram_block3a86.PORTAADDR
address_a[0] => ram_block3a87.PORTAADDR
address_a[0] => ram_block3a88.PORTAADDR
address_a[0] => ram_block3a89.PORTAADDR
address_a[0] => ram_block3a90.PORTAADDR
address_a[0] => ram_block3a91.PORTAADDR
address_a[0] => ram_block3a92.PORTAADDR
address_a[0] => ram_block3a93.PORTAADDR
address_a[0] => ram_block3a94.PORTAADDR
address_a[0] => ram_block3a95.PORTAADDR
address_a[0] => ram_block3a96.PORTAADDR
address_a[0] => ram_block3a97.PORTAADDR
address_a[0] => ram_block3a98.PORTAADDR
address_a[0] => ram_block3a99.PORTAADDR
address_a[0] => ram_block3a100.PORTAADDR
address_a[0] => ram_block3a101.PORTAADDR
address_a[0] => ram_block3a102.PORTAADDR
address_a[0] => ram_block3a103.PORTAADDR
address_a[0] => ram_block3a104.PORTAADDR
address_a[0] => ram_block3a105.PORTAADDR
address_a[0] => ram_block3a106.PORTAADDR
address_a[0] => ram_block3a107.PORTAADDR
address_a[0] => ram_block3a108.PORTAADDR
address_a[0] => ram_block3a109.PORTAADDR
address_a[0] => ram_block3a110.PORTAADDR
address_a[0] => ram_block3a111.PORTAADDR
address_a[0] => ram_block3a112.PORTAADDR
address_a[0] => ram_block3a113.PORTAADDR
address_a[0] => ram_block3a114.PORTAADDR
address_a[0] => ram_block3a115.PORTAADDR
address_a[0] => ram_block3a116.PORTAADDR
address_a[0] => ram_block3a117.PORTAADDR
address_a[0] => ram_block3a118.PORTAADDR
address_a[0] => ram_block3a119.PORTAADDR
address_a[0] => ram_block3a120.PORTAADDR
address_a[0] => ram_block3a121.PORTAADDR
address_a[0] => ram_block3a122.PORTAADDR
address_a[0] => ram_block3a123.PORTAADDR
address_a[0] => ram_block3a124.PORTAADDR
address_a[0] => ram_block3a125.PORTAADDR
address_a[0] => ram_block3a126.PORTAADDR
address_a[0] => ram_block3a127.PORTAADDR
address_a[0] => ram_block3a128.PORTAADDR
address_a[0] => ram_block3a129.PORTAADDR
address_a[0] => ram_block3a130.PORTAADDR
address_a[0] => ram_block3a131.PORTAADDR
address_a[0] => ram_block3a132.PORTAADDR
address_a[0] => ram_block3a133.PORTAADDR
address_a[0] => ram_block3a134.PORTAADDR
address_a[0] => ram_block3a135.PORTAADDR
address_a[0] => ram_block3a136.PORTAADDR
address_a[0] => ram_block3a137.PORTAADDR
address_a[0] => ram_block3a138.PORTAADDR
address_a[0] => ram_block3a139.PORTAADDR
address_a[0] => ram_block3a140.PORTAADDR
address_a[0] => ram_block3a141.PORTAADDR
address_a[0] => ram_block3a142.PORTAADDR
address_a[0] => ram_block3a143.PORTAADDR
address_a[0] => ram_block3a144.PORTAADDR
address_a[0] => ram_block3a145.PORTAADDR
address_a[0] => ram_block3a146.PORTAADDR
address_a[0] => ram_block3a147.PORTAADDR
address_a[0] => ram_block3a148.PORTAADDR
address_a[0] => ram_block3a149.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[1] => ram_block3a64.PORTAADDR1
address_a[1] => ram_block3a65.PORTAADDR1
address_a[1] => ram_block3a66.PORTAADDR1
address_a[1] => ram_block3a67.PORTAADDR1
address_a[1] => ram_block3a68.PORTAADDR1
address_a[1] => ram_block3a69.PORTAADDR1
address_a[1] => ram_block3a70.PORTAADDR1
address_a[1] => ram_block3a71.PORTAADDR1
address_a[1] => ram_block3a72.PORTAADDR1
address_a[1] => ram_block3a73.PORTAADDR1
address_a[1] => ram_block3a74.PORTAADDR1
address_a[1] => ram_block3a75.PORTAADDR1
address_a[1] => ram_block3a76.PORTAADDR1
address_a[1] => ram_block3a77.PORTAADDR1
address_a[1] => ram_block3a78.PORTAADDR1
address_a[1] => ram_block3a79.PORTAADDR1
address_a[1] => ram_block3a80.PORTAADDR1
address_a[1] => ram_block3a81.PORTAADDR1
address_a[1] => ram_block3a82.PORTAADDR1
address_a[1] => ram_block3a83.PORTAADDR1
address_a[1] => ram_block3a84.PORTAADDR1
address_a[1] => ram_block3a85.PORTAADDR1
address_a[1] => ram_block3a86.PORTAADDR1
address_a[1] => ram_block3a87.PORTAADDR1
address_a[1] => ram_block3a88.PORTAADDR1
address_a[1] => ram_block3a89.PORTAADDR1
address_a[1] => ram_block3a90.PORTAADDR1
address_a[1] => ram_block3a91.PORTAADDR1
address_a[1] => ram_block3a92.PORTAADDR1
address_a[1] => ram_block3a93.PORTAADDR1
address_a[1] => ram_block3a94.PORTAADDR1
address_a[1] => ram_block3a95.PORTAADDR1
address_a[1] => ram_block3a96.PORTAADDR1
address_a[1] => ram_block3a97.PORTAADDR1
address_a[1] => ram_block3a98.PORTAADDR1
address_a[1] => ram_block3a99.PORTAADDR1
address_a[1] => ram_block3a100.PORTAADDR1
address_a[1] => ram_block3a101.PORTAADDR1
address_a[1] => ram_block3a102.PORTAADDR1
address_a[1] => ram_block3a103.PORTAADDR1
address_a[1] => ram_block3a104.PORTAADDR1
address_a[1] => ram_block3a105.PORTAADDR1
address_a[1] => ram_block3a106.PORTAADDR1
address_a[1] => ram_block3a107.PORTAADDR1
address_a[1] => ram_block3a108.PORTAADDR1
address_a[1] => ram_block3a109.PORTAADDR1
address_a[1] => ram_block3a110.PORTAADDR1
address_a[1] => ram_block3a111.PORTAADDR1
address_a[1] => ram_block3a112.PORTAADDR1
address_a[1] => ram_block3a113.PORTAADDR1
address_a[1] => ram_block3a114.PORTAADDR1
address_a[1] => ram_block3a115.PORTAADDR1
address_a[1] => ram_block3a116.PORTAADDR1
address_a[1] => ram_block3a117.PORTAADDR1
address_a[1] => ram_block3a118.PORTAADDR1
address_a[1] => ram_block3a119.PORTAADDR1
address_a[1] => ram_block3a120.PORTAADDR1
address_a[1] => ram_block3a121.PORTAADDR1
address_a[1] => ram_block3a122.PORTAADDR1
address_a[1] => ram_block3a123.PORTAADDR1
address_a[1] => ram_block3a124.PORTAADDR1
address_a[1] => ram_block3a125.PORTAADDR1
address_a[1] => ram_block3a126.PORTAADDR1
address_a[1] => ram_block3a127.PORTAADDR1
address_a[1] => ram_block3a128.PORTAADDR1
address_a[1] => ram_block3a129.PORTAADDR1
address_a[1] => ram_block3a130.PORTAADDR1
address_a[1] => ram_block3a131.PORTAADDR1
address_a[1] => ram_block3a132.PORTAADDR1
address_a[1] => ram_block3a133.PORTAADDR1
address_a[1] => ram_block3a134.PORTAADDR1
address_a[1] => ram_block3a135.PORTAADDR1
address_a[1] => ram_block3a136.PORTAADDR1
address_a[1] => ram_block3a137.PORTAADDR1
address_a[1] => ram_block3a138.PORTAADDR1
address_a[1] => ram_block3a139.PORTAADDR1
address_a[1] => ram_block3a140.PORTAADDR1
address_a[1] => ram_block3a141.PORTAADDR1
address_a[1] => ram_block3a142.PORTAADDR1
address_a[1] => ram_block3a143.PORTAADDR1
address_a[1] => ram_block3a144.PORTAADDR1
address_a[1] => ram_block3a145.PORTAADDR1
address_a[1] => ram_block3a146.PORTAADDR1
address_a[1] => ram_block3a147.PORTAADDR1
address_a[1] => ram_block3a148.PORTAADDR1
address_a[1] => ram_block3a149.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[2] => ram_block3a64.PORTAADDR2
address_a[2] => ram_block3a65.PORTAADDR2
address_a[2] => ram_block3a66.PORTAADDR2
address_a[2] => ram_block3a67.PORTAADDR2
address_a[2] => ram_block3a68.PORTAADDR2
address_a[2] => ram_block3a69.PORTAADDR2
address_a[2] => ram_block3a70.PORTAADDR2
address_a[2] => ram_block3a71.PORTAADDR2
address_a[2] => ram_block3a72.PORTAADDR2
address_a[2] => ram_block3a73.PORTAADDR2
address_a[2] => ram_block3a74.PORTAADDR2
address_a[2] => ram_block3a75.PORTAADDR2
address_a[2] => ram_block3a76.PORTAADDR2
address_a[2] => ram_block3a77.PORTAADDR2
address_a[2] => ram_block3a78.PORTAADDR2
address_a[2] => ram_block3a79.PORTAADDR2
address_a[2] => ram_block3a80.PORTAADDR2
address_a[2] => ram_block3a81.PORTAADDR2
address_a[2] => ram_block3a82.PORTAADDR2
address_a[2] => ram_block3a83.PORTAADDR2
address_a[2] => ram_block3a84.PORTAADDR2
address_a[2] => ram_block3a85.PORTAADDR2
address_a[2] => ram_block3a86.PORTAADDR2
address_a[2] => ram_block3a87.PORTAADDR2
address_a[2] => ram_block3a88.PORTAADDR2
address_a[2] => ram_block3a89.PORTAADDR2
address_a[2] => ram_block3a90.PORTAADDR2
address_a[2] => ram_block3a91.PORTAADDR2
address_a[2] => ram_block3a92.PORTAADDR2
address_a[2] => ram_block3a93.PORTAADDR2
address_a[2] => ram_block3a94.PORTAADDR2
address_a[2] => ram_block3a95.PORTAADDR2
address_a[2] => ram_block3a96.PORTAADDR2
address_a[2] => ram_block3a97.PORTAADDR2
address_a[2] => ram_block3a98.PORTAADDR2
address_a[2] => ram_block3a99.PORTAADDR2
address_a[2] => ram_block3a100.PORTAADDR2
address_a[2] => ram_block3a101.PORTAADDR2
address_a[2] => ram_block3a102.PORTAADDR2
address_a[2] => ram_block3a103.PORTAADDR2
address_a[2] => ram_block3a104.PORTAADDR2
address_a[2] => ram_block3a105.PORTAADDR2
address_a[2] => ram_block3a106.PORTAADDR2
address_a[2] => ram_block3a107.PORTAADDR2
address_a[2] => ram_block3a108.PORTAADDR2
address_a[2] => ram_block3a109.PORTAADDR2
address_a[2] => ram_block3a110.PORTAADDR2
address_a[2] => ram_block3a111.PORTAADDR2
address_a[2] => ram_block3a112.PORTAADDR2
address_a[2] => ram_block3a113.PORTAADDR2
address_a[2] => ram_block3a114.PORTAADDR2
address_a[2] => ram_block3a115.PORTAADDR2
address_a[2] => ram_block3a116.PORTAADDR2
address_a[2] => ram_block3a117.PORTAADDR2
address_a[2] => ram_block3a118.PORTAADDR2
address_a[2] => ram_block3a119.PORTAADDR2
address_a[2] => ram_block3a120.PORTAADDR2
address_a[2] => ram_block3a121.PORTAADDR2
address_a[2] => ram_block3a122.PORTAADDR2
address_a[2] => ram_block3a123.PORTAADDR2
address_a[2] => ram_block3a124.PORTAADDR2
address_a[2] => ram_block3a125.PORTAADDR2
address_a[2] => ram_block3a126.PORTAADDR2
address_a[2] => ram_block3a127.PORTAADDR2
address_a[2] => ram_block3a128.PORTAADDR2
address_a[2] => ram_block3a129.PORTAADDR2
address_a[2] => ram_block3a130.PORTAADDR2
address_a[2] => ram_block3a131.PORTAADDR2
address_a[2] => ram_block3a132.PORTAADDR2
address_a[2] => ram_block3a133.PORTAADDR2
address_a[2] => ram_block3a134.PORTAADDR2
address_a[2] => ram_block3a135.PORTAADDR2
address_a[2] => ram_block3a136.PORTAADDR2
address_a[2] => ram_block3a137.PORTAADDR2
address_a[2] => ram_block3a138.PORTAADDR2
address_a[2] => ram_block3a139.PORTAADDR2
address_a[2] => ram_block3a140.PORTAADDR2
address_a[2] => ram_block3a141.PORTAADDR2
address_a[2] => ram_block3a142.PORTAADDR2
address_a[2] => ram_block3a143.PORTAADDR2
address_a[2] => ram_block3a144.PORTAADDR2
address_a[2] => ram_block3a145.PORTAADDR2
address_a[2] => ram_block3a146.PORTAADDR2
address_a[2] => ram_block3a147.PORTAADDR2
address_a[2] => ram_block3a148.PORTAADDR2
address_a[2] => ram_block3a149.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[3] => ram_block3a64.PORTAADDR3
address_a[3] => ram_block3a65.PORTAADDR3
address_a[3] => ram_block3a66.PORTAADDR3
address_a[3] => ram_block3a67.PORTAADDR3
address_a[3] => ram_block3a68.PORTAADDR3
address_a[3] => ram_block3a69.PORTAADDR3
address_a[3] => ram_block3a70.PORTAADDR3
address_a[3] => ram_block3a71.PORTAADDR3
address_a[3] => ram_block3a72.PORTAADDR3
address_a[3] => ram_block3a73.PORTAADDR3
address_a[3] => ram_block3a74.PORTAADDR3
address_a[3] => ram_block3a75.PORTAADDR3
address_a[3] => ram_block3a76.PORTAADDR3
address_a[3] => ram_block3a77.PORTAADDR3
address_a[3] => ram_block3a78.PORTAADDR3
address_a[3] => ram_block3a79.PORTAADDR3
address_a[3] => ram_block3a80.PORTAADDR3
address_a[3] => ram_block3a81.PORTAADDR3
address_a[3] => ram_block3a82.PORTAADDR3
address_a[3] => ram_block3a83.PORTAADDR3
address_a[3] => ram_block3a84.PORTAADDR3
address_a[3] => ram_block3a85.PORTAADDR3
address_a[3] => ram_block3a86.PORTAADDR3
address_a[3] => ram_block3a87.PORTAADDR3
address_a[3] => ram_block3a88.PORTAADDR3
address_a[3] => ram_block3a89.PORTAADDR3
address_a[3] => ram_block3a90.PORTAADDR3
address_a[3] => ram_block3a91.PORTAADDR3
address_a[3] => ram_block3a92.PORTAADDR3
address_a[3] => ram_block3a93.PORTAADDR3
address_a[3] => ram_block3a94.PORTAADDR3
address_a[3] => ram_block3a95.PORTAADDR3
address_a[3] => ram_block3a96.PORTAADDR3
address_a[3] => ram_block3a97.PORTAADDR3
address_a[3] => ram_block3a98.PORTAADDR3
address_a[3] => ram_block3a99.PORTAADDR3
address_a[3] => ram_block3a100.PORTAADDR3
address_a[3] => ram_block3a101.PORTAADDR3
address_a[3] => ram_block3a102.PORTAADDR3
address_a[3] => ram_block3a103.PORTAADDR3
address_a[3] => ram_block3a104.PORTAADDR3
address_a[3] => ram_block3a105.PORTAADDR3
address_a[3] => ram_block3a106.PORTAADDR3
address_a[3] => ram_block3a107.PORTAADDR3
address_a[3] => ram_block3a108.PORTAADDR3
address_a[3] => ram_block3a109.PORTAADDR3
address_a[3] => ram_block3a110.PORTAADDR3
address_a[3] => ram_block3a111.PORTAADDR3
address_a[3] => ram_block3a112.PORTAADDR3
address_a[3] => ram_block3a113.PORTAADDR3
address_a[3] => ram_block3a114.PORTAADDR3
address_a[3] => ram_block3a115.PORTAADDR3
address_a[3] => ram_block3a116.PORTAADDR3
address_a[3] => ram_block3a117.PORTAADDR3
address_a[3] => ram_block3a118.PORTAADDR3
address_a[3] => ram_block3a119.PORTAADDR3
address_a[3] => ram_block3a120.PORTAADDR3
address_a[3] => ram_block3a121.PORTAADDR3
address_a[3] => ram_block3a122.PORTAADDR3
address_a[3] => ram_block3a123.PORTAADDR3
address_a[3] => ram_block3a124.PORTAADDR3
address_a[3] => ram_block3a125.PORTAADDR3
address_a[3] => ram_block3a126.PORTAADDR3
address_a[3] => ram_block3a127.PORTAADDR3
address_a[3] => ram_block3a128.PORTAADDR3
address_a[3] => ram_block3a129.PORTAADDR3
address_a[3] => ram_block3a130.PORTAADDR3
address_a[3] => ram_block3a131.PORTAADDR3
address_a[3] => ram_block3a132.PORTAADDR3
address_a[3] => ram_block3a133.PORTAADDR3
address_a[3] => ram_block3a134.PORTAADDR3
address_a[3] => ram_block3a135.PORTAADDR3
address_a[3] => ram_block3a136.PORTAADDR3
address_a[3] => ram_block3a137.PORTAADDR3
address_a[3] => ram_block3a138.PORTAADDR3
address_a[3] => ram_block3a139.PORTAADDR3
address_a[3] => ram_block3a140.PORTAADDR3
address_a[3] => ram_block3a141.PORTAADDR3
address_a[3] => ram_block3a142.PORTAADDR3
address_a[3] => ram_block3a143.PORTAADDR3
address_a[3] => ram_block3a144.PORTAADDR3
address_a[3] => ram_block3a145.PORTAADDR3
address_a[3] => ram_block3a146.PORTAADDR3
address_a[3] => ram_block3a147.PORTAADDR3
address_a[3] => ram_block3a148.PORTAADDR3
address_a[3] => ram_block3a149.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[4] => ram_block3a64.PORTAADDR4
address_a[4] => ram_block3a65.PORTAADDR4
address_a[4] => ram_block3a66.PORTAADDR4
address_a[4] => ram_block3a67.PORTAADDR4
address_a[4] => ram_block3a68.PORTAADDR4
address_a[4] => ram_block3a69.PORTAADDR4
address_a[4] => ram_block3a70.PORTAADDR4
address_a[4] => ram_block3a71.PORTAADDR4
address_a[4] => ram_block3a72.PORTAADDR4
address_a[4] => ram_block3a73.PORTAADDR4
address_a[4] => ram_block3a74.PORTAADDR4
address_a[4] => ram_block3a75.PORTAADDR4
address_a[4] => ram_block3a76.PORTAADDR4
address_a[4] => ram_block3a77.PORTAADDR4
address_a[4] => ram_block3a78.PORTAADDR4
address_a[4] => ram_block3a79.PORTAADDR4
address_a[4] => ram_block3a80.PORTAADDR4
address_a[4] => ram_block3a81.PORTAADDR4
address_a[4] => ram_block3a82.PORTAADDR4
address_a[4] => ram_block3a83.PORTAADDR4
address_a[4] => ram_block3a84.PORTAADDR4
address_a[4] => ram_block3a85.PORTAADDR4
address_a[4] => ram_block3a86.PORTAADDR4
address_a[4] => ram_block3a87.PORTAADDR4
address_a[4] => ram_block3a88.PORTAADDR4
address_a[4] => ram_block3a89.PORTAADDR4
address_a[4] => ram_block3a90.PORTAADDR4
address_a[4] => ram_block3a91.PORTAADDR4
address_a[4] => ram_block3a92.PORTAADDR4
address_a[4] => ram_block3a93.PORTAADDR4
address_a[4] => ram_block3a94.PORTAADDR4
address_a[4] => ram_block3a95.PORTAADDR4
address_a[4] => ram_block3a96.PORTAADDR4
address_a[4] => ram_block3a97.PORTAADDR4
address_a[4] => ram_block3a98.PORTAADDR4
address_a[4] => ram_block3a99.PORTAADDR4
address_a[4] => ram_block3a100.PORTAADDR4
address_a[4] => ram_block3a101.PORTAADDR4
address_a[4] => ram_block3a102.PORTAADDR4
address_a[4] => ram_block3a103.PORTAADDR4
address_a[4] => ram_block3a104.PORTAADDR4
address_a[4] => ram_block3a105.PORTAADDR4
address_a[4] => ram_block3a106.PORTAADDR4
address_a[4] => ram_block3a107.PORTAADDR4
address_a[4] => ram_block3a108.PORTAADDR4
address_a[4] => ram_block3a109.PORTAADDR4
address_a[4] => ram_block3a110.PORTAADDR4
address_a[4] => ram_block3a111.PORTAADDR4
address_a[4] => ram_block3a112.PORTAADDR4
address_a[4] => ram_block3a113.PORTAADDR4
address_a[4] => ram_block3a114.PORTAADDR4
address_a[4] => ram_block3a115.PORTAADDR4
address_a[4] => ram_block3a116.PORTAADDR4
address_a[4] => ram_block3a117.PORTAADDR4
address_a[4] => ram_block3a118.PORTAADDR4
address_a[4] => ram_block3a119.PORTAADDR4
address_a[4] => ram_block3a120.PORTAADDR4
address_a[4] => ram_block3a121.PORTAADDR4
address_a[4] => ram_block3a122.PORTAADDR4
address_a[4] => ram_block3a123.PORTAADDR4
address_a[4] => ram_block3a124.PORTAADDR4
address_a[4] => ram_block3a125.PORTAADDR4
address_a[4] => ram_block3a126.PORTAADDR4
address_a[4] => ram_block3a127.PORTAADDR4
address_a[4] => ram_block3a128.PORTAADDR4
address_a[4] => ram_block3a129.PORTAADDR4
address_a[4] => ram_block3a130.PORTAADDR4
address_a[4] => ram_block3a131.PORTAADDR4
address_a[4] => ram_block3a132.PORTAADDR4
address_a[4] => ram_block3a133.PORTAADDR4
address_a[4] => ram_block3a134.PORTAADDR4
address_a[4] => ram_block3a135.PORTAADDR4
address_a[4] => ram_block3a136.PORTAADDR4
address_a[4] => ram_block3a137.PORTAADDR4
address_a[4] => ram_block3a138.PORTAADDR4
address_a[4] => ram_block3a139.PORTAADDR4
address_a[4] => ram_block3a140.PORTAADDR4
address_a[4] => ram_block3a141.PORTAADDR4
address_a[4] => ram_block3a142.PORTAADDR4
address_a[4] => ram_block3a143.PORTAADDR4
address_a[4] => ram_block3a144.PORTAADDR4
address_a[4] => ram_block3a145.PORTAADDR4
address_a[4] => ram_block3a146.PORTAADDR4
address_a[4] => ram_block3a147.PORTAADDR4
address_a[4] => ram_block3a148.PORTAADDR4
address_a[4] => ram_block3a149.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[5] => ram_block3a64.PORTAADDR5
address_a[5] => ram_block3a65.PORTAADDR5
address_a[5] => ram_block3a66.PORTAADDR5
address_a[5] => ram_block3a67.PORTAADDR5
address_a[5] => ram_block3a68.PORTAADDR5
address_a[5] => ram_block3a69.PORTAADDR5
address_a[5] => ram_block3a70.PORTAADDR5
address_a[5] => ram_block3a71.PORTAADDR5
address_a[5] => ram_block3a72.PORTAADDR5
address_a[5] => ram_block3a73.PORTAADDR5
address_a[5] => ram_block3a74.PORTAADDR5
address_a[5] => ram_block3a75.PORTAADDR5
address_a[5] => ram_block3a76.PORTAADDR5
address_a[5] => ram_block3a77.PORTAADDR5
address_a[5] => ram_block3a78.PORTAADDR5
address_a[5] => ram_block3a79.PORTAADDR5
address_a[5] => ram_block3a80.PORTAADDR5
address_a[5] => ram_block3a81.PORTAADDR5
address_a[5] => ram_block3a82.PORTAADDR5
address_a[5] => ram_block3a83.PORTAADDR5
address_a[5] => ram_block3a84.PORTAADDR5
address_a[5] => ram_block3a85.PORTAADDR5
address_a[5] => ram_block3a86.PORTAADDR5
address_a[5] => ram_block3a87.PORTAADDR5
address_a[5] => ram_block3a88.PORTAADDR5
address_a[5] => ram_block3a89.PORTAADDR5
address_a[5] => ram_block3a90.PORTAADDR5
address_a[5] => ram_block3a91.PORTAADDR5
address_a[5] => ram_block3a92.PORTAADDR5
address_a[5] => ram_block3a93.PORTAADDR5
address_a[5] => ram_block3a94.PORTAADDR5
address_a[5] => ram_block3a95.PORTAADDR5
address_a[5] => ram_block3a96.PORTAADDR5
address_a[5] => ram_block3a97.PORTAADDR5
address_a[5] => ram_block3a98.PORTAADDR5
address_a[5] => ram_block3a99.PORTAADDR5
address_a[5] => ram_block3a100.PORTAADDR5
address_a[5] => ram_block3a101.PORTAADDR5
address_a[5] => ram_block3a102.PORTAADDR5
address_a[5] => ram_block3a103.PORTAADDR5
address_a[5] => ram_block3a104.PORTAADDR5
address_a[5] => ram_block3a105.PORTAADDR5
address_a[5] => ram_block3a106.PORTAADDR5
address_a[5] => ram_block3a107.PORTAADDR5
address_a[5] => ram_block3a108.PORTAADDR5
address_a[5] => ram_block3a109.PORTAADDR5
address_a[5] => ram_block3a110.PORTAADDR5
address_a[5] => ram_block3a111.PORTAADDR5
address_a[5] => ram_block3a112.PORTAADDR5
address_a[5] => ram_block3a113.PORTAADDR5
address_a[5] => ram_block3a114.PORTAADDR5
address_a[5] => ram_block3a115.PORTAADDR5
address_a[5] => ram_block3a116.PORTAADDR5
address_a[5] => ram_block3a117.PORTAADDR5
address_a[5] => ram_block3a118.PORTAADDR5
address_a[5] => ram_block3a119.PORTAADDR5
address_a[5] => ram_block3a120.PORTAADDR5
address_a[5] => ram_block3a121.PORTAADDR5
address_a[5] => ram_block3a122.PORTAADDR5
address_a[5] => ram_block3a123.PORTAADDR5
address_a[5] => ram_block3a124.PORTAADDR5
address_a[5] => ram_block3a125.PORTAADDR5
address_a[5] => ram_block3a126.PORTAADDR5
address_a[5] => ram_block3a127.PORTAADDR5
address_a[5] => ram_block3a128.PORTAADDR5
address_a[5] => ram_block3a129.PORTAADDR5
address_a[5] => ram_block3a130.PORTAADDR5
address_a[5] => ram_block3a131.PORTAADDR5
address_a[5] => ram_block3a132.PORTAADDR5
address_a[5] => ram_block3a133.PORTAADDR5
address_a[5] => ram_block3a134.PORTAADDR5
address_a[5] => ram_block3a135.PORTAADDR5
address_a[5] => ram_block3a136.PORTAADDR5
address_a[5] => ram_block3a137.PORTAADDR5
address_a[5] => ram_block3a138.PORTAADDR5
address_a[5] => ram_block3a139.PORTAADDR5
address_a[5] => ram_block3a140.PORTAADDR5
address_a[5] => ram_block3a141.PORTAADDR5
address_a[5] => ram_block3a142.PORTAADDR5
address_a[5] => ram_block3a143.PORTAADDR5
address_a[5] => ram_block3a144.PORTAADDR5
address_a[5] => ram_block3a145.PORTAADDR5
address_a[5] => ram_block3a146.PORTAADDR5
address_a[5] => ram_block3a147.PORTAADDR5
address_a[5] => ram_block3a148.PORTAADDR5
address_a[5] => ram_block3a149.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[6] => ram_block3a64.PORTAADDR6
address_a[6] => ram_block3a65.PORTAADDR6
address_a[6] => ram_block3a66.PORTAADDR6
address_a[6] => ram_block3a67.PORTAADDR6
address_a[6] => ram_block3a68.PORTAADDR6
address_a[6] => ram_block3a69.PORTAADDR6
address_a[6] => ram_block3a70.PORTAADDR6
address_a[6] => ram_block3a71.PORTAADDR6
address_a[6] => ram_block3a72.PORTAADDR6
address_a[6] => ram_block3a73.PORTAADDR6
address_a[6] => ram_block3a74.PORTAADDR6
address_a[6] => ram_block3a75.PORTAADDR6
address_a[6] => ram_block3a76.PORTAADDR6
address_a[6] => ram_block3a77.PORTAADDR6
address_a[6] => ram_block3a78.PORTAADDR6
address_a[6] => ram_block3a79.PORTAADDR6
address_a[6] => ram_block3a80.PORTAADDR6
address_a[6] => ram_block3a81.PORTAADDR6
address_a[6] => ram_block3a82.PORTAADDR6
address_a[6] => ram_block3a83.PORTAADDR6
address_a[6] => ram_block3a84.PORTAADDR6
address_a[6] => ram_block3a85.PORTAADDR6
address_a[6] => ram_block3a86.PORTAADDR6
address_a[6] => ram_block3a87.PORTAADDR6
address_a[6] => ram_block3a88.PORTAADDR6
address_a[6] => ram_block3a89.PORTAADDR6
address_a[6] => ram_block3a90.PORTAADDR6
address_a[6] => ram_block3a91.PORTAADDR6
address_a[6] => ram_block3a92.PORTAADDR6
address_a[6] => ram_block3a93.PORTAADDR6
address_a[6] => ram_block3a94.PORTAADDR6
address_a[6] => ram_block3a95.PORTAADDR6
address_a[6] => ram_block3a96.PORTAADDR6
address_a[6] => ram_block3a97.PORTAADDR6
address_a[6] => ram_block3a98.PORTAADDR6
address_a[6] => ram_block3a99.PORTAADDR6
address_a[6] => ram_block3a100.PORTAADDR6
address_a[6] => ram_block3a101.PORTAADDR6
address_a[6] => ram_block3a102.PORTAADDR6
address_a[6] => ram_block3a103.PORTAADDR6
address_a[6] => ram_block3a104.PORTAADDR6
address_a[6] => ram_block3a105.PORTAADDR6
address_a[6] => ram_block3a106.PORTAADDR6
address_a[6] => ram_block3a107.PORTAADDR6
address_a[6] => ram_block3a108.PORTAADDR6
address_a[6] => ram_block3a109.PORTAADDR6
address_a[6] => ram_block3a110.PORTAADDR6
address_a[6] => ram_block3a111.PORTAADDR6
address_a[6] => ram_block3a112.PORTAADDR6
address_a[6] => ram_block3a113.PORTAADDR6
address_a[6] => ram_block3a114.PORTAADDR6
address_a[6] => ram_block3a115.PORTAADDR6
address_a[6] => ram_block3a116.PORTAADDR6
address_a[6] => ram_block3a117.PORTAADDR6
address_a[6] => ram_block3a118.PORTAADDR6
address_a[6] => ram_block3a119.PORTAADDR6
address_a[6] => ram_block3a120.PORTAADDR6
address_a[6] => ram_block3a121.PORTAADDR6
address_a[6] => ram_block3a122.PORTAADDR6
address_a[6] => ram_block3a123.PORTAADDR6
address_a[6] => ram_block3a124.PORTAADDR6
address_a[6] => ram_block3a125.PORTAADDR6
address_a[6] => ram_block3a126.PORTAADDR6
address_a[6] => ram_block3a127.PORTAADDR6
address_a[6] => ram_block3a128.PORTAADDR6
address_a[6] => ram_block3a129.PORTAADDR6
address_a[6] => ram_block3a130.PORTAADDR6
address_a[6] => ram_block3a131.PORTAADDR6
address_a[6] => ram_block3a132.PORTAADDR6
address_a[6] => ram_block3a133.PORTAADDR6
address_a[6] => ram_block3a134.PORTAADDR6
address_a[6] => ram_block3a135.PORTAADDR6
address_a[6] => ram_block3a136.PORTAADDR6
address_a[6] => ram_block3a137.PORTAADDR6
address_a[6] => ram_block3a138.PORTAADDR6
address_a[6] => ram_block3a139.PORTAADDR6
address_a[6] => ram_block3a140.PORTAADDR6
address_a[6] => ram_block3a141.PORTAADDR6
address_a[6] => ram_block3a142.PORTAADDR6
address_a[6] => ram_block3a143.PORTAADDR6
address_a[6] => ram_block3a144.PORTAADDR6
address_a[6] => ram_block3a145.PORTAADDR6
address_a[6] => ram_block3a146.PORTAADDR6
address_a[6] => ram_block3a147.PORTAADDR6
address_a[6] => ram_block3a148.PORTAADDR6
address_a[6] => ram_block3a149.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[7] => ram_block3a64.PORTAADDR7
address_a[7] => ram_block3a65.PORTAADDR7
address_a[7] => ram_block3a66.PORTAADDR7
address_a[7] => ram_block3a67.PORTAADDR7
address_a[7] => ram_block3a68.PORTAADDR7
address_a[7] => ram_block3a69.PORTAADDR7
address_a[7] => ram_block3a70.PORTAADDR7
address_a[7] => ram_block3a71.PORTAADDR7
address_a[7] => ram_block3a72.PORTAADDR7
address_a[7] => ram_block3a73.PORTAADDR7
address_a[7] => ram_block3a74.PORTAADDR7
address_a[7] => ram_block3a75.PORTAADDR7
address_a[7] => ram_block3a76.PORTAADDR7
address_a[7] => ram_block3a77.PORTAADDR7
address_a[7] => ram_block3a78.PORTAADDR7
address_a[7] => ram_block3a79.PORTAADDR7
address_a[7] => ram_block3a80.PORTAADDR7
address_a[7] => ram_block3a81.PORTAADDR7
address_a[7] => ram_block3a82.PORTAADDR7
address_a[7] => ram_block3a83.PORTAADDR7
address_a[7] => ram_block3a84.PORTAADDR7
address_a[7] => ram_block3a85.PORTAADDR7
address_a[7] => ram_block3a86.PORTAADDR7
address_a[7] => ram_block3a87.PORTAADDR7
address_a[7] => ram_block3a88.PORTAADDR7
address_a[7] => ram_block3a89.PORTAADDR7
address_a[7] => ram_block3a90.PORTAADDR7
address_a[7] => ram_block3a91.PORTAADDR7
address_a[7] => ram_block3a92.PORTAADDR7
address_a[7] => ram_block3a93.PORTAADDR7
address_a[7] => ram_block3a94.PORTAADDR7
address_a[7] => ram_block3a95.PORTAADDR7
address_a[7] => ram_block3a96.PORTAADDR7
address_a[7] => ram_block3a97.PORTAADDR7
address_a[7] => ram_block3a98.PORTAADDR7
address_a[7] => ram_block3a99.PORTAADDR7
address_a[7] => ram_block3a100.PORTAADDR7
address_a[7] => ram_block3a101.PORTAADDR7
address_a[7] => ram_block3a102.PORTAADDR7
address_a[7] => ram_block3a103.PORTAADDR7
address_a[7] => ram_block3a104.PORTAADDR7
address_a[7] => ram_block3a105.PORTAADDR7
address_a[7] => ram_block3a106.PORTAADDR7
address_a[7] => ram_block3a107.PORTAADDR7
address_a[7] => ram_block3a108.PORTAADDR7
address_a[7] => ram_block3a109.PORTAADDR7
address_a[7] => ram_block3a110.PORTAADDR7
address_a[7] => ram_block3a111.PORTAADDR7
address_a[7] => ram_block3a112.PORTAADDR7
address_a[7] => ram_block3a113.PORTAADDR7
address_a[7] => ram_block3a114.PORTAADDR7
address_a[7] => ram_block3a115.PORTAADDR7
address_a[7] => ram_block3a116.PORTAADDR7
address_a[7] => ram_block3a117.PORTAADDR7
address_a[7] => ram_block3a118.PORTAADDR7
address_a[7] => ram_block3a119.PORTAADDR7
address_a[7] => ram_block3a120.PORTAADDR7
address_a[7] => ram_block3a121.PORTAADDR7
address_a[7] => ram_block3a122.PORTAADDR7
address_a[7] => ram_block3a123.PORTAADDR7
address_a[7] => ram_block3a124.PORTAADDR7
address_a[7] => ram_block3a125.PORTAADDR7
address_a[7] => ram_block3a126.PORTAADDR7
address_a[7] => ram_block3a127.PORTAADDR7
address_a[7] => ram_block3a128.PORTAADDR7
address_a[7] => ram_block3a129.PORTAADDR7
address_a[7] => ram_block3a130.PORTAADDR7
address_a[7] => ram_block3a131.PORTAADDR7
address_a[7] => ram_block3a132.PORTAADDR7
address_a[7] => ram_block3a133.PORTAADDR7
address_a[7] => ram_block3a134.PORTAADDR7
address_a[7] => ram_block3a135.PORTAADDR7
address_a[7] => ram_block3a136.PORTAADDR7
address_a[7] => ram_block3a137.PORTAADDR7
address_a[7] => ram_block3a138.PORTAADDR7
address_a[7] => ram_block3a139.PORTAADDR7
address_a[7] => ram_block3a140.PORTAADDR7
address_a[7] => ram_block3a141.PORTAADDR7
address_a[7] => ram_block3a142.PORTAADDR7
address_a[7] => ram_block3a143.PORTAADDR7
address_a[7] => ram_block3a144.PORTAADDR7
address_a[7] => ram_block3a145.PORTAADDR7
address_a[7] => ram_block3a146.PORTAADDR7
address_a[7] => ram_block3a147.PORTAADDR7
address_a[7] => ram_block3a148.PORTAADDR7
address_a[7] => ram_block3a149.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[8] => ram_block3a64.PORTAADDR8
address_a[8] => ram_block3a65.PORTAADDR8
address_a[8] => ram_block3a66.PORTAADDR8
address_a[8] => ram_block3a67.PORTAADDR8
address_a[8] => ram_block3a68.PORTAADDR8
address_a[8] => ram_block3a69.PORTAADDR8
address_a[8] => ram_block3a70.PORTAADDR8
address_a[8] => ram_block3a71.PORTAADDR8
address_a[8] => ram_block3a72.PORTAADDR8
address_a[8] => ram_block3a73.PORTAADDR8
address_a[8] => ram_block3a74.PORTAADDR8
address_a[8] => ram_block3a75.PORTAADDR8
address_a[8] => ram_block3a76.PORTAADDR8
address_a[8] => ram_block3a77.PORTAADDR8
address_a[8] => ram_block3a78.PORTAADDR8
address_a[8] => ram_block3a79.PORTAADDR8
address_a[8] => ram_block3a80.PORTAADDR8
address_a[8] => ram_block3a81.PORTAADDR8
address_a[8] => ram_block3a82.PORTAADDR8
address_a[8] => ram_block3a83.PORTAADDR8
address_a[8] => ram_block3a84.PORTAADDR8
address_a[8] => ram_block3a85.PORTAADDR8
address_a[8] => ram_block3a86.PORTAADDR8
address_a[8] => ram_block3a87.PORTAADDR8
address_a[8] => ram_block3a88.PORTAADDR8
address_a[8] => ram_block3a89.PORTAADDR8
address_a[8] => ram_block3a90.PORTAADDR8
address_a[8] => ram_block3a91.PORTAADDR8
address_a[8] => ram_block3a92.PORTAADDR8
address_a[8] => ram_block3a93.PORTAADDR8
address_a[8] => ram_block3a94.PORTAADDR8
address_a[8] => ram_block3a95.PORTAADDR8
address_a[8] => ram_block3a96.PORTAADDR8
address_a[8] => ram_block3a97.PORTAADDR8
address_a[8] => ram_block3a98.PORTAADDR8
address_a[8] => ram_block3a99.PORTAADDR8
address_a[8] => ram_block3a100.PORTAADDR8
address_a[8] => ram_block3a101.PORTAADDR8
address_a[8] => ram_block3a102.PORTAADDR8
address_a[8] => ram_block3a103.PORTAADDR8
address_a[8] => ram_block3a104.PORTAADDR8
address_a[8] => ram_block3a105.PORTAADDR8
address_a[8] => ram_block3a106.PORTAADDR8
address_a[8] => ram_block3a107.PORTAADDR8
address_a[8] => ram_block3a108.PORTAADDR8
address_a[8] => ram_block3a109.PORTAADDR8
address_a[8] => ram_block3a110.PORTAADDR8
address_a[8] => ram_block3a111.PORTAADDR8
address_a[8] => ram_block3a112.PORTAADDR8
address_a[8] => ram_block3a113.PORTAADDR8
address_a[8] => ram_block3a114.PORTAADDR8
address_a[8] => ram_block3a115.PORTAADDR8
address_a[8] => ram_block3a116.PORTAADDR8
address_a[8] => ram_block3a117.PORTAADDR8
address_a[8] => ram_block3a118.PORTAADDR8
address_a[8] => ram_block3a119.PORTAADDR8
address_a[8] => ram_block3a120.PORTAADDR8
address_a[8] => ram_block3a121.PORTAADDR8
address_a[8] => ram_block3a122.PORTAADDR8
address_a[8] => ram_block3a123.PORTAADDR8
address_a[8] => ram_block3a124.PORTAADDR8
address_a[8] => ram_block3a125.PORTAADDR8
address_a[8] => ram_block3a126.PORTAADDR8
address_a[8] => ram_block3a127.PORTAADDR8
address_a[8] => ram_block3a128.PORTAADDR8
address_a[8] => ram_block3a129.PORTAADDR8
address_a[8] => ram_block3a130.PORTAADDR8
address_a[8] => ram_block3a131.PORTAADDR8
address_a[8] => ram_block3a132.PORTAADDR8
address_a[8] => ram_block3a133.PORTAADDR8
address_a[8] => ram_block3a134.PORTAADDR8
address_a[8] => ram_block3a135.PORTAADDR8
address_a[8] => ram_block3a136.PORTAADDR8
address_a[8] => ram_block3a137.PORTAADDR8
address_a[8] => ram_block3a138.PORTAADDR8
address_a[8] => ram_block3a139.PORTAADDR8
address_a[8] => ram_block3a140.PORTAADDR8
address_a[8] => ram_block3a141.PORTAADDR8
address_a[8] => ram_block3a142.PORTAADDR8
address_a[8] => ram_block3a143.PORTAADDR8
address_a[8] => ram_block3a144.PORTAADDR8
address_a[8] => ram_block3a145.PORTAADDR8
address_a[8] => ram_block3a146.PORTAADDR8
address_a[8] => ram_block3a147.PORTAADDR8
address_a[8] => ram_block3a148.PORTAADDR8
address_a[8] => ram_block3a149.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[9] => ram_block3a64.PORTAADDR9
address_a[9] => ram_block3a65.PORTAADDR9
address_a[9] => ram_block3a66.PORTAADDR9
address_a[9] => ram_block3a67.PORTAADDR9
address_a[9] => ram_block3a68.PORTAADDR9
address_a[9] => ram_block3a69.PORTAADDR9
address_a[9] => ram_block3a70.PORTAADDR9
address_a[9] => ram_block3a71.PORTAADDR9
address_a[9] => ram_block3a72.PORTAADDR9
address_a[9] => ram_block3a73.PORTAADDR9
address_a[9] => ram_block3a74.PORTAADDR9
address_a[9] => ram_block3a75.PORTAADDR9
address_a[9] => ram_block3a76.PORTAADDR9
address_a[9] => ram_block3a77.PORTAADDR9
address_a[9] => ram_block3a78.PORTAADDR9
address_a[9] => ram_block3a79.PORTAADDR9
address_a[9] => ram_block3a80.PORTAADDR9
address_a[9] => ram_block3a81.PORTAADDR9
address_a[9] => ram_block3a82.PORTAADDR9
address_a[9] => ram_block3a83.PORTAADDR9
address_a[9] => ram_block3a84.PORTAADDR9
address_a[9] => ram_block3a85.PORTAADDR9
address_a[9] => ram_block3a86.PORTAADDR9
address_a[9] => ram_block3a87.PORTAADDR9
address_a[9] => ram_block3a88.PORTAADDR9
address_a[9] => ram_block3a89.PORTAADDR9
address_a[9] => ram_block3a90.PORTAADDR9
address_a[9] => ram_block3a91.PORTAADDR9
address_a[9] => ram_block3a92.PORTAADDR9
address_a[9] => ram_block3a93.PORTAADDR9
address_a[9] => ram_block3a94.PORTAADDR9
address_a[9] => ram_block3a95.PORTAADDR9
address_a[9] => ram_block3a96.PORTAADDR9
address_a[9] => ram_block3a97.PORTAADDR9
address_a[9] => ram_block3a98.PORTAADDR9
address_a[9] => ram_block3a99.PORTAADDR9
address_a[9] => ram_block3a100.PORTAADDR9
address_a[9] => ram_block3a101.PORTAADDR9
address_a[9] => ram_block3a102.PORTAADDR9
address_a[9] => ram_block3a103.PORTAADDR9
address_a[9] => ram_block3a104.PORTAADDR9
address_a[9] => ram_block3a105.PORTAADDR9
address_a[9] => ram_block3a106.PORTAADDR9
address_a[9] => ram_block3a107.PORTAADDR9
address_a[9] => ram_block3a108.PORTAADDR9
address_a[9] => ram_block3a109.PORTAADDR9
address_a[9] => ram_block3a110.PORTAADDR9
address_a[9] => ram_block3a111.PORTAADDR9
address_a[9] => ram_block3a112.PORTAADDR9
address_a[9] => ram_block3a113.PORTAADDR9
address_a[9] => ram_block3a114.PORTAADDR9
address_a[9] => ram_block3a115.PORTAADDR9
address_a[9] => ram_block3a116.PORTAADDR9
address_a[9] => ram_block3a117.PORTAADDR9
address_a[9] => ram_block3a118.PORTAADDR9
address_a[9] => ram_block3a119.PORTAADDR9
address_a[9] => ram_block3a120.PORTAADDR9
address_a[9] => ram_block3a121.PORTAADDR9
address_a[9] => ram_block3a122.PORTAADDR9
address_a[9] => ram_block3a123.PORTAADDR9
address_a[9] => ram_block3a124.PORTAADDR9
address_a[9] => ram_block3a125.PORTAADDR9
address_a[9] => ram_block3a126.PORTAADDR9
address_a[9] => ram_block3a127.PORTAADDR9
address_a[9] => ram_block3a128.PORTAADDR9
address_a[9] => ram_block3a129.PORTAADDR9
address_a[9] => ram_block3a130.PORTAADDR9
address_a[9] => ram_block3a131.PORTAADDR9
address_a[9] => ram_block3a132.PORTAADDR9
address_a[9] => ram_block3a133.PORTAADDR9
address_a[9] => ram_block3a134.PORTAADDR9
address_a[9] => ram_block3a135.PORTAADDR9
address_a[9] => ram_block3a136.PORTAADDR9
address_a[9] => ram_block3a137.PORTAADDR9
address_a[9] => ram_block3a138.PORTAADDR9
address_a[9] => ram_block3a139.PORTAADDR9
address_a[9] => ram_block3a140.PORTAADDR9
address_a[9] => ram_block3a141.PORTAADDR9
address_a[9] => ram_block3a142.PORTAADDR9
address_a[9] => ram_block3a143.PORTAADDR9
address_a[9] => ram_block3a144.PORTAADDR9
address_a[9] => ram_block3a145.PORTAADDR9
address_a[9] => ram_block3a146.PORTAADDR9
address_a[9] => ram_block3a147.PORTAADDR9
address_a[9] => ram_block3a148.PORTAADDR9
address_a[9] => ram_block3a149.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[0] => ram_block3a64.PORTBADDR
address_b[0] => ram_block3a65.PORTBADDR
address_b[0] => ram_block3a66.PORTBADDR
address_b[0] => ram_block3a67.PORTBADDR
address_b[0] => ram_block3a68.PORTBADDR
address_b[0] => ram_block3a69.PORTBADDR
address_b[0] => ram_block3a70.PORTBADDR
address_b[0] => ram_block3a71.PORTBADDR
address_b[0] => ram_block3a72.PORTBADDR
address_b[0] => ram_block3a73.PORTBADDR
address_b[0] => ram_block3a74.PORTBADDR
address_b[0] => ram_block3a75.PORTBADDR
address_b[0] => ram_block3a76.PORTBADDR
address_b[0] => ram_block3a77.PORTBADDR
address_b[0] => ram_block3a78.PORTBADDR
address_b[0] => ram_block3a79.PORTBADDR
address_b[0] => ram_block3a80.PORTBADDR
address_b[0] => ram_block3a81.PORTBADDR
address_b[0] => ram_block3a82.PORTBADDR
address_b[0] => ram_block3a83.PORTBADDR
address_b[0] => ram_block3a84.PORTBADDR
address_b[0] => ram_block3a85.PORTBADDR
address_b[0] => ram_block3a86.PORTBADDR
address_b[0] => ram_block3a87.PORTBADDR
address_b[0] => ram_block3a88.PORTBADDR
address_b[0] => ram_block3a89.PORTBADDR
address_b[0] => ram_block3a90.PORTBADDR
address_b[0] => ram_block3a91.PORTBADDR
address_b[0] => ram_block3a92.PORTBADDR
address_b[0] => ram_block3a93.PORTBADDR
address_b[0] => ram_block3a94.PORTBADDR
address_b[0] => ram_block3a95.PORTBADDR
address_b[0] => ram_block3a96.PORTBADDR
address_b[0] => ram_block3a97.PORTBADDR
address_b[0] => ram_block3a98.PORTBADDR
address_b[0] => ram_block3a99.PORTBADDR
address_b[0] => ram_block3a100.PORTBADDR
address_b[0] => ram_block3a101.PORTBADDR
address_b[0] => ram_block3a102.PORTBADDR
address_b[0] => ram_block3a103.PORTBADDR
address_b[0] => ram_block3a104.PORTBADDR
address_b[0] => ram_block3a105.PORTBADDR
address_b[0] => ram_block3a106.PORTBADDR
address_b[0] => ram_block3a107.PORTBADDR
address_b[0] => ram_block3a108.PORTBADDR
address_b[0] => ram_block3a109.PORTBADDR
address_b[0] => ram_block3a110.PORTBADDR
address_b[0] => ram_block3a111.PORTBADDR
address_b[0] => ram_block3a112.PORTBADDR
address_b[0] => ram_block3a113.PORTBADDR
address_b[0] => ram_block3a114.PORTBADDR
address_b[0] => ram_block3a115.PORTBADDR
address_b[0] => ram_block3a116.PORTBADDR
address_b[0] => ram_block3a117.PORTBADDR
address_b[0] => ram_block3a118.PORTBADDR
address_b[0] => ram_block3a119.PORTBADDR
address_b[0] => ram_block3a120.PORTBADDR
address_b[0] => ram_block3a121.PORTBADDR
address_b[0] => ram_block3a122.PORTBADDR
address_b[0] => ram_block3a123.PORTBADDR
address_b[0] => ram_block3a124.PORTBADDR
address_b[0] => ram_block3a125.PORTBADDR
address_b[0] => ram_block3a126.PORTBADDR
address_b[0] => ram_block3a127.PORTBADDR
address_b[0] => ram_block3a128.PORTBADDR
address_b[0] => ram_block3a129.PORTBADDR
address_b[0] => ram_block3a130.PORTBADDR
address_b[0] => ram_block3a131.PORTBADDR
address_b[0] => ram_block3a132.PORTBADDR
address_b[0] => ram_block3a133.PORTBADDR
address_b[0] => ram_block3a134.PORTBADDR
address_b[0] => ram_block3a135.PORTBADDR
address_b[0] => ram_block3a136.PORTBADDR
address_b[0] => ram_block3a137.PORTBADDR
address_b[0] => ram_block3a138.PORTBADDR
address_b[0] => ram_block3a139.PORTBADDR
address_b[0] => ram_block3a140.PORTBADDR
address_b[0] => ram_block3a141.PORTBADDR
address_b[0] => ram_block3a142.PORTBADDR
address_b[0] => ram_block3a143.PORTBADDR
address_b[0] => ram_block3a144.PORTBADDR
address_b[0] => ram_block3a145.PORTBADDR
address_b[0] => ram_block3a146.PORTBADDR
address_b[0] => ram_block3a147.PORTBADDR
address_b[0] => ram_block3a148.PORTBADDR
address_b[0] => ram_block3a149.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[1] => ram_block3a64.PORTBADDR1
address_b[1] => ram_block3a65.PORTBADDR1
address_b[1] => ram_block3a66.PORTBADDR1
address_b[1] => ram_block3a67.PORTBADDR1
address_b[1] => ram_block3a68.PORTBADDR1
address_b[1] => ram_block3a69.PORTBADDR1
address_b[1] => ram_block3a70.PORTBADDR1
address_b[1] => ram_block3a71.PORTBADDR1
address_b[1] => ram_block3a72.PORTBADDR1
address_b[1] => ram_block3a73.PORTBADDR1
address_b[1] => ram_block3a74.PORTBADDR1
address_b[1] => ram_block3a75.PORTBADDR1
address_b[1] => ram_block3a76.PORTBADDR1
address_b[1] => ram_block3a77.PORTBADDR1
address_b[1] => ram_block3a78.PORTBADDR1
address_b[1] => ram_block3a79.PORTBADDR1
address_b[1] => ram_block3a80.PORTBADDR1
address_b[1] => ram_block3a81.PORTBADDR1
address_b[1] => ram_block3a82.PORTBADDR1
address_b[1] => ram_block3a83.PORTBADDR1
address_b[1] => ram_block3a84.PORTBADDR1
address_b[1] => ram_block3a85.PORTBADDR1
address_b[1] => ram_block3a86.PORTBADDR1
address_b[1] => ram_block3a87.PORTBADDR1
address_b[1] => ram_block3a88.PORTBADDR1
address_b[1] => ram_block3a89.PORTBADDR1
address_b[1] => ram_block3a90.PORTBADDR1
address_b[1] => ram_block3a91.PORTBADDR1
address_b[1] => ram_block3a92.PORTBADDR1
address_b[1] => ram_block3a93.PORTBADDR1
address_b[1] => ram_block3a94.PORTBADDR1
address_b[1] => ram_block3a95.PORTBADDR1
address_b[1] => ram_block3a96.PORTBADDR1
address_b[1] => ram_block3a97.PORTBADDR1
address_b[1] => ram_block3a98.PORTBADDR1
address_b[1] => ram_block3a99.PORTBADDR1
address_b[1] => ram_block3a100.PORTBADDR1
address_b[1] => ram_block3a101.PORTBADDR1
address_b[1] => ram_block3a102.PORTBADDR1
address_b[1] => ram_block3a103.PORTBADDR1
address_b[1] => ram_block3a104.PORTBADDR1
address_b[1] => ram_block3a105.PORTBADDR1
address_b[1] => ram_block3a106.PORTBADDR1
address_b[1] => ram_block3a107.PORTBADDR1
address_b[1] => ram_block3a108.PORTBADDR1
address_b[1] => ram_block3a109.PORTBADDR1
address_b[1] => ram_block3a110.PORTBADDR1
address_b[1] => ram_block3a111.PORTBADDR1
address_b[1] => ram_block3a112.PORTBADDR1
address_b[1] => ram_block3a113.PORTBADDR1
address_b[1] => ram_block3a114.PORTBADDR1
address_b[1] => ram_block3a115.PORTBADDR1
address_b[1] => ram_block3a116.PORTBADDR1
address_b[1] => ram_block3a117.PORTBADDR1
address_b[1] => ram_block3a118.PORTBADDR1
address_b[1] => ram_block3a119.PORTBADDR1
address_b[1] => ram_block3a120.PORTBADDR1
address_b[1] => ram_block3a121.PORTBADDR1
address_b[1] => ram_block3a122.PORTBADDR1
address_b[1] => ram_block3a123.PORTBADDR1
address_b[1] => ram_block3a124.PORTBADDR1
address_b[1] => ram_block3a125.PORTBADDR1
address_b[1] => ram_block3a126.PORTBADDR1
address_b[1] => ram_block3a127.PORTBADDR1
address_b[1] => ram_block3a128.PORTBADDR1
address_b[1] => ram_block3a129.PORTBADDR1
address_b[1] => ram_block3a130.PORTBADDR1
address_b[1] => ram_block3a131.PORTBADDR1
address_b[1] => ram_block3a132.PORTBADDR1
address_b[1] => ram_block3a133.PORTBADDR1
address_b[1] => ram_block3a134.PORTBADDR1
address_b[1] => ram_block3a135.PORTBADDR1
address_b[1] => ram_block3a136.PORTBADDR1
address_b[1] => ram_block3a137.PORTBADDR1
address_b[1] => ram_block3a138.PORTBADDR1
address_b[1] => ram_block3a139.PORTBADDR1
address_b[1] => ram_block3a140.PORTBADDR1
address_b[1] => ram_block3a141.PORTBADDR1
address_b[1] => ram_block3a142.PORTBADDR1
address_b[1] => ram_block3a143.PORTBADDR1
address_b[1] => ram_block3a144.PORTBADDR1
address_b[1] => ram_block3a145.PORTBADDR1
address_b[1] => ram_block3a146.PORTBADDR1
address_b[1] => ram_block3a147.PORTBADDR1
address_b[1] => ram_block3a148.PORTBADDR1
address_b[1] => ram_block3a149.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[2] => ram_block3a64.PORTBADDR2
address_b[2] => ram_block3a65.PORTBADDR2
address_b[2] => ram_block3a66.PORTBADDR2
address_b[2] => ram_block3a67.PORTBADDR2
address_b[2] => ram_block3a68.PORTBADDR2
address_b[2] => ram_block3a69.PORTBADDR2
address_b[2] => ram_block3a70.PORTBADDR2
address_b[2] => ram_block3a71.PORTBADDR2
address_b[2] => ram_block3a72.PORTBADDR2
address_b[2] => ram_block3a73.PORTBADDR2
address_b[2] => ram_block3a74.PORTBADDR2
address_b[2] => ram_block3a75.PORTBADDR2
address_b[2] => ram_block3a76.PORTBADDR2
address_b[2] => ram_block3a77.PORTBADDR2
address_b[2] => ram_block3a78.PORTBADDR2
address_b[2] => ram_block3a79.PORTBADDR2
address_b[2] => ram_block3a80.PORTBADDR2
address_b[2] => ram_block3a81.PORTBADDR2
address_b[2] => ram_block3a82.PORTBADDR2
address_b[2] => ram_block3a83.PORTBADDR2
address_b[2] => ram_block3a84.PORTBADDR2
address_b[2] => ram_block3a85.PORTBADDR2
address_b[2] => ram_block3a86.PORTBADDR2
address_b[2] => ram_block3a87.PORTBADDR2
address_b[2] => ram_block3a88.PORTBADDR2
address_b[2] => ram_block3a89.PORTBADDR2
address_b[2] => ram_block3a90.PORTBADDR2
address_b[2] => ram_block3a91.PORTBADDR2
address_b[2] => ram_block3a92.PORTBADDR2
address_b[2] => ram_block3a93.PORTBADDR2
address_b[2] => ram_block3a94.PORTBADDR2
address_b[2] => ram_block3a95.PORTBADDR2
address_b[2] => ram_block3a96.PORTBADDR2
address_b[2] => ram_block3a97.PORTBADDR2
address_b[2] => ram_block3a98.PORTBADDR2
address_b[2] => ram_block3a99.PORTBADDR2
address_b[2] => ram_block3a100.PORTBADDR2
address_b[2] => ram_block3a101.PORTBADDR2
address_b[2] => ram_block3a102.PORTBADDR2
address_b[2] => ram_block3a103.PORTBADDR2
address_b[2] => ram_block3a104.PORTBADDR2
address_b[2] => ram_block3a105.PORTBADDR2
address_b[2] => ram_block3a106.PORTBADDR2
address_b[2] => ram_block3a107.PORTBADDR2
address_b[2] => ram_block3a108.PORTBADDR2
address_b[2] => ram_block3a109.PORTBADDR2
address_b[2] => ram_block3a110.PORTBADDR2
address_b[2] => ram_block3a111.PORTBADDR2
address_b[2] => ram_block3a112.PORTBADDR2
address_b[2] => ram_block3a113.PORTBADDR2
address_b[2] => ram_block3a114.PORTBADDR2
address_b[2] => ram_block3a115.PORTBADDR2
address_b[2] => ram_block3a116.PORTBADDR2
address_b[2] => ram_block3a117.PORTBADDR2
address_b[2] => ram_block3a118.PORTBADDR2
address_b[2] => ram_block3a119.PORTBADDR2
address_b[2] => ram_block3a120.PORTBADDR2
address_b[2] => ram_block3a121.PORTBADDR2
address_b[2] => ram_block3a122.PORTBADDR2
address_b[2] => ram_block3a123.PORTBADDR2
address_b[2] => ram_block3a124.PORTBADDR2
address_b[2] => ram_block3a125.PORTBADDR2
address_b[2] => ram_block3a126.PORTBADDR2
address_b[2] => ram_block3a127.PORTBADDR2
address_b[2] => ram_block3a128.PORTBADDR2
address_b[2] => ram_block3a129.PORTBADDR2
address_b[2] => ram_block3a130.PORTBADDR2
address_b[2] => ram_block3a131.PORTBADDR2
address_b[2] => ram_block3a132.PORTBADDR2
address_b[2] => ram_block3a133.PORTBADDR2
address_b[2] => ram_block3a134.PORTBADDR2
address_b[2] => ram_block3a135.PORTBADDR2
address_b[2] => ram_block3a136.PORTBADDR2
address_b[2] => ram_block3a137.PORTBADDR2
address_b[2] => ram_block3a138.PORTBADDR2
address_b[2] => ram_block3a139.PORTBADDR2
address_b[2] => ram_block3a140.PORTBADDR2
address_b[2] => ram_block3a141.PORTBADDR2
address_b[2] => ram_block3a142.PORTBADDR2
address_b[2] => ram_block3a143.PORTBADDR2
address_b[2] => ram_block3a144.PORTBADDR2
address_b[2] => ram_block3a145.PORTBADDR2
address_b[2] => ram_block3a146.PORTBADDR2
address_b[2] => ram_block3a147.PORTBADDR2
address_b[2] => ram_block3a148.PORTBADDR2
address_b[2] => ram_block3a149.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[3] => ram_block3a64.PORTBADDR3
address_b[3] => ram_block3a65.PORTBADDR3
address_b[3] => ram_block3a66.PORTBADDR3
address_b[3] => ram_block3a67.PORTBADDR3
address_b[3] => ram_block3a68.PORTBADDR3
address_b[3] => ram_block3a69.PORTBADDR3
address_b[3] => ram_block3a70.PORTBADDR3
address_b[3] => ram_block3a71.PORTBADDR3
address_b[3] => ram_block3a72.PORTBADDR3
address_b[3] => ram_block3a73.PORTBADDR3
address_b[3] => ram_block3a74.PORTBADDR3
address_b[3] => ram_block3a75.PORTBADDR3
address_b[3] => ram_block3a76.PORTBADDR3
address_b[3] => ram_block3a77.PORTBADDR3
address_b[3] => ram_block3a78.PORTBADDR3
address_b[3] => ram_block3a79.PORTBADDR3
address_b[3] => ram_block3a80.PORTBADDR3
address_b[3] => ram_block3a81.PORTBADDR3
address_b[3] => ram_block3a82.PORTBADDR3
address_b[3] => ram_block3a83.PORTBADDR3
address_b[3] => ram_block3a84.PORTBADDR3
address_b[3] => ram_block3a85.PORTBADDR3
address_b[3] => ram_block3a86.PORTBADDR3
address_b[3] => ram_block3a87.PORTBADDR3
address_b[3] => ram_block3a88.PORTBADDR3
address_b[3] => ram_block3a89.PORTBADDR3
address_b[3] => ram_block3a90.PORTBADDR3
address_b[3] => ram_block3a91.PORTBADDR3
address_b[3] => ram_block3a92.PORTBADDR3
address_b[3] => ram_block3a93.PORTBADDR3
address_b[3] => ram_block3a94.PORTBADDR3
address_b[3] => ram_block3a95.PORTBADDR3
address_b[3] => ram_block3a96.PORTBADDR3
address_b[3] => ram_block3a97.PORTBADDR3
address_b[3] => ram_block3a98.PORTBADDR3
address_b[3] => ram_block3a99.PORTBADDR3
address_b[3] => ram_block3a100.PORTBADDR3
address_b[3] => ram_block3a101.PORTBADDR3
address_b[3] => ram_block3a102.PORTBADDR3
address_b[3] => ram_block3a103.PORTBADDR3
address_b[3] => ram_block3a104.PORTBADDR3
address_b[3] => ram_block3a105.PORTBADDR3
address_b[3] => ram_block3a106.PORTBADDR3
address_b[3] => ram_block3a107.PORTBADDR3
address_b[3] => ram_block3a108.PORTBADDR3
address_b[3] => ram_block3a109.PORTBADDR3
address_b[3] => ram_block3a110.PORTBADDR3
address_b[3] => ram_block3a111.PORTBADDR3
address_b[3] => ram_block3a112.PORTBADDR3
address_b[3] => ram_block3a113.PORTBADDR3
address_b[3] => ram_block3a114.PORTBADDR3
address_b[3] => ram_block3a115.PORTBADDR3
address_b[3] => ram_block3a116.PORTBADDR3
address_b[3] => ram_block3a117.PORTBADDR3
address_b[3] => ram_block3a118.PORTBADDR3
address_b[3] => ram_block3a119.PORTBADDR3
address_b[3] => ram_block3a120.PORTBADDR3
address_b[3] => ram_block3a121.PORTBADDR3
address_b[3] => ram_block3a122.PORTBADDR3
address_b[3] => ram_block3a123.PORTBADDR3
address_b[3] => ram_block3a124.PORTBADDR3
address_b[3] => ram_block3a125.PORTBADDR3
address_b[3] => ram_block3a126.PORTBADDR3
address_b[3] => ram_block3a127.PORTBADDR3
address_b[3] => ram_block3a128.PORTBADDR3
address_b[3] => ram_block3a129.PORTBADDR3
address_b[3] => ram_block3a130.PORTBADDR3
address_b[3] => ram_block3a131.PORTBADDR3
address_b[3] => ram_block3a132.PORTBADDR3
address_b[3] => ram_block3a133.PORTBADDR3
address_b[3] => ram_block3a134.PORTBADDR3
address_b[3] => ram_block3a135.PORTBADDR3
address_b[3] => ram_block3a136.PORTBADDR3
address_b[3] => ram_block3a137.PORTBADDR3
address_b[3] => ram_block3a138.PORTBADDR3
address_b[3] => ram_block3a139.PORTBADDR3
address_b[3] => ram_block3a140.PORTBADDR3
address_b[3] => ram_block3a141.PORTBADDR3
address_b[3] => ram_block3a142.PORTBADDR3
address_b[3] => ram_block3a143.PORTBADDR3
address_b[3] => ram_block3a144.PORTBADDR3
address_b[3] => ram_block3a145.PORTBADDR3
address_b[3] => ram_block3a146.PORTBADDR3
address_b[3] => ram_block3a147.PORTBADDR3
address_b[3] => ram_block3a148.PORTBADDR3
address_b[3] => ram_block3a149.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[4] => ram_block3a64.PORTBADDR4
address_b[4] => ram_block3a65.PORTBADDR4
address_b[4] => ram_block3a66.PORTBADDR4
address_b[4] => ram_block3a67.PORTBADDR4
address_b[4] => ram_block3a68.PORTBADDR4
address_b[4] => ram_block3a69.PORTBADDR4
address_b[4] => ram_block3a70.PORTBADDR4
address_b[4] => ram_block3a71.PORTBADDR4
address_b[4] => ram_block3a72.PORTBADDR4
address_b[4] => ram_block3a73.PORTBADDR4
address_b[4] => ram_block3a74.PORTBADDR4
address_b[4] => ram_block3a75.PORTBADDR4
address_b[4] => ram_block3a76.PORTBADDR4
address_b[4] => ram_block3a77.PORTBADDR4
address_b[4] => ram_block3a78.PORTBADDR4
address_b[4] => ram_block3a79.PORTBADDR4
address_b[4] => ram_block3a80.PORTBADDR4
address_b[4] => ram_block3a81.PORTBADDR4
address_b[4] => ram_block3a82.PORTBADDR4
address_b[4] => ram_block3a83.PORTBADDR4
address_b[4] => ram_block3a84.PORTBADDR4
address_b[4] => ram_block3a85.PORTBADDR4
address_b[4] => ram_block3a86.PORTBADDR4
address_b[4] => ram_block3a87.PORTBADDR4
address_b[4] => ram_block3a88.PORTBADDR4
address_b[4] => ram_block3a89.PORTBADDR4
address_b[4] => ram_block3a90.PORTBADDR4
address_b[4] => ram_block3a91.PORTBADDR4
address_b[4] => ram_block3a92.PORTBADDR4
address_b[4] => ram_block3a93.PORTBADDR4
address_b[4] => ram_block3a94.PORTBADDR4
address_b[4] => ram_block3a95.PORTBADDR4
address_b[4] => ram_block3a96.PORTBADDR4
address_b[4] => ram_block3a97.PORTBADDR4
address_b[4] => ram_block3a98.PORTBADDR4
address_b[4] => ram_block3a99.PORTBADDR4
address_b[4] => ram_block3a100.PORTBADDR4
address_b[4] => ram_block3a101.PORTBADDR4
address_b[4] => ram_block3a102.PORTBADDR4
address_b[4] => ram_block3a103.PORTBADDR4
address_b[4] => ram_block3a104.PORTBADDR4
address_b[4] => ram_block3a105.PORTBADDR4
address_b[4] => ram_block3a106.PORTBADDR4
address_b[4] => ram_block3a107.PORTBADDR4
address_b[4] => ram_block3a108.PORTBADDR4
address_b[4] => ram_block3a109.PORTBADDR4
address_b[4] => ram_block3a110.PORTBADDR4
address_b[4] => ram_block3a111.PORTBADDR4
address_b[4] => ram_block3a112.PORTBADDR4
address_b[4] => ram_block3a113.PORTBADDR4
address_b[4] => ram_block3a114.PORTBADDR4
address_b[4] => ram_block3a115.PORTBADDR4
address_b[4] => ram_block3a116.PORTBADDR4
address_b[4] => ram_block3a117.PORTBADDR4
address_b[4] => ram_block3a118.PORTBADDR4
address_b[4] => ram_block3a119.PORTBADDR4
address_b[4] => ram_block3a120.PORTBADDR4
address_b[4] => ram_block3a121.PORTBADDR4
address_b[4] => ram_block3a122.PORTBADDR4
address_b[4] => ram_block3a123.PORTBADDR4
address_b[4] => ram_block3a124.PORTBADDR4
address_b[4] => ram_block3a125.PORTBADDR4
address_b[4] => ram_block3a126.PORTBADDR4
address_b[4] => ram_block3a127.PORTBADDR4
address_b[4] => ram_block3a128.PORTBADDR4
address_b[4] => ram_block3a129.PORTBADDR4
address_b[4] => ram_block3a130.PORTBADDR4
address_b[4] => ram_block3a131.PORTBADDR4
address_b[4] => ram_block3a132.PORTBADDR4
address_b[4] => ram_block3a133.PORTBADDR4
address_b[4] => ram_block3a134.PORTBADDR4
address_b[4] => ram_block3a135.PORTBADDR4
address_b[4] => ram_block3a136.PORTBADDR4
address_b[4] => ram_block3a137.PORTBADDR4
address_b[4] => ram_block3a138.PORTBADDR4
address_b[4] => ram_block3a139.PORTBADDR4
address_b[4] => ram_block3a140.PORTBADDR4
address_b[4] => ram_block3a141.PORTBADDR4
address_b[4] => ram_block3a142.PORTBADDR4
address_b[4] => ram_block3a143.PORTBADDR4
address_b[4] => ram_block3a144.PORTBADDR4
address_b[4] => ram_block3a145.PORTBADDR4
address_b[4] => ram_block3a146.PORTBADDR4
address_b[4] => ram_block3a147.PORTBADDR4
address_b[4] => ram_block3a148.PORTBADDR4
address_b[4] => ram_block3a149.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[5] => ram_block3a64.PORTBADDR5
address_b[5] => ram_block3a65.PORTBADDR5
address_b[5] => ram_block3a66.PORTBADDR5
address_b[5] => ram_block3a67.PORTBADDR5
address_b[5] => ram_block3a68.PORTBADDR5
address_b[5] => ram_block3a69.PORTBADDR5
address_b[5] => ram_block3a70.PORTBADDR5
address_b[5] => ram_block3a71.PORTBADDR5
address_b[5] => ram_block3a72.PORTBADDR5
address_b[5] => ram_block3a73.PORTBADDR5
address_b[5] => ram_block3a74.PORTBADDR5
address_b[5] => ram_block3a75.PORTBADDR5
address_b[5] => ram_block3a76.PORTBADDR5
address_b[5] => ram_block3a77.PORTBADDR5
address_b[5] => ram_block3a78.PORTBADDR5
address_b[5] => ram_block3a79.PORTBADDR5
address_b[5] => ram_block3a80.PORTBADDR5
address_b[5] => ram_block3a81.PORTBADDR5
address_b[5] => ram_block3a82.PORTBADDR5
address_b[5] => ram_block3a83.PORTBADDR5
address_b[5] => ram_block3a84.PORTBADDR5
address_b[5] => ram_block3a85.PORTBADDR5
address_b[5] => ram_block3a86.PORTBADDR5
address_b[5] => ram_block3a87.PORTBADDR5
address_b[5] => ram_block3a88.PORTBADDR5
address_b[5] => ram_block3a89.PORTBADDR5
address_b[5] => ram_block3a90.PORTBADDR5
address_b[5] => ram_block3a91.PORTBADDR5
address_b[5] => ram_block3a92.PORTBADDR5
address_b[5] => ram_block3a93.PORTBADDR5
address_b[5] => ram_block3a94.PORTBADDR5
address_b[5] => ram_block3a95.PORTBADDR5
address_b[5] => ram_block3a96.PORTBADDR5
address_b[5] => ram_block3a97.PORTBADDR5
address_b[5] => ram_block3a98.PORTBADDR5
address_b[5] => ram_block3a99.PORTBADDR5
address_b[5] => ram_block3a100.PORTBADDR5
address_b[5] => ram_block3a101.PORTBADDR5
address_b[5] => ram_block3a102.PORTBADDR5
address_b[5] => ram_block3a103.PORTBADDR5
address_b[5] => ram_block3a104.PORTBADDR5
address_b[5] => ram_block3a105.PORTBADDR5
address_b[5] => ram_block3a106.PORTBADDR5
address_b[5] => ram_block3a107.PORTBADDR5
address_b[5] => ram_block3a108.PORTBADDR5
address_b[5] => ram_block3a109.PORTBADDR5
address_b[5] => ram_block3a110.PORTBADDR5
address_b[5] => ram_block3a111.PORTBADDR5
address_b[5] => ram_block3a112.PORTBADDR5
address_b[5] => ram_block3a113.PORTBADDR5
address_b[5] => ram_block3a114.PORTBADDR5
address_b[5] => ram_block3a115.PORTBADDR5
address_b[5] => ram_block3a116.PORTBADDR5
address_b[5] => ram_block3a117.PORTBADDR5
address_b[5] => ram_block3a118.PORTBADDR5
address_b[5] => ram_block3a119.PORTBADDR5
address_b[5] => ram_block3a120.PORTBADDR5
address_b[5] => ram_block3a121.PORTBADDR5
address_b[5] => ram_block3a122.PORTBADDR5
address_b[5] => ram_block3a123.PORTBADDR5
address_b[5] => ram_block3a124.PORTBADDR5
address_b[5] => ram_block3a125.PORTBADDR5
address_b[5] => ram_block3a126.PORTBADDR5
address_b[5] => ram_block3a127.PORTBADDR5
address_b[5] => ram_block3a128.PORTBADDR5
address_b[5] => ram_block3a129.PORTBADDR5
address_b[5] => ram_block3a130.PORTBADDR5
address_b[5] => ram_block3a131.PORTBADDR5
address_b[5] => ram_block3a132.PORTBADDR5
address_b[5] => ram_block3a133.PORTBADDR5
address_b[5] => ram_block3a134.PORTBADDR5
address_b[5] => ram_block3a135.PORTBADDR5
address_b[5] => ram_block3a136.PORTBADDR5
address_b[5] => ram_block3a137.PORTBADDR5
address_b[5] => ram_block3a138.PORTBADDR5
address_b[5] => ram_block3a139.PORTBADDR5
address_b[5] => ram_block3a140.PORTBADDR5
address_b[5] => ram_block3a141.PORTBADDR5
address_b[5] => ram_block3a142.PORTBADDR5
address_b[5] => ram_block3a143.PORTBADDR5
address_b[5] => ram_block3a144.PORTBADDR5
address_b[5] => ram_block3a145.PORTBADDR5
address_b[5] => ram_block3a146.PORTBADDR5
address_b[5] => ram_block3a147.PORTBADDR5
address_b[5] => ram_block3a148.PORTBADDR5
address_b[5] => ram_block3a149.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[6] => ram_block3a64.PORTBADDR6
address_b[6] => ram_block3a65.PORTBADDR6
address_b[6] => ram_block3a66.PORTBADDR6
address_b[6] => ram_block3a67.PORTBADDR6
address_b[6] => ram_block3a68.PORTBADDR6
address_b[6] => ram_block3a69.PORTBADDR6
address_b[6] => ram_block3a70.PORTBADDR6
address_b[6] => ram_block3a71.PORTBADDR6
address_b[6] => ram_block3a72.PORTBADDR6
address_b[6] => ram_block3a73.PORTBADDR6
address_b[6] => ram_block3a74.PORTBADDR6
address_b[6] => ram_block3a75.PORTBADDR6
address_b[6] => ram_block3a76.PORTBADDR6
address_b[6] => ram_block3a77.PORTBADDR6
address_b[6] => ram_block3a78.PORTBADDR6
address_b[6] => ram_block3a79.PORTBADDR6
address_b[6] => ram_block3a80.PORTBADDR6
address_b[6] => ram_block3a81.PORTBADDR6
address_b[6] => ram_block3a82.PORTBADDR6
address_b[6] => ram_block3a83.PORTBADDR6
address_b[6] => ram_block3a84.PORTBADDR6
address_b[6] => ram_block3a85.PORTBADDR6
address_b[6] => ram_block3a86.PORTBADDR6
address_b[6] => ram_block3a87.PORTBADDR6
address_b[6] => ram_block3a88.PORTBADDR6
address_b[6] => ram_block3a89.PORTBADDR6
address_b[6] => ram_block3a90.PORTBADDR6
address_b[6] => ram_block3a91.PORTBADDR6
address_b[6] => ram_block3a92.PORTBADDR6
address_b[6] => ram_block3a93.PORTBADDR6
address_b[6] => ram_block3a94.PORTBADDR6
address_b[6] => ram_block3a95.PORTBADDR6
address_b[6] => ram_block3a96.PORTBADDR6
address_b[6] => ram_block3a97.PORTBADDR6
address_b[6] => ram_block3a98.PORTBADDR6
address_b[6] => ram_block3a99.PORTBADDR6
address_b[6] => ram_block3a100.PORTBADDR6
address_b[6] => ram_block3a101.PORTBADDR6
address_b[6] => ram_block3a102.PORTBADDR6
address_b[6] => ram_block3a103.PORTBADDR6
address_b[6] => ram_block3a104.PORTBADDR6
address_b[6] => ram_block3a105.PORTBADDR6
address_b[6] => ram_block3a106.PORTBADDR6
address_b[6] => ram_block3a107.PORTBADDR6
address_b[6] => ram_block3a108.PORTBADDR6
address_b[6] => ram_block3a109.PORTBADDR6
address_b[6] => ram_block3a110.PORTBADDR6
address_b[6] => ram_block3a111.PORTBADDR6
address_b[6] => ram_block3a112.PORTBADDR6
address_b[6] => ram_block3a113.PORTBADDR6
address_b[6] => ram_block3a114.PORTBADDR6
address_b[6] => ram_block3a115.PORTBADDR6
address_b[6] => ram_block3a116.PORTBADDR6
address_b[6] => ram_block3a117.PORTBADDR6
address_b[6] => ram_block3a118.PORTBADDR6
address_b[6] => ram_block3a119.PORTBADDR6
address_b[6] => ram_block3a120.PORTBADDR6
address_b[6] => ram_block3a121.PORTBADDR6
address_b[6] => ram_block3a122.PORTBADDR6
address_b[6] => ram_block3a123.PORTBADDR6
address_b[6] => ram_block3a124.PORTBADDR6
address_b[6] => ram_block3a125.PORTBADDR6
address_b[6] => ram_block3a126.PORTBADDR6
address_b[6] => ram_block3a127.PORTBADDR6
address_b[6] => ram_block3a128.PORTBADDR6
address_b[6] => ram_block3a129.PORTBADDR6
address_b[6] => ram_block3a130.PORTBADDR6
address_b[6] => ram_block3a131.PORTBADDR6
address_b[6] => ram_block3a132.PORTBADDR6
address_b[6] => ram_block3a133.PORTBADDR6
address_b[6] => ram_block3a134.PORTBADDR6
address_b[6] => ram_block3a135.PORTBADDR6
address_b[6] => ram_block3a136.PORTBADDR6
address_b[6] => ram_block3a137.PORTBADDR6
address_b[6] => ram_block3a138.PORTBADDR6
address_b[6] => ram_block3a139.PORTBADDR6
address_b[6] => ram_block3a140.PORTBADDR6
address_b[6] => ram_block3a141.PORTBADDR6
address_b[6] => ram_block3a142.PORTBADDR6
address_b[6] => ram_block3a143.PORTBADDR6
address_b[6] => ram_block3a144.PORTBADDR6
address_b[6] => ram_block3a145.PORTBADDR6
address_b[6] => ram_block3a146.PORTBADDR6
address_b[6] => ram_block3a147.PORTBADDR6
address_b[6] => ram_block3a148.PORTBADDR6
address_b[6] => ram_block3a149.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[7] => ram_block3a64.PORTBADDR7
address_b[7] => ram_block3a65.PORTBADDR7
address_b[7] => ram_block3a66.PORTBADDR7
address_b[7] => ram_block3a67.PORTBADDR7
address_b[7] => ram_block3a68.PORTBADDR7
address_b[7] => ram_block3a69.PORTBADDR7
address_b[7] => ram_block3a70.PORTBADDR7
address_b[7] => ram_block3a71.PORTBADDR7
address_b[7] => ram_block3a72.PORTBADDR7
address_b[7] => ram_block3a73.PORTBADDR7
address_b[7] => ram_block3a74.PORTBADDR7
address_b[7] => ram_block3a75.PORTBADDR7
address_b[7] => ram_block3a76.PORTBADDR7
address_b[7] => ram_block3a77.PORTBADDR7
address_b[7] => ram_block3a78.PORTBADDR7
address_b[7] => ram_block3a79.PORTBADDR7
address_b[7] => ram_block3a80.PORTBADDR7
address_b[7] => ram_block3a81.PORTBADDR7
address_b[7] => ram_block3a82.PORTBADDR7
address_b[7] => ram_block3a83.PORTBADDR7
address_b[7] => ram_block3a84.PORTBADDR7
address_b[7] => ram_block3a85.PORTBADDR7
address_b[7] => ram_block3a86.PORTBADDR7
address_b[7] => ram_block3a87.PORTBADDR7
address_b[7] => ram_block3a88.PORTBADDR7
address_b[7] => ram_block3a89.PORTBADDR7
address_b[7] => ram_block3a90.PORTBADDR7
address_b[7] => ram_block3a91.PORTBADDR7
address_b[7] => ram_block3a92.PORTBADDR7
address_b[7] => ram_block3a93.PORTBADDR7
address_b[7] => ram_block3a94.PORTBADDR7
address_b[7] => ram_block3a95.PORTBADDR7
address_b[7] => ram_block3a96.PORTBADDR7
address_b[7] => ram_block3a97.PORTBADDR7
address_b[7] => ram_block3a98.PORTBADDR7
address_b[7] => ram_block3a99.PORTBADDR7
address_b[7] => ram_block3a100.PORTBADDR7
address_b[7] => ram_block3a101.PORTBADDR7
address_b[7] => ram_block3a102.PORTBADDR7
address_b[7] => ram_block3a103.PORTBADDR7
address_b[7] => ram_block3a104.PORTBADDR7
address_b[7] => ram_block3a105.PORTBADDR7
address_b[7] => ram_block3a106.PORTBADDR7
address_b[7] => ram_block3a107.PORTBADDR7
address_b[7] => ram_block3a108.PORTBADDR7
address_b[7] => ram_block3a109.PORTBADDR7
address_b[7] => ram_block3a110.PORTBADDR7
address_b[7] => ram_block3a111.PORTBADDR7
address_b[7] => ram_block3a112.PORTBADDR7
address_b[7] => ram_block3a113.PORTBADDR7
address_b[7] => ram_block3a114.PORTBADDR7
address_b[7] => ram_block3a115.PORTBADDR7
address_b[7] => ram_block3a116.PORTBADDR7
address_b[7] => ram_block3a117.PORTBADDR7
address_b[7] => ram_block3a118.PORTBADDR7
address_b[7] => ram_block3a119.PORTBADDR7
address_b[7] => ram_block3a120.PORTBADDR7
address_b[7] => ram_block3a121.PORTBADDR7
address_b[7] => ram_block3a122.PORTBADDR7
address_b[7] => ram_block3a123.PORTBADDR7
address_b[7] => ram_block3a124.PORTBADDR7
address_b[7] => ram_block3a125.PORTBADDR7
address_b[7] => ram_block3a126.PORTBADDR7
address_b[7] => ram_block3a127.PORTBADDR7
address_b[7] => ram_block3a128.PORTBADDR7
address_b[7] => ram_block3a129.PORTBADDR7
address_b[7] => ram_block3a130.PORTBADDR7
address_b[7] => ram_block3a131.PORTBADDR7
address_b[7] => ram_block3a132.PORTBADDR7
address_b[7] => ram_block3a133.PORTBADDR7
address_b[7] => ram_block3a134.PORTBADDR7
address_b[7] => ram_block3a135.PORTBADDR7
address_b[7] => ram_block3a136.PORTBADDR7
address_b[7] => ram_block3a137.PORTBADDR7
address_b[7] => ram_block3a138.PORTBADDR7
address_b[7] => ram_block3a139.PORTBADDR7
address_b[7] => ram_block3a140.PORTBADDR7
address_b[7] => ram_block3a141.PORTBADDR7
address_b[7] => ram_block3a142.PORTBADDR7
address_b[7] => ram_block3a143.PORTBADDR7
address_b[7] => ram_block3a144.PORTBADDR7
address_b[7] => ram_block3a145.PORTBADDR7
address_b[7] => ram_block3a146.PORTBADDR7
address_b[7] => ram_block3a147.PORTBADDR7
address_b[7] => ram_block3a148.PORTBADDR7
address_b[7] => ram_block3a149.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[8] => ram_block3a64.PORTBADDR8
address_b[8] => ram_block3a65.PORTBADDR8
address_b[8] => ram_block3a66.PORTBADDR8
address_b[8] => ram_block3a67.PORTBADDR8
address_b[8] => ram_block3a68.PORTBADDR8
address_b[8] => ram_block3a69.PORTBADDR8
address_b[8] => ram_block3a70.PORTBADDR8
address_b[8] => ram_block3a71.PORTBADDR8
address_b[8] => ram_block3a72.PORTBADDR8
address_b[8] => ram_block3a73.PORTBADDR8
address_b[8] => ram_block3a74.PORTBADDR8
address_b[8] => ram_block3a75.PORTBADDR8
address_b[8] => ram_block3a76.PORTBADDR8
address_b[8] => ram_block3a77.PORTBADDR8
address_b[8] => ram_block3a78.PORTBADDR8
address_b[8] => ram_block3a79.PORTBADDR8
address_b[8] => ram_block3a80.PORTBADDR8
address_b[8] => ram_block3a81.PORTBADDR8
address_b[8] => ram_block3a82.PORTBADDR8
address_b[8] => ram_block3a83.PORTBADDR8
address_b[8] => ram_block3a84.PORTBADDR8
address_b[8] => ram_block3a85.PORTBADDR8
address_b[8] => ram_block3a86.PORTBADDR8
address_b[8] => ram_block3a87.PORTBADDR8
address_b[8] => ram_block3a88.PORTBADDR8
address_b[8] => ram_block3a89.PORTBADDR8
address_b[8] => ram_block3a90.PORTBADDR8
address_b[8] => ram_block3a91.PORTBADDR8
address_b[8] => ram_block3a92.PORTBADDR8
address_b[8] => ram_block3a93.PORTBADDR8
address_b[8] => ram_block3a94.PORTBADDR8
address_b[8] => ram_block3a95.PORTBADDR8
address_b[8] => ram_block3a96.PORTBADDR8
address_b[8] => ram_block3a97.PORTBADDR8
address_b[8] => ram_block3a98.PORTBADDR8
address_b[8] => ram_block3a99.PORTBADDR8
address_b[8] => ram_block3a100.PORTBADDR8
address_b[8] => ram_block3a101.PORTBADDR8
address_b[8] => ram_block3a102.PORTBADDR8
address_b[8] => ram_block3a103.PORTBADDR8
address_b[8] => ram_block3a104.PORTBADDR8
address_b[8] => ram_block3a105.PORTBADDR8
address_b[8] => ram_block3a106.PORTBADDR8
address_b[8] => ram_block3a107.PORTBADDR8
address_b[8] => ram_block3a108.PORTBADDR8
address_b[8] => ram_block3a109.PORTBADDR8
address_b[8] => ram_block3a110.PORTBADDR8
address_b[8] => ram_block3a111.PORTBADDR8
address_b[8] => ram_block3a112.PORTBADDR8
address_b[8] => ram_block3a113.PORTBADDR8
address_b[8] => ram_block3a114.PORTBADDR8
address_b[8] => ram_block3a115.PORTBADDR8
address_b[8] => ram_block3a116.PORTBADDR8
address_b[8] => ram_block3a117.PORTBADDR8
address_b[8] => ram_block3a118.PORTBADDR8
address_b[8] => ram_block3a119.PORTBADDR8
address_b[8] => ram_block3a120.PORTBADDR8
address_b[8] => ram_block3a121.PORTBADDR8
address_b[8] => ram_block3a122.PORTBADDR8
address_b[8] => ram_block3a123.PORTBADDR8
address_b[8] => ram_block3a124.PORTBADDR8
address_b[8] => ram_block3a125.PORTBADDR8
address_b[8] => ram_block3a126.PORTBADDR8
address_b[8] => ram_block3a127.PORTBADDR8
address_b[8] => ram_block3a128.PORTBADDR8
address_b[8] => ram_block3a129.PORTBADDR8
address_b[8] => ram_block3a130.PORTBADDR8
address_b[8] => ram_block3a131.PORTBADDR8
address_b[8] => ram_block3a132.PORTBADDR8
address_b[8] => ram_block3a133.PORTBADDR8
address_b[8] => ram_block3a134.PORTBADDR8
address_b[8] => ram_block3a135.PORTBADDR8
address_b[8] => ram_block3a136.PORTBADDR8
address_b[8] => ram_block3a137.PORTBADDR8
address_b[8] => ram_block3a138.PORTBADDR8
address_b[8] => ram_block3a139.PORTBADDR8
address_b[8] => ram_block3a140.PORTBADDR8
address_b[8] => ram_block3a141.PORTBADDR8
address_b[8] => ram_block3a142.PORTBADDR8
address_b[8] => ram_block3a143.PORTBADDR8
address_b[8] => ram_block3a144.PORTBADDR8
address_b[8] => ram_block3a145.PORTBADDR8
address_b[8] => ram_block3a146.PORTBADDR8
address_b[8] => ram_block3a147.PORTBADDR8
address_b[8] => ram_block3a148.PORTBADDR8
address_b[8] => ram_block3a149.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[9] => ram_block3a64.PORTBADDR9
address_b[9] => ram_block3a65.PORTBADDR9
address_b[9] => ram_block3a66.PORTBADDR9
address_b[9] => ram_block3a67.PORTBADDR9
address_b[9] => ram_block3a68.PORTBADDR9
address_b[9] => ram_block3a69.PORTBADDR9
address_b[9] => ram_block3a70.PORTBADDR9
address_b[9] => ram_block3a71.PORTBADDR9
address_b[9] => ram_block3a72.PORTBADDR9
address_b[9] => ram_block3a73.PORTBADDR9
address_b[9] => ram_block3a74.PORTBADDR9
address_b[9] => ram_block3a75.PORTBADDR9
address_b[9] => ram_block3a76.PORTBADDR9
address_b[9] => ram_block3a77.PORTBADDR9
address_b[9] => ram_block3a78.PORTBADDR9
address_b[9] => ram_block3a79.PORTBADDR9
address_b[9] => ram_block3a80.PORTBADDR9
address_b[9] => ram_block3a81.PORTBADDR9
address_b[9] => ram_block3a82.PORTBADDR9
address_b[9] => ram_block3a83.PORTBADDR9
address_b[9] => ram_block3a84.PORTBADDR9
address_b[9] => ram_block3a85.PORTBADDR9
address_b[9] => ram_block3a86.PORTBADDR9
address_b[9] => ram_block3a87.PORTBADDR9
address_b[9] => ram_block3a88.PORTBADDR9
address_b[9] => ram_block3a89.PORTBADDR9
address_b[9] => ram_block3a90.PORTBADDR9
address_b[9] => ram_block3a91.PORTBADDR9
address_b[9] => ram_block3a92.PORTBADDR9
address_b[9] => ram_block3a93.PORTBADDR9
address_b[9] => ram_block3a94.PORTBADDR9
address_b[9] => ram_block3a95.PORTBADDR9
address_b[9] => ram_block3a96.PORTBADDR9
address_b[9] => ram_block3a97.PORTBADDR9
address_b[9] => ram_block3a98.PORTBADDR9
address_b[9] => ram_block3a99.PORTBADDR9
address_b[9] => ram_block3a100.PORTBADDR9
address_b[9] => ram_block3a101.PORTBADDR9
address_b[9] => ram_block3a102.PORTBADDR9
address_b[9] => ram_block3a103.PORTBADDR9
address_b[9] => ram_block3a104.PORTBADDR9
address_b[9] => ram_block3a105.PORTBADDR9
address_b[9] => ram_block3a106.PORTBADDR9
address_b[9] => ram_block3a107.PORTBADDR9
address_b[9] => ram_block3a108.PORTBADDR9
address_b[9] => ram_block3a109.PORTBADDR9
address_b[9] => ram_block3a110.PORTBADDR9
address_b[9] => ram_block3a111.PORTBADDR9
address_b[9] => ram_block3a112.PORTBADDR9
address_b[9] => ram_block3a113.PORTBADDR9
address_b[9] => ram_block3a114.PORTBADDR9
address_b[9] => ram_block3a115.PORTBADDR9
address_b[9] => ram_block3a116.PORTBADDR9
address_b[9] => ram_block3a117.PORTBADDR9
address_b[9] => ram_block3a118.PORTBADDR9
address_b[9] => ram_block3a119.PORTBADDR9
address_b[9] => ram_block3a120.PORTBADDR9
address_b[9] => ram_block3a121.PORTBADDR9
address_b[9] => ram_block3a122.PORTBADDR9
address_b[9] => ram_block3a123.PORTBADDR9
address_b[9] => ram_block3a124.PORTBADDR9
address_b[9] => ram_block3a125.PORTBADDR9
address_b[9] => ram_block3a126.PORTBADDR9
address_b[9] => ram_block3a127.PORTBADDR9
address_b[9] => ram_block3a128.PORTBADDR9
address_b[9] => ram_block3a129.PORTBADDR9
address_b[9] => ram_block3a130.PORTBADDR9
address_b[9] => ram_block3a131.PORTBADDR9
address_b[9] => ram_block3a132.PORTBADDR9
address_b[9] => ram_block3a133.PORTBADDR9
address_b[9] => ram_block3a134.PORTBADDR9
address_b[9] => ram_block3a135.PORTBADDR9
address_b[9] => ram_block3a136.PORTBADDR9
address_b[9] => ram_block3a137.PORTBADDR9
address_b[9] => ram_block3a138.PORTBADDR9
address_b[9] => ram_block3a139.PORTBADDR9
address_b[9] => ram_block3a140.PORTBADDR9
address_b[9] => ram_block3a141.PORTBADDR9
address_b[9] => ram_block3a142.PORTBADDR9
address_b[9] => ram_block3a143.PORTBADDR9
address_b[9] => ram_block3a144.PORTBADDR9
address_b[9] => ram_block3a145.PORTBADDR9
address_b[9] => ram_block3a146.PORTBADDR9
address_b[9] => ram_block3a147.PORTBADDR9
address_b[9] => ram_block3a148.PORTBADDR9
address_b[9] => ram_block3a149.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => ram_block3a64.CLK0
clock0 => ram_block3a65.CLK0
clock0 => ram_block3a66.CLK0
clock0 => ram_block3a67.CLK0
clock0 => ram_block3a68.CLK0
clock0 => ram_block3a69.CLK0
clock0 => ram_block3a70.CLK0
clock0 => ram_block3a71.CLK0
clock0 => ram_block3a72.CLK0
clock0 => ram_block3a73.CLK0
clock0 => ram_block3a74.CLK0
clock0 => ram_block3a75.CLK0
clock0 => ram_block3a76.CLK0
clock0 => ram_block3a77.CLK0
clock0 => ram_block3a78.CLK0
clock0 => ram_block3a79.CLK0
clock0 => ram_block3a80.CLK0
clock0 => ram_block3a81.CLK0
clock0 => ram_block3a82.CLK0
clock0 => ram_block3a83.CLK0
clock0 => ram_block3a84.CLK0
clock0 => ram_block3a85.CLK0
clock0 => ram_block3a86.CLK0
clock0 => ram_block3a87.CLK0
clock0 => ram_block3a88.CLK0
clock0 => ram_block3a89.CLK0
clock0 => ram_block3a90.CLK0
clock0 => ram_block3a91.CLK0
clock0 => ram_block3a92.CLK0
clock0 => ram_block3a93.CLK0
clock0 => ram_block3a94.CLK0
clock0 => ram_block3a95.CLK0
clock0 => ram_block3a96.CLK0
clock0 => ram_block3a97.CLK0
clock0 => ram_block3a98.CLK0
clock0 => ram_block3a99.CLK0
clock0 => ram_block3a100.CLK0
clock0 => ram_block3a101.CLK0
clock0 => ram_block3a102.CLK0
clock0 => ram_block3a103.CLK0
clock0 => ram_block3a104.CLK0
clock0 => ram_block3a105.CLK0
clock0 => ram_block3a106.CLK0
clock0 => ram_block3a107.CLK0
clock0 => ram_block3a108.CLK0
clock0 => ram_block3a109.CLK0
clock0 => ram_block3a110.CLK0
clock0 => ram_block3a111.CLK0
clock0 => ram_block3a112.CLK0
clock0 => ram_block3a113.CLK0
clock0 => ram_block3a114.CLK0
clock0 => ram_block3a115.CLK0
clock0 => ram_block3a116.CLK0
clock0 => ram_block3a117.CLK0
clock0 => ram_block3a118.CLK0
clock0 => ram_block3a119.CLK0
clock0 => ram_block3a120.CLK0
clock0 => ram_block3a121.CLK0
clock0 => ram_block3a122.CLK0
clock0 => ram_block3a123.CLK0
clock0 => ram_block3a124.CLK0
clock0 => ram_block3a125.CLK0
clock0 => ram_block3a126.CLK0
clock0 => ram_block3a127.CLK0
clock0 => ram_block3a128.CLK0
clock0 => ram_block3a129.CLK0
clock0 => ram_block3a130.CLK0
clock0 => ram_block3a131.CLK0
clock0 => ram_block3a132.CLK0
clock0 => ram_block3a133.CLK0
clock0 => ram_block3a134.CLK0
clock0 => ram_block3a135.CLK0
clock0 => ram_block3a136.CLK0
clock0 => ram_block3a137.CLK0
clock0 => ram_block3a138.CLK0
clock0 => ram_block3a139.CLK0
clock0 => ram_block3a140.CLK0
clock0 => ram_block3a141.CLK0
clock0 => ram_block3a142.CLK0
clock0 => ram_block3a143.CLK0
clock0 => ram_block3a144.CLK0
clock0 => ram_block3a145.CLK0
clock0 => ram_block3a146.CLK0
clock0 => ram_block3a147.CLK0
clock0 => ram_block3a148.CLK0
clock0 => ram_block3a149.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
clocken0 => ram_block3a36.ENA0
clocken0 => ram_block3a37.ENA0
clocken0 => ram_block3a38.ENA0
clocken0 => ram_block3a39.ENA0
clocken0 => ram_block3a40.ENA0
clocken0 => ram_block3a41.ENA0
clocken0 => ram_block3a42.ENA0
clocken0 => ram_block3a43.ENA0
clocken0 => ram_block3a44.ENA0
clocken0 => ram_block3a45.ENA0
clocken0 => ram_block3a46.ENA0
clocken0 => ram_block3a47.ENA0
clocken0 => ram_block3a48.ENA0
clocken0 => ram_block3a49.ENA0
clocken0 => ram_block3a50.ENA0
clocken0 => ram_block3a51.ENA0
clocken0 => ram_block3a52.ENA0
clocken0 => ram_block3a53.ENA0
clocken0 => ram_block3a54.ENA0
clocken0 => ram_block3a55.ENA0
clocken0 => ram_block3a56.ENA0
clocken0 => ram_block3a57.ENA0
clocken0 => ram_block3a58.ENA0
clocken0 => ram_block3a59.ENA0
clocken0 => ram_block3a60.ENA0
clocken0 => ram_block3a61.ENA0
clocken0 => ram_block3a62.ENA0
clocken0 => ram_block3a63.ENA0
clocken0 => ram_block3a64.ENA0
clocken0 => ram_block3a65.ENA0
clocken0 => ram_block3a66.ENA0
clocken0 => ram_block3a67.ENA0
clocken0 => ram_block3a68.ENA0
clocken0 => ram_block3a69.ENA0
clocken0 => ram_block3a70.ENA0
clocken0 => ram_block3a71.ENA0
clocken0 => ram_block3a72.ENA0
clocken0 => ram_block3a73.ENA0
clocken0 => ram_block3a74.ENA0
clocken0 => ram_block3a75.ENA0
clocken0 => ram_block3a76.ENA0
clocken0 => ram_block3a77.ENA0
clocken0 => ram_block3a78.ENA0
clocken0 => ram_block3a79.ENA0
clocken0 => ram_block3a80.ENA0
clocken0 => ram_block3a81.ENA0
clocken0 => ram_block3a82.ENA0
clocken0 => ram_block3a83.ENA0
clocken0 => ram_block3a84.ENA0
clocken0 => ram_block3a85.ENA0
clocken0 => ram_block3a86.ENA0
clocken0 => ram_block3a87.ENA0
clocken0 => ram_block3a88.ENA0
clocken0 => ram_block3a89.ENA0
clocken0 => ram_block3a90.ENA0
clocken0 => ram_block3a91.ENA0
clocken0 => ram_block3a92.ENA0
clocken0 => ram_block3a93.ENA0
clocken0 => ram_block3a94.ENA0
clocken0 => ram_block3a95.ENA0
clocken0 => ram_block3a96.ENA0
clocken0 => ram_block3a97.ENA0
clocken0 => ram_block3a98.ENA0
clocken0 => ram_block3a99.ENA0
clocken0 => ram_block3a100.ENA0
clocken0 => ram_block3a101.ENA0
clocken0 => ram_block3a102.ENA0
clocken0 => ram_block3a103.ENA0
clocken0 => ram_block3a104.ENA0
clocken0 => ram_block3a105.ENA0
clocken0 => ram_block3a106.ENA0
clocken0 => ram_block3a107.ENA0
clocken0 => ram_block3a108.ENA0
clocken0 => ram_block3a109.ENA0
clocken0 => ram_block3a110.ENA0
clocken0 => ram_block3a111.ENA0
clocken0 => ram_block3a112.ENA0
clocken0 => ram_block3a113.ENA0
clocken0 => ram_block3a114.ENA0
clocken0 => ram_block3a115.ENA0
clocken0 => ram_block3a116.ENA0
clocken0 => ram_block3a117.ENA0
clocken0 => ram_block3a118.ENA0
clocken0 => ram_block3a119.ENA0
clocken0 => ram_block3a120.ENA0
clocken0 => ram_block3a121.ENA0
clocken0 => ram_block3a122.ENA0
clocken0 => ram_block3a123.ENA0
clocken0 => ram_block3a124.ENA0
clocken0 => ram_block3a125.ENA0
clocken0 => ram_block3a126.ENA0
clocken0 => ram_block3a127.ENA0
clocken0 => ram_block3a128.ENA0
clocken0 => ram_block3a129.ENA0
clocken0 => ram_block3a130.ENA0
clocken0 => ram_block3a131.ENA0
clocken0 => ram_block3a132.ENA0
clocken0 => ram_block3a133.ENA0
clocken0 => ram_block3a134.ENA0
clocken0 => ram_block3a135.ENA0
clocken0 => ram_block3a136.ENA0
clocken0 => ram_block3a137.ENA0
clocken0 => ram_block3a138.ENA0
clocken0 => ram_block3a139.ENA0
clocken0 => ram_block3a140.ENA0
clocken0 => ram_block3a141.ENA0
clocken0 => ram_block3a142.ENA0
clocken0 => ram_block3a143.ENA0
clocken0 => ram_block3a144.ENA0
clocken0 => ram_block3a145.ENA0
clocken0 => ram_block3a146.ENA0
clocken0 => ram_block3a147.ENA0
clocken0 => ram_block3a148.ENA0
clocken0 => ram_block3a149.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
data_a[45] => ram_block3a45.PORTADATAIN
data_a[46] => ram_block3a46.PORTADATAIN
data_a[47] => ram_block3a47.PORTADATAIN
data_a[48] => ram_block3a48.PORTADATAIN
data_a[49] => ram_block3a49.PORTADATAIN
data_a[50] => ram_block3a50.PORTADATAIN
data_a[51] => ram_block3a51.PORTADATAIN
data_a[52] => ram_block3a52.PORTADATAIN
data_a[53] => ram_block3a53.PORTADATAIN
data_a[54] => ram_block3a54.PORTADATAIN
data_a[55] => ram_block3a55.PORTADATAIN
data_a[56] => ram_block3a56.PORTADATAIN
data_a[57] => ram_block3a57.PORTADATAIN
data_a[58] => ram_block3a58.PORTADATAIN
data_a[59] => ram_block3a59.PORTADATAIN
data_a[60] => ram_block3a60.PORTADATAIN
data_a[61] => ram_block3a61.PORTADATAIN
data_a[62] => ram_block3a62.PORTADATAIN
data_a[63] => ram_block3a63.PORTADATAIN
data_a[64] => ram_block3a64.PORTADATAIN
data_a[65] => ram_block3a65.PORTADATAIN
data_a[66] => ram_block3a66.PORTADATAIN
data_a[67] => ram_block3a67.PORTADATAIN
data_a[68] => ram_block3a68.PORTADATAIN
data_a[69] => ram_block3a69.PORTADATAIN
data_a[70] => ram_block3a70.PORTADATAIN
data_a[71] => ram_block3a71.PORTADATAIN
data_a[72] => ram_block3a72.PORTADATAIN
data_a[73] => ram_block3a73.PORTADATAIN
data_a[74] => ram_block3a74.PORTADATAIN
data_a[75] => ram_block3a75.PORTADATAIN
data_a[76] => ram_block3a76.PORTADATAIN
data_a[77] => ram_block3a77.PORTADATAIN
data_a[78] => ram_block3a78.PORTADATAIN
data_a[79] => ram_block3a79.PORTADATAIN
data_a[80] => ram_block3a80.PORTADATAIN
data_a[81] => ram_block3a81.PORTADATAIN
data_a[82] => ram_block3a82.PORTADATAIN
data_a[83] => ram_block3a83.PORTADATAIN
data_a[84] => ram_block3a84.PORTADATAIN
data_a[85] => ram_block3a85.PORTADATAIN
data_a[86] => ram_block3a86.PORTADATAIN
data_a[87] => ram_block3a87.PORTADATAIN
data_a[88] => ram_block3a88.PORTADATAIN
data_a[89] => ram_block3a89.PORTADATAIN
data_a[90] => ram_block3a90.PORTADATAIN
data_a[91] => ram_block3a91.PORTADATAIN
data_a[92] => ram_block3a92.PORTADATAIN
data_a[93] => ram_block3a93.PORTADATAIN
data_a[94] => ram_block3a94.PORTADATAIN
data_a[95] => ram_block3a95.PORTADATAIN
data_a[96] => ram_block3a96.PORTADATAIN
data_a[97] => ram_block3a97.PORTADATAIN
data_a[98] => ram_block3a98.PORTADATAIN
data_a[99] => ram_block3a99.PORTADATAIN
data_a[100] => ram_block3a100.PORTADATAIN
data_a[101] => ram_block3a101.PORTADATAIN
data_a[102] => ram_block3a102.PORTADATAIN
data_a[103] => ram_block3a103.PORTADATAIN
data_a[104] => ram_block3a104.PORTADATAIN
data_a[105] => ram_block3a105.PORTADATAIN
data_a[106] => ram_block3a106.PORTADATAIN
data_a[107] => ram_block3a107.PORTADATAIN
data_a[108] => ram_block3a108.PORTADATAIN
data_a[109] => ram_block3a109.PORTADATAIN
data_a[110] => ram_block3a110.PORTADATAIN
data_a[111] => ram_block3a111.PORTADATAIN
data_a[112] => ram_block3a112.PORTADATAIN
data_a[113] => ram_block3a113.PORTADATAIN
data_a[114] => ram_block3a114.PORTADATAIN
data_a[115] => ram_block3a115.PORTADATAIN
data_a[116] => ram_block3a116.PORTADATAIN
data_a[117] => ram_block3a117.PORTADATAIN
data_a[118] => ram_block3a118.PORTADATAIN
data_a[119] => ram_block3a119.PORTADATAIN
data_a[120] => ram_block3a120.PORTADATAIN
data_a[121] => ram_block3a121.PORTADATAIN
data_a[122] => ram_block3a122.PORTADATAIN
data_a[123] => ram_block3a123.PORTADATAIN
data_a[124] => ram_block3a124.PORTADATAIN
data_a[125] => ram_block3a125.PORTADATAIN
data_a[126] => ram_block3a126.PORTADATAIN
data_a[127] => ram_block3a127.PORTADATAIN
data_a[128] => ram_block3a128.PORTADATAIN
data_a[129] => ram_block3a129.PORTADATAIN
data_a[130] => ram_block3a130.PORTADATAIN
data_a[131] => ram_block3a131.PORTADATAIN
data_a[132] => ram_block3a132.PORTADATAIN
data_a[133] => ram_block3a133.PORTADATAIN
data_a[134] => ram_block3a134.PORTADATAIN
data_a[135] => ram_block3a135.PORTADATAIN
data_a[136] => ram_block3a136.PORTADATAIN
data_a[137] => ram_block3a137.PORTADATAIN
data_a[138] => ram_block3a138.PORTADATAIN
data_a[139] => ram_block3a139.PORTADATAIN
data_a[140] => ram_block3a140.PORTADATAIN
data_a[141] => ram_block3a141.PORTADATAIN
data_a[142] => ram_block3a142.PORTADATAIN
data_a[143] => ram_block3a143.PORTADATAIN
data_a[144] => ram_block3a144.PORTADATAIN
data_a[145] => ram_block3a145.PORTADATAIN
data_a[146] => ram_block3a146.PORTADATAIN
data_a[147] => ram_block3a147.PORTADATAIN
data_a[148] => ram_block3a148.PORTADATAIN
data_a[149] => ram_block3a149.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
q_b[64] <= ram_block3a64.PORTBDATAOUT
q_b[65] <= ram_block3a65.PORTBDATAOUT
q_b[66] <= ram_block3a66.PORTBDATAOUT
q_b[67] <= ram_block3a67.PORTBDATAOUT
q_b[68] <= ram_block3a68.PORTBDATAOUT
q_b[69] <= ram_block3a69.PORTBDATAOUT
q_b[70] <= ram_block3a70.PORTBDATAOUT
q_b[71] <= ram_block3a71.PORTBDATAOUT
q_b[72] <= ram_block3a72.PORTBDATAOUT
q_b[73] <= ram_block3a73.PORTBDATAOUT
q_b[74] <= ram_block3a74.PORTBDATAOUT
q_b[75] <= ram_block3a75.PORTBDATAOUT
q_b[76] <= ram_block3a76.PORTBDATAOUT
q_b[77] <= ram_block3a77.PORTBDATAOUT
q_b[78] <= ram_block3a78.PORTBDATAOUT
q_b[79] <= ram_block3a79.PORTBDATAOUT
q_b[80] <= ram_block3a80.PORTBDATAOUT
q_b[81] <= ram_block3a81.PORTBDATAOUT
q_b[82] <= ram_block3a82.PORTBDATAOUT
q_b[83] <= ram_block3a83.PORTBDATAOUT
q_b[84] <= ram_block3a84.PORTBDATAOUT
q_b[85] <= ram_block3a85.PORTBDATAOUT
q_b[86] <= ram_block3a86.PORTBDATAOUT
q_b[87] <= ram_block3a87.PORTBDATAOUT
q_b[88] <= ram_block3a88.PORTBDATAOUT
q_b[89] <= ram_block3a89.PORTBDATAOUT
q_b[90] <= ram_block3a90.PORTBDATAOUT
q_b[91] <= ram_block3a91.PORTBDATAOUT
q_b[92] <= ram_block3a92.PORTBDATAOUT
q_b[93] <= ram_block3a93.PORTBDATAOUT
q_b[94] <= ram_block3a94.PORTBDATAOUT
q_b[95] <= ram_block3a95.PORTBDATAOUT
q_b[96] <= ram_block3a96.PORTBDATAOUT
q_b[97] <= ram_block3a97.PORTBDATAOUT
q_b[98] <= ram_block3a98.PORTBDATAOUT
q_b[99] <= ram_block3a99.PORTBDATAOUT
q_b[100] <= ram_block3a100.PORTBDATAOUT
q_b[101] <= ram_block3a101.PORTBDATAOUT
q_b[102] <= ram_block3a102.PORTBDATAOUT
q_b[103] <= ram_block3a103.PORTBDATAOUT
q_b[104] <= ram_block3a104.PORTBDATAOUT
q_b[105] <= ram_block3a105.PORTBDATAOUT
q_b[106] <= ram_block3a106.PORTBDATAOUT
q_b[107] <= ram_block3a107.PORTBDATAOUT
q_b[108] <= ram_block3a108.PORTBDATAOUT
q_b[109] <= ram_block3a109.PORTBDATAOUT
q_b[110] <= ram_block3a110.PORTBDATAOUT
q_b[111] <= ram_block3a111.PORTBDATAOUT
q_b[112] <= ram_block3a112.PORTBDATAOUT
q_b[113] <= ram_block3a113.PORTBDATAOUT
q_b[114] <= ram_block3a114.PORTBDATAOUT
q_b[115] <= ram_block3a115.PORTBDATAOUT
q_b[116] <= ram_block3a116.PORTBDATAOUT
q_b[117] <= ram_block3a117.PORTBDATAOUT
q_b[118] <= ram_block3a118.PORTBDATAOUT
q_b[119] <= ram_block3a119.PORTBDATAOUT
q_b[120] <= ram_block3a120.PORTBDATAOUT
q_b[121] <= ram_block3a121.PORTBDATAOUT
q_b[122] <= ram_block3a122.PORTBDATAOUT
q_b[123] <= ram_block3a123.PORTBDATAOUT
q_b[124] <= ram_block3a124.PORTBDATAOUT
q_b[125] <= ram_block3a125.PORTBDATAOUT
q_b[126] <= ram_block3a126.PORTBDATAOUT
q_b[127] <= ram_block3a127.PORTBDATAOUT
q_b[128] <= ram_block3a128.PORTBDATAOUT
q_b[129] <= ram_block3a129.PORTBDATAOUT
q_b[130] <= ram_block3a130.PORTBDATAOUT
q_b[131] <= ram_block3a131.PORTBDATAOUT
q_b[132] <= ram_block3a132.PORTBDATAOUT
q_b[133] <= ram_block3a133.PORTBDATAOUT
q_b[134] <= ram_block3a134.PORTBDATAOUT
q_b[135] <= ram_block3a135.PORTBDATAOUT
q_b[136] <= ram_block3a136.PORTBDATAOUT
q_b[137] <= ram_block3a137.PORTBDATAOUT
q_b[138] <= ram_block3a138.PORTBDATAOUT
q_b[139] <= ram_block3a139.PORTBDATAOUT
q_b[140] <= ram_block3a140.PORTBDATAOUT
q_b[141] <= ram_block3a141.PORTBDATAOUT
q_b[142] <= ram_block3a142.PORTBDATAOUT
q_b[143] <= ram_block3a143.PORTBDATAOUT
q_b[144] <= ram_block3a144.PORTBDATAOUT
q_b[145] <= ram_block3a145.PORTBDATAOUT
q_b[146] <= ram_block3a146.PORTBDATAOUT
q_b[147] <= ram_block3a147.PORTBDATAOUT
q_b[148] <= ram_block3a148.PORTBDATAOUT
q_b[149] <= ram_block3a149.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE
wren_a => ram_block3a45.PORTAWE
wren_a => ram_block3a46.PORTAWE
wren_a => ram_block3a47.PORTAWE
wren_a => ram_block3a48.PORTAWE
wren_a => ram_block3a49.PORTAWE
wren_a => ram_block3a50.PORTAWE
wren_a => ram_block3a51.PORTAWE
wren_a => ram_block3a52.PORTAWE
wren_a => ram_block3a53.PORTAWE
wren_a => ram_block3a54.PORTAWE
wren_a => ram_block3a55.PORTAWE
wren_a => ram_block3a56.PORTAWE
wren_a => ram_block3a57.PORTAWE
wren_a => ram_block3a58.PORTAWE
wren_a => ram_block3a59.PORTAWE
wren_a => ram_block3a60.PORTAWE
wren_a => ram_block3a61.PORTAWE
wren_a => ram_block3a62.PORTAWE
wren_a => ram_block3a63.PORTAWE
wren_a => ram_block3a64.PORTAWE
wren_a => ram_block3a65.PORTAWE
wren_a => ram_block3a66.PORTAWE
wren_a => ram_block3a67.PORTAWE
wren_a => ram_block3a68.PORTAWE
wren_a => ram_block3a69.PORTAWE
wren_a => ram_block3a70.PORTAWE
wren_a => ram_block3a71.PORTAWE
wren_a => ram_block3a72.PORTAWE
wren_a => ram_block3a73.PORTAWE
wren_a => ram_block3a74.PORTAWE
wren_a => ram_block3a75.PORTAWE
wren_a => ram_block3a76.PORTAWE
wren_a => ram_block3a77.PORTAWE
wren_a => ram_block3a78.PORTAWE
wren_a => ram_block3a79.PORTAWE
wren_a => ram_block3a80.PORTAWE
wren_a => ram_block3a81.PORTAWE
wren_a => ram_block3a82.PORTAWE
wren_a => ram_block3a83.PORTAWE
wren_a => ram_block3a84.PORTAWE
wren_a => ram_block3a85.PORTAWE
wren_a => ram_block3a86.PORTAWE
wren_a => ram_block3a87.PORTAWE
wren_a => ram_block3a88.PORTAWE
wren_a => ram_block3a89.PORTAWE
wren_a => ram_block3a90.PORTAWE
wren_a => ram_block3a91.PORTAWE
wren_a => ram_block3a92.PORTAWE
wren_a => ram_block3a93.PORTAWE
wren_a => ram_block3a94.PORTAWE
wren_a => ram_block3a95.PORTAWE
wren_a => ram_block3a96.PORTAWE
wren_a => ram_block3a97.PORTAWE
wren_a => ram_block3a98.PORTAWE
wren_a => ram_block3a99.PORTAWE
wren_a => ram_block3a100.PORTAWE
wren_a => ram_block3a101.PORTAWE
wren_a => ram_block3a102.PORTAWE
wren_a => ram_block3a103.PORTAWE
wren_a => ram_block3a104.PORTAWE
wren_a => ram_block3a105.PORTAWE
wren_a => ram_block3a106.PORTAWE
wren_a => ram_block3a107.PORTAWE
wren_a => ram_block3a108.PORTAWE
wren_a => ram_block3a109.PORTAWE
wren_a => ram_block3a110.PORTAWE
wren_a => ram_block3a111.PORTAWE
wren_a => ram_block3a112.PORTAWE
wren_a => ram_block3a113.PORTAWE
wren_a => ram_block3a114.PORTAWE
wren_a => ram_block3a115.PORTAWE
wren_a => ram_block3a116.PORTAWE
wren_a => ram_block3a117.PORTAWE
wren_a => ram_block3a118.PORTAWE
wren_a => ram_block3a119.PORTAWE
wren_a => ram_block3a120.PORTAWE
wren_a => ram_block3a121.PORTAWE
wren_a => ram_block3a122.PORTAWE
wren_a => ram_block3a123.PORTAWE
wren_a => ram_block3a124.PORTAWE
wren_a => ram_block3a125.PORTAWE
wren_a => ram_block3a126.PORTAWE
wren_a => ram_block3a127.PORTAWE
wren_a => ram_block3a128.PORTAWE
wren_a => ram_block3a129.PORTAWE
wren_a => ram_block3a130.PORTAWE
wren_a => ram_block3a131.PORTAWE
wren_a => ram_block3a132.PORTAWE
wren_a => ram_block3a133.PORTAWE
wren_a => ram_block3a134.PORTAWE
wren_a => ram_block3a135.PORTAWE
wren_a => ram_block3a136.PORTAWE
wren_a => ram_block3a137.PORTAWE
wren_a => ram_block3a138.PORTAWE
wren_a => ram_block3a139.PORTAWE
wren_a => ram_block3a140.PORTAWE
wren_a => ram_block3a141.PORTAWE
wren_a => ram_block3a142.PORTAWE
wren_a => ram_block3a143.PORTAWE
wren_a => ram_block3a144.PORTAWE
wren_a => ram_block3a145.PORTAWE
wren_a => ram_block3a146.PORTAWE
wren_a => ram_block3a147.PORTAWE
wren_a => ram_block3a148.PORTAWE
wren_a => ram_block3a149.PORTAWE


|TOP_DE0_CAMERA_MOUSE|altshift_taps:fifo_inst2|shift_taps_lpm:auto_generated|cntr_1tf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|altshift_taps:fifo_inst2|shift_taps_lpm:auto_generated|cntr_1tf:cntr1|cmpr_ugc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|pixel_corrector:inst1
vin_rsc_z[0] => vin_rsc_z[0].IN1
vin_rsc_z[1] => vin_rsc_z[1].IN1
vin_rsc_z[2] => vin_rsc_z[2].IN1
vin_rsc_z[3] => vin_rsc_z[3].IN1
vin_rsc_z[4] => vin_rsc_z[4].IN1
vin_rsc_z[5] => vin_rsc_z[5].IN1
vin_rsc_z[6] => vin_rsc_z[6].IN1
vin_rsc_z[7] => vin_rsc_z[7].IN1
vin_rsc_z[8] => vin_rsc_z[8].IN1
vin_rsc_z[9] => vin_rsc_z[9].IN1
vin_rsc_z[10] => vin_rsc_z[10].IN1
vin_rsc_z[11] => vin_rsc_z[11].IN1
vin_rsc_z[12] => vin_rsc_z[12].IN1
vin_rsc_z[13] => vin_rsc_z[13].IN1
vin_rsc_z[14] => vin_rsc_z[14].IN1
vin_rsc_z[15] => vin_rsc_z[15].IN1
vin_rsc_z[16] => vin_rsc_z[16].IN1
vin_rsc_z[17] => vin_rsc_z[17].IN1
vin_rsc_z[18] => vin_rsc_z[18].IN1
vin_rsc_z[19] => vin_rsc_z[19].IN1
vin_rsc_z[20] => vin_rsc_z[20].IN1
vin_rsc_z[21] => vin_rsc_z[21].IN1
vin_rsc_z[22] => vin_rsc_z[22].IN1
vin_rsc_z[23] => vin_rsc_z[23].IN1
vin_rsc_z[24] => vin_rsc_z[24].IN1
vin_rsc_z[25] => vin_rsc_z[25].IN1
vin_rsc_z[26] => vin_rsc_z[26].IN1
vin_rsc_z[27] => vin_rsc_z[27].IN1
vin_rsc_z[28] => vin_rsc_z[28].IN1
vin_rsc_z[29] => vin_rsc_z[29].IN1
vout_rsc_z[0] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[1] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[2] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[3] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[4] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[5] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[6] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[7] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[8] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[9] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[10] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[11] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[12] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[13] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[14] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[15] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[16] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[17] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[18] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[19] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[20] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[21] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[22] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[23] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[24] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[25] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[26] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[27] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[28] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[29] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|pixel_corrector:inst1|mgc_in_wire:vin_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|pixel_corrector:inst1|mgc_out_stdreg:vout_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|pixel_corrector:inst1|pixel_corrector_core:pixel_corrector_core_inst
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[0].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[1].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[2].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[3].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[4].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[5].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[6].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[7].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[8].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[9].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[0].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[1].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[2].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[3].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[4].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[5].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[6].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[7].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[8].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[9].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[0].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[1].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[2].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[3].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[4].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[5].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[6].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[7].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[8].CLK
clk => reg_vout_rsc_mgc_out_stdreg_d_tmp[9].CLK
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[0].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[9].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[8].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[7].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[6].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[5].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[4].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[3].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[2].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[1].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp[0].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[9].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[8].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[7].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[6].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[5].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[4].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[3].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[2].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[1].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[0].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[9].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[8].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[7].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[6].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[5].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[4].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[3].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[2].ENA
en => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[1].ENA
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[0].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[1].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[2].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[3].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[4].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[5].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[6].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[7].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[8].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_2[9].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[0].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[1].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[2].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[3].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[4].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[5].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[6].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[7].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[8].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp_1[9].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[0].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[1].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[2].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[3].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[4].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[5].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[6].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[7].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[8].ACLR
arst_n => reg_vout_rsc_mgc_out_stdreg_d_tmp[9].ACLR
vin_rsc_mgc_in_wire_d[0] => Add4.IN10
vin_rsc_mgc_in_wire_d[1] => Add4.IN9
vin_rsc_mgc_in_wire_d[2] => Add4.IN7
vin_rsc_mgc_in_wire_d[2] => Add4.IN8
vin_rsc_mgc_in_wire_d[3] => Add4.IN4
vin_rsc_mgc_in_wire_d[3] => Add4.IN5
vin_rsc_mgc_in_wire_d[3] => Add4.IN6
vin_rsc_mgc_in_wire_d[4] => Mult2.IN10
vin_rsc_mgc_in_wire_d[5] => Mult2.IN9
vin_rsc_mgc_in_wire_d[6] => Mult2.IN8
vin_rsc_mgc_in_wire_d[7] => Mult2.IN7
vin_rsc_mgc_in_wire_d[8] => Mult2.IN6
vin_rsc_mgc_in_wire_d[9] => Mult2.IN5
vin_rsc_mgc_in_wire_d[10] => Add2.IN10
vin_rsc_mgc_in_wire_d[11] => Add2.IN9
vin_rsc_mgc_in_wire_d[12] => Add2.IN7
vin_rsc_mgc_in_wire_d[12] => Add2.IN8
vin_rsc_mgc_in_wire_d[13] => Add2.IN4
vin_rsc_mgc_in_wire_d[13] => Add2.IN5
vin_rsc_mgc_in_wire_d[13] => Add2.IN6
vin_rsc_mgc_in_wire_d[14] => Mult1.IN10
vin_rsc_mgc_in_wire_d[15] => Mult1.IN9
vin_rsc_mgc_in_wire_d[16] => Mult1.IN8
vin_rsc_mgc_in_wire_d[17] => Mult1.IN7
vin_rsc_mgc_in_wire_d[18] => Mult1.IN6
vin_rsc_mgc_in_wire_d[19] => Mult1.IN5
vin_rsc_mgc_in_wire_d[20] => Add0.IN10
vin_rsc_mgc_in_wire_d[21] => Add0.IN9
vin_rsc_mgc_in_wire_d[22] => Add0.IN7
vin_rsc_mgc_in_wire_d[22] => Add0.IN8
vin_rsc_mgc_in_wire_d[23] => Add0.IN4
vin_rsc_mgc_in_wire_d[23] => Add0.IN5
vin_rsc_mgc_in_wire_d[23] => Add0.IN6
vin_rsc_mgc_in_wire_d[24] => Mult0.IN10
vin_rsc_mgc_in_wire_d[25] => Mult0.IN9
vin_rsc_mgc_in_wire_d[26] => Mult0.IN8
vin_rsc_mgc_in_wire_d[27] => Mult0.IN7
vin_rsc_mgc_in_wire_d[28] => Mult0.IN6
vin_rsc_mgc_in_wire_d[29] => Mult0.IN5
vout_rsc_mgc_out_stdreg_d[0] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[0].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[1] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[2] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[2].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[3] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[3].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[4] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[4].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[5] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[5].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[6] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[6].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[7] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[7].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[8] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[8].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[9] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_2[9].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[10] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[0].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[11] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[12] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[2].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[13] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[3].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[14] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[4].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[15] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[5].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[16] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[6].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[17] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[7].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[18] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[8].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[19] <= reg_vout_rsc_mgc_out_stdreg_d_tmp_1[9].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[20] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[21] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[22] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[23] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[24] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[25] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[26] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[27] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[28] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[29] <= reg_vout_rsc_mgc_out_stdreg_d_tmp[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22
mouse_xy_rsc_z[0] => mouse_xy_rsc_z[0].IN1
mouse_xy_rsc_z[1] => mouse_xy_rsc_z[1].IN1
mouse_xy_rsc_z[2] => mouse_xy_rsc_z[2].IN1
mouse_xy_rsc_z[3] => mouse_xy_rsc_z[3].IN1
mouse_xy_rsc_z[4] => mouse_xy_rsc_z[4].IN1
mouse_xy_rsc_z[5] => mouse_xy_rsc_z[5].IN1
mouse_xy_rsc_z[6] => mouse_xy_rsc_z[6].IN1
mouse_xy_rsc_z[7] => mouse_xy_rsc_z[7].IN1
mouse_xy_rsc_z[8] => mouse_xy_rsc_z[8].IN1
mouse_xy_rsc_z[9] => mouse_xy_rsc_z[9].IN1
mouse_xy_rsc_z[10] => mouse_xy_rsc_z[10].IN1
mouse_xy_rsc_z[11] => mouse_xy_rsc_z[11].IN1
mouse_xy_rsc_z[12] => mouse_xy_rsc_z[12].IN1
mouse_xy_rsc_z[13] => mouse_xy_rsc_z[13].IN1
mouse_xy_rsc_z[14] => mouse_xy_rsc_z[14].IN1
mouse_xy_rsc_z[15] => mouse_xy_rsc_z[15].IN1
mouse_xy_rsc_z[16] => mouse_xy_rsc_z[16].IN1
mouse_xy_rsc_z[17] => mouse_xy_rsc_z[17].IN1
mouse_xy_rsc_z[18] => mouse_xy_rsc_z[18].IN1
mouse_xy_rsc_z[19] => mouse_xy_rsc_z[19].IN1
cursor_size_rsc_z[0] => cursor_size_rsc_z[0].IN1
cursor_size_rsc_z[1] => cursor_size_rsc_z[1].IN1
cursor_size_rsc_z[2] => cursor_size_rsc_z[2].IN1
cursor_size_rsc_z[3] => cursor_size_rsc_z[3].IN1
cursor_size_rsc_z[4] => cursor_size_rsc_z[4].IN1
cursor_size_rsc_z[5] => cursor_size_rsc_z[5].IN1
cursor_size_rsc_z[6] => cursor_size_rsc_z[6].IN1
cursor_size_rsc_z[7] => cursor_size_rsc_z[7].IN1
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
vin_rsc_z[0] => vin_rsc_z[0].IN1
vin_rsc_z[1] => vin_rsc_z[1].IN1
vin_rsc_z[2] => vin_rsc_z[2].IN1
vin_rsc_z[3] => vin_rsc_z[3].IN1
vin_rsc_z[4] => vin_rsc_z[4].IN1
vin_rsc_z[5] => vin_rsc_z[5].IN1
vin_rsc_z[6] => vin_rsc_z[6].IN1
vin_rsc_z[7] => vin_rsc_z[7].IN1
vin_rsc_z[8] => vin_rsc_z[8].IN1
vin_rsc_z[9] => vin_rsc_z[9].IN1
vin_rsc_z[10] => vin_rsc_z[10].IN1
vin_rsc_z[11] => vin_rsc_z[11].IN1
vin_rsc_z[12] => vin_rsc_z[12].IN1
vin_rsc_z[13] => vin_rsc_z[13].IN1
vin_rsc_z[14] => vin_rsc_z[14].IN1
vin_rsc_z[15] => vin_rsc_z[15].IN1
vin_rsc_z[16] => vin_rsc_z[16].IN1
vin_rsc_z[17] => vin_rsc_z[17].IN1
vin_rsc_z[18] => vin_rsc_z[18].IN1
vin_rsc_z[19] => vin_rsc_z[19].IN1
vin_rsc_z[20] => vin_rsc_z[20].IN1
vin_rsc_z[21] => vin_rsc_z[21].IN1
vin_rsc_z[22] => vin_rsc_z[22].IN1
vin_rsc_z[23] => vin_rsc_z[23].IN1
vin_rsc_z[24] => vin_rsc_z[24].IN1
vin_rsc_z[25] => vin_rsc_z[25].IN1
vin_rsc_z[26] => vin_rsc_z[26].IN1
vin_rsc_z[27] => vin_rsc_z[27].IN1
vin_rsc_z[28] => vin_rsc_z[28].IN1
vin_rsc_z[29] => vin_rsc_z[29].IN1
vin_rsc_z[30] => vin_rsc_z[30].IN1
vin_rsc_z[31] => vin_rsc_z[31].IN1
vin_rsc_z[32] => vin_rsc_z[32].IN1
vin_rsc_z[33] => vin_rsc_z[33].IN1
vin_rsc_z[34] => vin_rsc_z[34].IN1
vin_rsc_z[35] => vin_rsc_z[35].IN1
vin_rsc_z[36] => vin_rsc_z[36].IN1
vin_rsc_z[37] => vin_rsc_z[37].IN1
vin_rsc_z[38] => vin_rsc_z[38].IN1
vin_rsc_z[39] => vin_rsc_z[39].IN1
vin_rsc_z[40] => vin_rsc_z[40].IN1
vin_rsc_z[41] => vin_rsc_z[41].IN1
vin_rsc_z[42] => vin_rsc_z[42].IN1
vin_rsc_z[43] => vin_rsc_z[43].IN1
vin_rsc_z[44] => vin_rsc_z[44].IN1
vin_rsc_z[45] => vin_rsc_z[45].IN1
vin_rsc_z[46] => vin_rsc_z[46].IN1
vin_rsc_z[47] => vin_rsc_z[47].IN1
vin_rsc_z[48] => vin_rsc_z[48].IN1
vin_rsc_z[49] => vin_rsc_z[49].IN1
vin_rsc_z[50] => vin_rsc_z[50].IN1
vin_rsc_z[51] => vin_rsc_z[51].IN1
vin_rsc_z[52] => vin_rsc_z[52].IN1
vin_rsc_z[53] => vin_rsc_z[53].IN1
vin_rsc_z[54] => vin_rsc_z[54].IN1
vin_rsc_z[55] => vin_rsc_z[55].IN1
vin_rsc_z[56] => vin_rsc_z[56].IN1
vin_rsc_z[57] => vin_rsc_z[57].IN1
vin_rsc_z[58] => vin_rsc_z[58].IN1
vin_rsc_z[59] => vin_rsc_z[59].IN1
vin_rsc_z[60] => vin_rsc_z[60].IN1
vin_rsc_z[61] => vin_rsc_z[61].IN1
vin_rsc_z[62] => vin_rsc_z[62].IN1
vin_rsc_z[63] => vin_rsc_z[63].IN1
vin_rsc_z[64] => vin_rsc_z[64].IN1
vin_rsc_z[65] => vin_rsc_z[65].IN1
vin_rsc_z[66] => vin_rsc_z[66].IN1
vin_rsc_z[67] => vin_rsc_z[67].IN1
vin_rsc_z[68] => vin_rsc_z[68].IN1
vin_rsc_z[69] => vin_rsc_z[69].IN1
vin_rsc_z[70] => vin_rsc_z[70].IN1
vin_rsc_z[71] => vin_rsc_z[71].IN1
vin_rsc_z[72] => vin_rsc_z[72].IN1
vin_rsc_z[73] => vin_rsc_z[73].IN1
vin_rsc_z[74] => vin_rsc_z[74].IN1
vin_rsc_z[75] => vin_rsc_z[75].IN1
vin_rsc_z[76] => vin_rsc_z[76].IN1
vin_rsc_z[77] => vin_rsc_z[77].IN1
vin_rsc_z[78] => vin_rsc_z[78].IN1
vin_rsc_z[79] => vin_rsc_z[79].IN1
vin_rsc_z[80] => vin_rsc_z[80].IN1
vin_rsc_z[81] => vin_rsc_z[81].IN1
vin_rsc_z[82] => vin_rsc_z[82].IN1
vin_rsc_z[83] => vin_rsc_z[83].IN1
vin_rsc_z[84] => vin_rsc_z[84].IN1
vin_rsc_z[85] => vin_rsc_z[85].IN1
vin_rsc_z[86] => vin_rsc_z[86].IN1
vin_rsc_z[87] => vin_rsc_z[87].IN1
vin_rsc_z[88] => vin_rsc_z[88].IN1
vin_rsc_z[89] => vin_rsc_z[89].IN1
vout_rsc_z[0] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[1] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[2] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[3] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[4] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[5] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[6] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[7] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[8] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[9] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[10] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[11] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[12] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[13] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[14] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[15] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[16] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[17] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[18] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[19] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[20] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[21] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[22] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[23] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[24] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[25] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[26] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[27] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[28] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[29] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
sum_rsc_z[0] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[1] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[2] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[3] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[4] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[5] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[6] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[7] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[8] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[9] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[10] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[11] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[12] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[13] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[14] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[15] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[16] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[17] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[18] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[19] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[20] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[21] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[22] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[23] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[24] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[25] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[26] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[27] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[28] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
sum_rsc_z[29] <= mgc_out_stdreg:sum_rsc_mgc_out_stdreg.z
flag_rsc_z <= mgc_out_stdreg:flag_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_in_wire:mouse_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_in_wire:cursor_size_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_in_wire:vin_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
d[30] <= z[30].DB_MAX_OUTPUT_PORT_TYPE
d[31] <= z[31].DB_MAX_OUTPUT_PORT_TYPE
d[32] <= z[32].DB_MAX_OUTPUT_PORT_TYPE
d[33] <= z[33].DB_MAX_OUTPUT_PORT_TYPE
d[34] <= z[34].DB_MAX_OUTPUT_PORT_TYPE
d[35] <= z[35].DB_MAX_OUTPUT_PORT_TYPE
d[36] <= z[36].DB_MAX_OUTPUT_PORT_TYPE
d[37] <= z[37].DB_MAX_OUTPUT_PORT_TYPE
d[38] <= z[38].DB_MAX_OUTPUT_PORT_TYPE
d[39] <= z[39].DB_MAX_OUTPUT_PORT_TYPE
d[40] <= z[40].DB_MAX_OUTPUT_PORT_TYPE
d[41] <= z[41].DB_MAX_OUTPUT_PORT_TYPE
d[42] <= z[42].DB_MAX_OUTPUT_PORT_TYPE
d[43] <= z[43].DB_MAX_OUTPUT_PORT_TYPE
d[44] <= z[44].DB_MAX_OUTPUT_PORT_TYPE
d[45] <= z[45].DB_MAX_OUTPUT_PORT_TYPE
d[46] <= z[46].DB_MAX_OUTPUT_PORT_TYPE
d[47] <= z[47].DB_MAX_OUTPUT_PORT_TYPE
d[48] <= z[48].DB_MAX_OUTPUT_PORT_TYPE
d[49] <= z[49].DB_MAX_OUTPUT_PORT_TYPE
d[50] <= z[50].DB_MAX_OUTPUT_PORT_TYPE
d[51] <= z[51].DB_MAX_OUTPUT_PORT_TYPE
d[52] <= z[52].DB_MAX_OUTPUT_PORT_TYPE
d[53] <= z[53].DB_MAX_OUTPUT_PORT_TYPE
d[54] <= z[54].DB_MAX_OUTPUT_PORT_TYPE
d[55] <= z[55].DB_MAX_OUTPUT_PORT_TYPE
d[56] <= z[56].DB_MAX_OUTPUT_PORT_TYPE
d[57] <= z[57].DB_MAX_OUTPUT_PORT_TYPE
d[58] <= z[58].DB_MAX_OUTPUT_PORT_TYPE
d[59] <= z[59].DB_MAX_OUTPUT_PORT_TYPE
d[60] <= z[60].DB_MAX_OUTPUT_PORT_TYPE
d[61] <= z[61].DB_MAX_OUTPUT_PORT_TYPE
d[62] <= z[62].DB_MAX_OUTPUT_PORT_TYPE
d[63] <= z[63].DB_MAX_OUTPUT_PORT_TYPE
d[64] <= z[64].DB_MAX_OUTPUT_PORT_TYPE
d[65] <= z[65].DB_MAX_OUTPUT_PORT_TYPE
d[66] <= z[66].DB_MAX_OUTPUT_PORT_TYPE
d[67] <= z[67].DB_MAX_OUTPUT_PORT_TYPE
d[68] <= z[68].DB_MAX_OUTPUT_PORT_TYPE
d[69] <= z[69].DB_MAX_OUTPUT_PORT_TYPE
d[70] <= z[70].DB_MAX_OUTPUT_PORT_TYPE
d[71] <= z[71].DB_MAX_OUTPUT_PORT_TYPE
d[72] <= z[72].DB_MAX_OUTPUT_PORT_TYPE
d[73] <= z[73].DB_MAX_OUTPUT_PORT_TYPE
d[74] <= z[74].DB_MAX_OUTPUT_PORT_TYPE
d[75] <= z[75].DB_MAX_OUTPUT_PORT_TYPE
d[76] <= z[76].DB_MAX_OUTPUT_PORT_TYPE
d[77] <= z[77].DB_MAX_OUTPUT_PORT_TYPE
d[78] <= z[78].DB_MAX_OUTPUT_PORT_TYPE
d[79] <= z[79].DB_MAX_OUTPUT_PORT_TYPE
d[80] <= z[80].DB_MAX_OUTPUT_PORT_TYPE
d[81] <= z[81].DB_MAX_OUTPUT_PORT_TYPE
d[82] <= z[82].DB_MAX_OUTPUT_PORT_TYPE
d[83] <= z[83].DB_MAX_OUTPUT_PORT_TYPE
d[84] <= z[84].DB_MAX_OUTPUT_PORT_TYPE
d[85] <= z[85].DB_MAX_OUTPUT_PORT_TYPE
d[86] <= z[86].DB_MAX_OUTPUT_PORT_TYPE
d[87] <= z[87].DB_MAX_OUTPUT_PORT_TYPE
d[88] <= z[88].DB_MAX_OUTPUT_PORT_TYPE
d[89] <= z[89].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN
z[30] => d[30].DATAIN
z[31] => d[31].DATAIN
z[32] => d[32].DATAIN
z[33] => d[33].DATAIN
z[34] => d[34].DATAIN
z[35] => d[35].DATAIN
z[36] => d[36].DATAIN
z[37] => d[37].DATAIN
z[38] => d[38].DATAIN
z[39] => d[39].DATAIN
z[40] => d[40].DATAIN
z[41] => d[41].DATAIN
z[42] => d[42].DATAIN
z[43] => d[43].DATAIN
z[44] => d[44].DATAIN
z[45] => d[45].DATAIN
z[46] => d[46].DATAIN
z[47] => d[47].DATAIN
z[48] => d[48].DATAIN
z[49] => d[49].DATAIN
z[50] => d[50].DATAIN
z[51] => d[51].DATAIN
z[52] => d[52].DATAIN
z[53] => d[53].DATAIN
z[54] => d[54].DATAIN
z[55] => d[55].DATAIN
z[56] => d[56].DATAIN
z[57] => d[57].DATAIN
z[58] => d[58].DATAIN
z[59] => d[59].DATAIN
z[60] => d[60].DATAIN
z[61] => d[61].DATAIN
z[62] => d[62].DATAIN
z[63] => d[63].DATAIN
z[64] => d[64].DATAIN
z[65] => d[65].DATAIN
z[66] => d[66].DATAIN
z[67] => d[67].DATAIN
z[68] => d[68].DATAIN
z[69] => d[69].DATAIN
z[70] => d[70].DATAIN
z[71] => d[71].DATAIN
z[72] => d[72].DATAIN
z[73] => d[73].DATAIN
z[74] => d[74].DATAIN
z[75] => d[75].DATAIN
z[76] => d[76].DATAIN
z[77] => d[77].DATAIN
z[78] => d[78].DATAIN
z[79] => d[79].DATAIN
z[80] => d[80].DATAIN
z[81] => d[81].DATAIN
z[82] => d[82].DATAIN
z[83] => d[83].DATAIN
z[84] => d[84].DATAIN
z[85] => d[85].DATAIN
z[86] => d[86].DATAIN
z[87] => d[87].DATAIN
z[88] => d[88].DATAIN
z[89] => d[89].DATAIN


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_out_stdreg:vout_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_out_stdreg:sum_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mgc_out_stdreg:flag_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_edge_counter:inst22|mouse_edge_counter_core:mouse_edge_counter_core_inst
clk => regs_regs_1_sva[0].CLK
clk => regs_regs_1_sva[1].CLK
clk => regs_regs_1_sva[2].CLK
clk => regs_regs_1_sva[3].CLK
clk => regs_regs_1_sva[4].CLK
clk => regs_regs_1_sva[5].CLK
clk => regs_regs_1_sva[6].CLK
clk => regs_regs_1_sva[7].CLK
clk => regs_regs_1_sva[8].CLK
clk => regs_regs_1_sva[9].CLK
clk => regs_regs_1_sva[10].CLK
clk => regs_regs_1_sva[11].CLK
clk => regs_regs_1_sva[12].CLK
clk => regs_regs_1_sva[13].CLK
clk => regs_regs_1_sva[14].CLK
clk => regs_regs_1_sva[15].CLK
clk => regs_regs_1_sva[16].CLK
clk => regs_regs_1_sva[17].CLK
clk => regs_regs_1_sva[18].CLK
clk => regs_regs_1_sva[19].CLK
clk => regs_regs_1_sva[20].CLK
clk => regs_regs_1_sva[21].CLK
clk => regs_regs_1_sva[22].CLK
clk => regs_regs_1_sva[23].CLK
clk => regs_regs_1_sva[24].CLK
clk => regs_regs_1_sva[25].CLK
clk => regs_regs_1_sva[26].CLK
clk => regs_regs_1_sva[27].CLK
clk => regs_regs_1_sva[28].CLK
clk => regs_regs_1_sva[29].CLK
clk => regs_regs_1_sva[30].CLK
clk => regs_regs_1_sva[31].CLK
clk => regs_regs_1_sva[32].CLK
clk => regs_regs_1_sva[33].CLK
clk => regs_regs_1_sva[34].CLK
clk => regs_regs_1_sva[35].CLK
clk => regs_regs_1_sva[36].CLK
clk => regs_regs_1_sva[37].CLK
clk => regs_regs_1_sva[38].CLK
clk => regs_regs_1_sva[39].CLK
clk => regs_regs_1_sva[40].CLK
clk => regs_regs_1_sva[41].CLK
clk => regs_regs_1_sva[42].CLK
clk => regs_regs_1_sva[43].CLK
clk => regs_regs_1_sva[44].CLK
clk => regs_regs_1_sva[45].CLK
clk => regs_regs_1_sva[46].CLK
clk => regs_regs_1_sva[47].CLK
clk => regs_regs_1_sva[48].CLK
clk => regs_regs_1_sva[49].CLK
clk => regs_regs_1_sva[50].CLK
clk => regs_regs_1_sva[51].CLK
clk => regs_regs_1_sva[52].CLK
clk => regs_regs_1_sva[53].CLK
clk => regs_regs_1_sva[54].CLK
clk => regs_regs_1_sva[55].CLK
clk => regs_regs_1_sva[56].CLK
clk => regs_regs_1_sva[57].CLK
clk => regs_regs_1_sva[58].CLK
clk => regs_regs_1_sva[59].CLK
clk => regs_regs_1_sva[60].CLK
clk => regs_regs_1_sva[61].CLK
clk => regs_regs_1_sva[62].CLK
clk => regs_regs_1_sva[63].CLK
clk => regs_regs_1_sva[64].CLK
clk => regs_regs_1_sva[65].CLK
clk => regs_regs_1_sva[66].CLK
clk => regs_regs_1_sva[67].CLK
clk => regs_regs_1_sva[68].CLK
clk => regs_regs_1_sva[69].CLK
clk => regs_regs_1_sva[70].CLK
clk => regs_regs_1_sva[71].CLK
clk => regs_regs_1_sva[72].CLK
clk => regs_regs_1_sva[73].CLK
clk => regs_regs_1_sva[74].CLK
clk => regs_regs_1_sva[75].CLK
clk => regs_regs_1_sva[76].CLK
clk => regs_regs_1_sva[77].CLK
clk => regs_regs_1_sva[78].CLK
clk => regs_regs_1_sva[79].CLK
clk => regs_regs_1_sva[80].CLK
clk => regs_regs_1_sva[81].CLK
clk => regs_regs_1_sva[82].CLK
clk => regs_regs_1_sva[83].CLK
clk => regs_regs_1_sva[84].CLK
clk => regs_regs_1_sva[85].CLK
clk => regs_regs_1_sva[86].CLK
clk => regs_regs_1_sva[87].CLK
clk => regs_regs_1_sva[88].CLK
clk => regs_regs_1_sva[89].CLK
clk => regs_regs_0_sva[0].CLK
clk => regs_regs_0_sva[1].CLK
clk => regs_regs_0_sva[2].CLK
clk => regs_regs_0_sva[3].CLK
clk => regs_regs_0_sva[4].CLK
clk => regs_regs_0_sva[5].CLK
clk => regs_regs_0_sva[6].CLK
clk => regs_regs_0_sva[7].CLK
clk => regs_regs_0_sva[8].CLK
clk => regs_regs_0_sva[9].CLK
clk => regs_regs_0_sva[10].CLK
clk => regs_regs_0_sva[11].CLK
clk => regs_regs_0_sva[12].CLK
clk => regs_regs_0_sva[13].CLK
clk => regs_regs_0_sva[14].CLK
clk => regs_regs_0_sva[15].CLK
clk => regs_regs_0_sva[16].CLK
clk => regs_regs_0_sva[17].CLK
clk => regs_regs_0_sva[18].CLK
clk => regs_regs_0_sva[19].CLK
clk => regs_regs_0_sva[20].CLK
clk => regs_regs_0_sva[21].CLK
clk => regs_regs_0_sva[22].CLK
clk => regs_regs_0_sva[23].CLK
clk => regs_regs_0_sva[24].CLK
clk => regs_regs_0_sva[25].CLK
clk => regs_regs_0_sva[26].CLK
clk => regs_regs_0_sva[27].CLK
clk => regs_regs_0_sva[28].CLK
clk => regs_regs_0_sva[29].CLK
clk => regs_regs_0_sva[30].CLK
clk => regs_regs_0_sva[31].CLK
clk => regs_regs_0_sva[32].CLK
clk => regs_regs_0_sva[33].CLK
clk => regs_regs_0_sva[34].CLK
clk => regs_regs_0_sva[35].CLK
clk => regs_regs_0_sva[36].CLK
clk => regs_regs_0_sva[37].CLK
clk => regs_regs_0_sva[38].CLK
clk => regs_regs_0_sva[39].CLK
clk => regs_regs_0_sva[40].CLK
clk => regs_regs_0_sva[41].CLK
clk => regs_regs_0_sva[42].CLK
clk => regs_regs_0_sva[43].CLK
clk => regs_regs_0_sva[44].CLK
clk => regs_regs_0_sva[45].CLK
clk => regs_regs_0_sva[46].CLK
clk => regs_regs_0_sva[47].CLK
clk => regs_regs_0_sva[48].CLK
clk => regs_regs_0_sva[49].CLK
clk => regs_regs_0_sva[50].CLK
clk => regs_regs_0_sva[51].CLK
clk => regs_regs_0_sva[52].CLK
clk => regs_regs_0_sva[53].CLK
clk => regs_regs_0_sva[54].CLK
clk => regs_regs_0_sva[55].CLK
clk => regs_regs_0_sva[56].CLK
clk => regs_regs_0_sva[57].CLK
clk => regs_regs_0_sva[58].CLK
clk => regs_regs_0_sva[59].CLK
clk => regs_regs_0_sva[60].CLK
clk => regs_regs_0_sva[61].CLK
clk => regs_regs_0_sva[62].CLK
clk => regs_regs_0_sva[63].CLK
clk => regs_regs_0_sva[64].CLK
clk => regs_regs_0_sva[65].CLK
clk => regs_regs_0_sva[66].CLK
clk => regs_regs_0_sva[67].CLK
clk => regs_regs_0_sva[68].CLK
clk => regs_regs_0_sva[69].CLK
clk => regs_regs_0_sva[70].CLK
clk => regs_regs_0_sva[71].CLK
clk => regs_regs_0_sva[72].CLK
clk => regs_regs_0_sva[73].CLK
clk => regs_regs_0_sva[74].CLK
clk => regs_regs_0_sva[75].CLK
clk => regs_regs_0_sva[76].CLK
clk => regs_regs_0_sva[77].CLK
clk => regs_regs_0_sva[78].CLK
clk => regs_regs_0_sva[79].CLK
clk => regs_regs_0_sva[80].CLK
clk => regs_regs_0_sva[81].CLK
clk => regs_regs_0_sva[82].CLK
clk => regs_regs_0_sva[83].CLK
clk => regs_regs_0_sva[84].CLK
clk => regs_regs_0_sva[85].CLK
clk => regs_regs_0_sva[86].CLK
clk => regs_regs_0_sva[87].CLK
clk => regs_regs_0_sva[88].CLK
clk => regs_regs_0_sva[89].CLK
clk => FRAME_p_1_sva_1[0].CLK
clk => FRAME_p_1_sva_1[1].CLK
clk => FRAME_p_1_sva_1[2].CLK
clk => FRAME_p_1_sva_1[3].CLK
clk => FRAME_p_1_sva_1[4].CLK
clk => FRAME_p_1_sva_1[5].CLK
clk => FRAME_p_1_sva_1[6].CLK
clk => FRAME_p_1_sva_1[7].CLK
clk => FRAME_p_1_sva_1[8].CLK
clk => FRAME_p_1_sva_1[9].CLK
clk => FRAME_p_1_sva_1[10].CLK
clk => FRAME_p_1_sva_1[11].CLK
clk => FRAME_p_1_sva_1[12].CLK
clk => FRAME_p_1_sva_1[13].CLK
clk => FRAME_p_1_sva_1[14].CLK
clk => FRAME_p_1_sva_1[15].CLK
clk => FRAME_p_1_sva_1[16].CLK
clk => FRAME_p_1_sva_1[17].CLK
clk => FRAME_p_1_sva_1[18].CLK
clk => FRAME_slc_1_itm_1.CLK
clk => FRAME_p_slc_FRAME_p_2_itm_1.CLK
clk => getPixel_acc_22_itm_3.CLK
clk => getPixel_acc_22_itm_1_sg1[0].CLK
clk => getPixel_acc_22_itm_1_sg1[1].CLK
clk => getPixel_acc_22_itm_1_sg1[2].CLK
clk => getPixel_acc_22_itm_1_sg1[3].CLK
clk => getPixel_acc_22_itm_1_sg1[4].CLK
clk => getPixel_acc_22_itm_1_sg1[5].CLK
clk => getPixel_acc_22_itm_1_sg1[6].CLK
clk => getPixel_acc_22_itm_1_sg1[7].CLK
clk => getPixel_acc_22_itm_1_sg1[8].CLK
clk => getPixel_acc_22_itm_1_sg1[9].CLK
clk => getPixel_acc_22_itm_1_sg1[10].CLK
clk => getPixel_acc_22_itm_1_sg1[11].CLK
clk => getPixel_acc_22_itm_1_sg1[12].CLK
clk => getPixel_acc_23_itm_3.CLK
clk => getPixel_acc_23_itm_1_sg1[0].CLK
clk => getPixel_acc_23_itm_1_sg1[1].CLK
clk => getPixel_acc_23_itm_1_sg1[2].CLK
clk => getPixel_acc_23_itm_1_sg1[3].CLK
clk => getPixel_acc_23_itm_1_sg1[4].CLK
clk => getPixel_acc_23_itm_1_sg1[5].CLK
clk => getPixel_acc_23_itm_1_sg1[6].CLK
clk => getPixel_acc_23_itm_1_sg1[7].CLK
clk => getPixel_acc_23_itm_1_sg1[8].CLK
clk => getPixel_acc_23_itm_1_sg1[9].CLK
clk => getPixel_acc_23_itm_1_sg1[10].CLK
clk => getPixel_acc_23_itm_1_sg1[11].CLK
clk => getPixel_acc_23_itm_1_sg1[12].CLK
clk => getPixel_acc_31_itm_3.CLK
clk => getPixel_acc_31_itm_1_sg1[0].CLK
clk => getPixel_acc_31_itm_1_sg1[1].CLK
clk => getPixel_acc_31_itm_1_sg1[2].CLK
clk => getPixel_acc_31_itm_1_sg1[3].CLK
clk => getPixel_acc_31_itm_1_sg1[4].CLK
clk => getPixel_acc_31_itm_1_sg1[5].CLK
clk => getPixel_acc_31_itm_1_sg1[6].CLK
clk => getPixel_acc_31_itm_1_sg1[7].CLK
clk => getPixel_acc_31_itm_1_sg1[8].CLK
clk => getPixel_acc_31_itm_1_sg1[9].CLK
clk => getPixel_acc_31_itm_1_sg1[10].CLK
clk => getPixel_acc_31_itm_1_sg1[11].CLK
clk => getPixel_acc_31_itm_1_sg1[12].CLK
clk => getPixel_acc_32_itm_3.CLK
clk => getPixel_acc_32_itm_1_sg1[0].CLK
clk => getPixel_acc_32_itm_1_sg1[1].CLK
clk => getPixel_acc_32_itm_1_sg1[2].CLK
clk => getPixel_acc_32_itm_1_sg1[3].CLK
clk => getPixel_acc_32_itm_1_sg1[4].CLK
clk => getPixel_acc_32_itm_1_sg1[5].CLK
clk => getPixel_acc_32_itm_1_sg1[6].CLK
clk => getPixel_acc_32_itm_1_sg1[7].CLK
clk => getPixel_acc_32_itm_1_sg1[8].CLK
clk => getPixel_acc_32_itm_1_sg1[9].CLK
clk => getPixel_acc_32_itm_1_sg1[10].CLK
clk => getPixel_acc_32_itm_1_sg1[11].CLK
clk => getPixel_acc_32_itm_1_sg1[12].CLK
clk => main_stage_0_3.CLK
clk => main_stage_0_2.CLK
clk => exit_FRAME_sva.CLK
clk => cursor_size_1_lpi_1_dfm[0].CLK
clk => cursor_size_1_lpi_1_dfm[1].CLK
clk => cursor_size_1_lpi_1_dfm[2].CLK
clk => cursor_size_1_lpi_1_dfm[3].CLK
clk => cursor_size_1_lpi_1_dfm[4].CLK
clk => cursor_size_1_lpi_1_dfm[5].CLK
clk => cursor_size_1_lpi_1_dfm[6].CLK
clk => cursor_size_1_lpi_1_dfm[7].CLK
clk => FRAME_land_lpi_1_dfm_st_1.CLK
clk => FRAME_p_slc_FRAME_p_2_itm_2.CLK
clk => FRAME_slc_1_itm_2.CLK
clk => FRAME_and_itm_1[0].CLK
clk => FRAME_and_itm_1[1].CLK
clk => FRAME_and_itm_1[2].CLK
clk => FRAME_and_itm_1[3].CLK
clk => FRAME_and_itm_1[4].CLK
clk => FRAME_and_itm_1[5].CLK
clk => FRAME_and_itm_1[6].CLK
clk => FRAME_and_itm_1[7].CLK
clk => FRAME_and_itm_1[8].CLK
clk => FRAME_and_itm_1[9].CLK
clk => FRAME_and_itm_1[10].CLK
clk => FRAME_and_itm_1[11].CLK
clk => FRAME_and_itm_1[12].CLK
clk => FRAME_and_itm_1[13].CLK
clk => FRAME_and_itm_1[14].CLK
clk => FRAME_and_itm_1[15].CLK
clk => FRAME_and_itm_1[16].CLK
clk => FRAME_and_itm_1[17].CLK
clk => FRAME_and_itm_1[18].CLK
clk => FRAME_and_itm_1[19].CLK
clk => FRAME_and_itm_1[20].CLK
clk => FRAME_and_itm_1[21].CLK
clk => FRAME_and_itm_1[22].CLK
clk => FRAME_and_itm_1[23].CLK
clk => FRAME_and_itm_1[24].CLK
clk => FRAME_and_itm_1[25].CLK
clk => FRAME_and_itm_1[26].CLK
clk => FRAME_and_itm_1[27].CLK
clk => FRAME_and_itm_1[28].CLK
clk => FRAME_and_itm_1[29].CLK
clk => FRAME_land_lpi_1_dfm_2.CLK
clk => exit_FRAME_sva_1_st_2.CLK
clk => tmp_sum_1_sva_1[0].CLK
clk => tmp_sum_1_sva_1[1].CLK
clk => tmp_sum_1_sva_1[2].CLK
clk => tmp_sum_1_sva_1[3].CLK
clk => tmp_sum_1_sva_1[4].CLK
clk => tmp_sum_1_sva_1[5].CLK
clk => tmp_sum_1_sva_1[6].CLK
clk => tmp_sum_1_sva_1[7].CLK
clk => tmp_sum_1_sva_1[8].CLK
clk => tmp_sum_1_sva_1[9].CLK
clk => tmp_sum_1_sva_1[10].CLK
clk => tmp_sum_1_sva_1[11].CLK
clk => tmp_sum_1_sva_1[12].CLK
clk => tmp_sum_1_sva_1[13].CLK
clk => tmp_sum_1_sva_1[14].CLK
clk => tmp_sum_1_sva_1[15].CLK
clk => tmp_sum_1_sva_1[16].CLK
clk => tmp_sum_1_sva_1[17].CLK
clk => tmp_sum_1_sva_1[18].CLK
clk => tmp_sum_1_sva_1[19].CLK
clk => tmp_sum_1_sva_1[20].CLK
clk => tmp_sum_1_sva_1[21].CLK
clk => tmp_sum_1_sva_1[22].CLK
clk => tmp_sum_1_sva_1[23].CLK
clk => tmp_sum_1_sva_1[24].CLK
clk => tmp_sum_1_sva_1[25].CLK
clk => tmp_sum_1_sva_1[26].CLK
clk => tmp_sum_1_sva_1[27].CLK
clk => tmp_sum_1_sva_1[28].CLK
clk => tmp_sum_1_sva_1[29].CLK
clk => FRAME_if_acc_10_psp_sva_1[0].CLK
clk => FRAME_if_acc_10_psp_sva_1[1].CLK
clk => FRAME_if_acc_10_psp_sva_1[2].CLK
clk => FRAME_if_acc_10_psp_sva_1[3].CLK
clk => FRAME_if_acc_10_psp_sva_1[4].CLK
clk => FRAME_if_acc_10_psp_sva_1[5].CLK
clk => FRAME_if_acc_10_psp_sva_1[6].CLK
clk => FRAME_if_acc_10_psp_sva_1[7].CLK
clk => FRAME_if_acc_10_psp_sva_1[8].CLK
clk => FRAME_if_acc_10_psp_sva_1[9].CLK
clk => FRAME_if_acc_10_psp_sva_1[10].CLK
clk => FRAME_if_acc_10_psp_sva_1[11].CLK
clk => FRAME_if_acc_10_psp_sva_1[12].CLK
clk => FRAME_if_acc_10_psp_sva_1[13].CLK
clk => FRAME_if_acc_psp_1_sva_1[0].CLK
clk => FRAME_if_acc_psp_1_sva_1[1].CLK
clk => FRAME_if_acc_psp_1_sva_1[2].CLK
clk => FRAME_if_acc_psp_1_sva_1[3].CLK
clk => FRAME_if_acc_psp_1_sva_1[4].CLK
clk => FRAME_if_acc_psp_1_sva_1[5].CLK
clk => FRAME_if_acc_psp_1_sva_1[6].CLK
clk => FRAME_if_acc_psp_1_sva_1[7].CLK
clk => FRAME_if_acc_psp_1_sva_1[8].CLK
clk => FRAME_if_acc_psp_1_sva_1[9].CLK
clk => FRAME_if_acc_psp_1_sva_1[10].CLK
clk => FRAME_if_acc_psp_1_sva_1[11].CLK
clk => FRAME_if_acc_psp_1_sva_1[12].CLK
clk => FRAME_if_acc_psp_1_sva_1[13].CLK
clk => FRAME_if_slc_2_svs.CLK
clk => FRAME_if_acc_4_psp_sva[0].CLK
clk => FRAME_if_acc_4_psp_sva[1].CLK
clk => FRAME_if_acc_4_psp_sva[2].CLK
clk => FRAME_if_acc_4_psp_sva[3].CLK
clk => FRAME_if_acc_4_psp_sva[4].CLK
clk => FRAME_if_acc_4_psp_sva[5].CLK
clk => FRAME_if_acc_4_psp_sva[6].CLK
clk => FRAME_if_acc_4_psp_sva[7].CLK
clk => FRAME_if_acc_4_psp_sva[8].CLK
clk => FRAME_if_acc_4_psp_sva[9].CLK
clk => FRAME_if_acc_4_psp_sva[10].CLK
clk => FRAME_if_acc_4_psp_sva[11].CLK
clk => FRAME_if_acc_4_psp_sva[12].CLK
clk => FRAME_if_acc_4_psp_sva[13].CLK
clk => FRAME_if_acc_4_psp_sva[14].CLK
clk => vout_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[29]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => sum_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => sum_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => sum_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => FRAME_if_acc_4_psp_sva[14].ENA
en => FRAME_if_acc_4_psp_sva[13].ENA
en => FRAME_if_acc_4_psp_sva[12].ENA
en => FRAME_if_acc_4_psp_sva[11].ENA
en => FRAME_if_acc_4_psp_sva[10].ENA
en => FRAME_if_acc_4_psp_sva[9].ENA
en => FRAME_if_acc_4_psp_sva[8].ENA
en => FRAME_if_acc_4_psp_sva[7].ENA
en => FRAME_if_acc_4_psp_sva[6].ENA
en => FRAME_if_acc_4_psp_sva[5].ENA
en => FRAME_if_acc_4_psp_sva[4].ENA
en => FRAME_if_acc_4_psp_sva[3].ENA
en => FRAME_if_acc_4_psp_sva[2].ENA
en => FRAME_if_acc_4_psp_sva[1].ENA
en => FRAME_if_acc_4_psp_sva[0].ENA
en => FRAME_if_slc_2_svs.ENA
en => FRAME_if_acc_psp_1_sva_1[13].ENA
en => FRAME_if_acc_psp_1_sva_1[12].ENA
en => FRAME_if_acc_psp_1_sva_1[11].ENA
en => FRAME_if_acc_psp_1_sva_1[10].ENA
en => FRAME_if_acc_psp_1_sva_1[9].ENA
en => FRAME_if_acc_psp_1_sva_1[8].ENA
en => FRAME_if_acc_psp_1_sva_1[7].ENA
en => FRAME_if_acc_psp_1_sva_1[6].ENA
en => FRAME_if_acc_psp_1_sva_1[5].ENA
en => FRAME_if_acc_psp_1_sva_1[4].ENA
en => FRAME_if_acc_psp_1_sva_1[3].ENA
en => FRAME_if_acc_psp_1_sva_1[2].ENA
en => FRAME_if_acc_psp_1_sva_1[1].ENA
en => FRAME_if_acc_psp_1_sva_1[0].ENA
en => FRAME_if_acc_10_psp_sva_1[13].ENA
en => FRAME_if_acc_10_psp_sva_1[12].ENA
en => FRAME_if_acc_10_psp_sva_1[11].ENA
en => FRAME_if_acc_10_psp_sva_1[10].ENA
en => FRAME_if_acc_10_psp_sva_1[9].ENA
en => FRAME_if_acc_10_psp_sva_1[8].ENA
en => FRAME_if_acc_10_psp_sva_1[7].ENA
en => FRAME_if_acc_10_psp_sva_1[6].ENA
en => FRAME_if_acc_10_psp_sva_1[5].ENA
en => FRAME_if_acc_10_psp_sva_1[4].ENA
en => FRAME_if_acc_10_psp_sva_1[3].ENA
en => FRAME_if_acc_10_psp_sva_1[2].ENA
en => FRAME_if_acc_10_psp_sva_1[1].ENA
en => FRAME_if_acc_10_psp_sva_1[0].ENA
en => tmp_sum_1_sva_1[29].ENA
en => tmp_sum_1_sva_1[28].ENA
en => tmp_sum_1_sva_1[27].ENA
en => tmp_sum_1_sva_1[26].ENA
en => tmp_sum_1_sva_1[25].ENA
en => tmp_sum_1_sva_1[24].ENA
en => tmp_sum_1_sva_1[23].ENA
en => tmp_sum_1_sva_1[22].ENA
en => tmp_sum_1_sva_1[21].ENA
en => tmp_sum_1_sva_1[20].ENA
en => tmp_sum_1_sva_1[19].ENA
en => tmp_sum_1_sva_1[18].ENA
en => tmp_sum_1_sva_1[17].ENA
en => tmp_sum_1_sva_1[16].ENA
en => tmp_sum_1_sva_1[15].ENA
en => tmp_sum_1_sva_1[14].ENA
en => tmp_sum_1_sva_1[13].ENA
en => tmp_sum_1_sva_1[12].ENA
en => tmp_sum_1_sva_1[11].ENA
en => tmp_sum_1_sva_1[10].ENA
en => tmp_sum_1_sva_1[9].ENA
en => tmp_sum_1_sva_1[8].ENA
en => tmp_sum_1_sva_1[7].ENA
en => tmp_sum_1_sva_1[6].ENA
en => tmp_sum_1_sva_1[5].ENA
en => tmp_sum_1_sva_1[4].ENA
en => tmp_sum_1_sva_1[3].ENA
en => tmp_sum_1_sva_1[2].ENA
en => tmp_sum_1_sva_1[1].ENA
en => tmp_sum_1_sva_1[0].ENA
en => exit_FRAME_sva_1_st_2.ENA
en => FRAME_land_lpi_1_dfm_2.ENA
en => FRAME_and_itm_1[29].ENA
en => FRAME_and_itm_1[28].ENA
en => FRAME_and_itm_1[27].ENA
en => FRAME_and_itm_1[26].ENA
en => FRAME_and_itm_1[25].ENA
en => FRAME_and_itm_1[24].ENA
en => FRAME_and_itm_1[23].ENA
en => FRAME_and_itm_1[22].ENA
en => FRAME_and_itm_1[21].ENA
en => FRAME_and_itm_1[20].ENA
en => FRAME_and_itm_1[19].ENA
en => FRAME_and_itm_1[18].ENA
en => FRAME_and_itm_1[17].ENA
en => FRAME_and_itm_1[16].ENA
en => FRAME_and_itm_1[15].ENA
en => FRAME_and_itm_1[14].ENA
en => FRAME_and_itm_1[13].ENA
en => FRAME_and_itm_1[12].ENA
en => FRAME_and_itm_1[11].ENA
en => FRAME_and_itm_1[10].ENA
en => FRAME_and_itm_1[9].ENA
en => FRAME_and_itm_1[8].ENA
en => FRAME_and_itm_1[7].ENA
en => FRAME_and_itm_1[6].ENA
en => FRAME_and_itm_1[5].ENA
en => FRAME_and_itm_1[4].ENA
en => FRAME_and_itm_1[3].ENA
en => FRAME_and_itm_1[2].ENA
en => FRAME_and_itm_1[1].ENA
en => FRAME_and_itm_1[0].ENA
en => FRAME_slc_1_itm_2.ENA
en => FRAME_p_slc_FRAME_p_2_itm_2.ENA
en => FRAME_land_lpi_1_dfm_st_1.ENA
en => cursor_size_1_lpi_1_dfm[7].ENA
en => cursor_size_1_lpi_1_dfm[6].ENA
en => cursor_size_1_lpi_1_dfm[5].ENA
en => cursor_size_1_lpi_1_dfm[4].ENA
en => cursor_size_1_lpi_1_dfm[3].ENA
en => cursor_size_1_lpi_1_dfm[2].ENA
en => cursor_size_1_lpi_1_dfm[1].ENA
en => cursor_size_1_lpi_1_dfm[0].ENA
en => exit_FRAME_sva.ENA
en => main_stage_0_2.ENA
en => main_stage_0_3.ENA
en => getPixel_acc_32_itm_1_sg1[12].ENA
en => getPixel_acc_32_itm_1_sg1[11].ENA
en => getPixel_acc_32_itm_1_sg1[10].ENA
en => getPixel_acc_32_itm_1_sg1[9].ENA
en => getPixel_acc_32_itm_1_sg1[8].ENA
en => getPixel_acc_32_itm_1_sg1[7].ENA
en => getPixel_acc_32_itm_1_sg1[6].ENA
en => getPixel_acc_32_itm_1_sg1[5].ENA
en => getPixel_acc_32_itm_1_sg1[4].ENA
en => getPixel_acc_32_itm_1_sg1[3].ENA
en => getPixel_acc_32_itm_1_sg1[2].ENA
en => getPixel_acc_32_itm_1_sg1[1].ENA
en => getPixel_acc_32_itm_1_sg1[0].ENA
en => getPixel_acc_32_itm_3.ENA
en => getPixel_acc_31_itm_1_sg1[12].ENA
en => getPixel_acc_31_itm_1_sg1[11].ENA
en => getPixel_acc_31_itm_1_sg1[10].ENA
en => getPixel_acc_31_itm_1_sg1[9].ENA
en => getPixel_acc_31_itm_1_sg1[8].ENA
en => getPixel_acc_31_itm_1_sg1[7].ENA
en => getPixel_acc_31_itm_1_sg1[6].ENA
en => getPixel_acc_31_itm_1_sg1[5].ENA
en => getPixel_acc_31_itm_1_sg1[4].ENA
en => getPixel_acc_31_itm_1_sg1[3].ENA
en => getPixel_acc_31_itm_1_sg1[2].ENA
en => getPixel_acc_31_itm_1_sg1[1].ENA
en => getPixel_acc_31_itm_1_sg1[0].ENA
en => getPixel_acc_31_itm_3.ENA
en => getPixel_acc_23_itm_1_sg1[12].ENA
en => getPixel_acc_23_itm_1_sg1[11].ENA
en => getPixel_acc_23_itm_1_sg1[10].ENA
en => getPixel_acc_23_itm_1_sg1[9].ENA
en => getPixel_acc_23_itm_1_sg1[8].ENA
en => getPixel_acc_23_itm_1_sg1[7].ENA
en => getPixel_acc_23_itm_1_sg1[6].ENA
en => getPixel_acc_23_itm_1_sg1[5].ENA
en => getPixel_acc_23_itm_1_sg1[4].ENA
en => getPixel_acc_23_itm_1_sg1[3].ENA
en => getPixel_acc_23_itm_1_sg1[2].ENA
en => getPixel_acc_23_itm_1_sg1[1].ENA
en => getPixel_acc_23_itm_1_sg1[0].ENA
en => getPixel_acc_23_itm_3.ENA
en => getPixel_acc_22_itm_1_sg1[12].ENA
en => getPixel_acc_22_itm_1_sg1[11].ENA
en => getPixel_acc_22_itm_1_sg1[10].ENA
en => getPixel_acc_22_itm_1_sg1[9].ENA
en => getPixel_acc_22_itm_1_sg1[8].ENA
en => getPixel_acc_22_itm_1_sg1[7].ENA
en => getPixel_acc_22_itm_1_sg1[6].ENA
en => getPixel_acc_22_itm_1_sg1[5].ENA
en => getPixel_acc_22_itm_1_sg1[4].ENA
en => getPixel_acc_22_itm_1_sg1[3].ENA
en => getPixel_acc_22_itm_1_sg1[2].ENA
en => getPixel_acc_22_itm_1_sg1[1].ENA
en => getPixel_acc_22_itm_1_sg1[0].ENA
en => getPixel_acc_22_itm_3.ENA
en => FRAME_p_slc_FRAME_p_2_itm_1.ENA
en => FRAME_slc_1_itm_1.ENA
en => FRAME_p_1_sva_1[18].ENA
en => FRAME_p_1_sva_1[17].ENA
en => FRAME_p_1_sva_1[16].ENA
en => FRAME_p_1_sva_1[15].ENA
en => FRAME_p_1_sva_1[14].ENA
en => FRAME_p_1_sva_1[13].ENA
en => FRAME_p_1_sva_1[12].ENA
en => FRAME_p_1_sva_1[11].ENA
en => FRAME_p_1_sva_1[10].ENA
en => FRAME_p_1_sva_1[9].ENA
en => FRAME_p_1_sva_1[8].ENA
en => FRAME_p_1_sva_1[7].ENA
en => FRAME_p_1_sva_1[6].ENA
en => FRAME_p_1_sva_1[5].ENA
en => FRAME_p_1_sva_1[4].ENA
en => FRAME_p_1_sva_1[3].ENA
en => FRAME_p_1_sva_1[2].ENA
en => FRAME_p_1_sva_1[1].ENA
en => FRAME_p_1_sva_1[0].ENA
en => regs_regs_0_sva[89].ENA
en => regs_regs_0_sva[88].ENA
en => regs_regs_0_sva[87].ENA
en => regs_regs_0_sva[86].ENA
en => regs_regs_0_sva[85].ENA
en => regs_regs_0_sva[84].ENA
en => regs_regs_0_sva[83].ENA
en => regs_regs_0_sva[82].ENA
en => regs_regs_0_sva[81].ENA
en => regs_regs_0_sva[80].ENA
en => regs_regs_0_sva[79].ENA
en => regs_regs_0_sva[78].ENA
en => regs_regs_0_sva[77].ENA
en => regs_regs_0_sva[76].ENA
en => regs_regs_0_sva[75].ENA
en => regs_regs_0_sva[74].ENA
en => regs_regs_0_sva[73].ENA
en => regs_regs_0_sva[72].ENA
en => regs_regs_0_sva[71].ENA
en => regs_regs_0_sva[70].ENA
en => regs_regs_0_sva[69].ENA
en => regs_regs_0_sva[68].ENA
en => regs_regs_0_sva[67].ENA
en => regs_regs_0_sva[66].ENA
en => regs_regs_0_sva[65].ENA
en => regs_regs_0_sva[64].ENA
en => regs_regs_0_sva[63].ENA
en => regs_regs_0_sva[62].ENA
en => regs_regs_0_sva[61].ENA
en => regs_regs_0_sva[60].ENA
en => regs_regs_0_sva[59].ENA
en => regs_regs_0_sva[58].ENA
en => regs_regs_0_sva[57].ENA
en => regs_regs_0_sva[56].ENA
en => regs_regs_0_sva[55].ENA
en => regs_regs_0_sva[54].ENA
en => regs_regs_0_sva[53].ENA
en => regs_regs_0_sva[52].ENA
en => regs_regs_0_sva[51].ENA
en => regs_regs_0_sva[50].ENA
en => regs_regs_0_sva[49].ENA
en => regs_regs_0_sva[48].ENA
en => regs_regs_0_sva[47].ENA
en => regs_regs_0_sva[46].ENA
en => regs_regs_0_sva[45].ENA
en => regs_regs_0_sva[44].ENA
en => regs_regs_0_sva[43].ENA
en => regs_regs_0_sva[42].ENA
en => regs_regs_0_sva[41].ENA
en => regs_regs_0_sva[40].ENA
en => regs_regs_0_sva[39].ENA
en => regs_regs_0_sva[38].ENA
en => regs_regs_0_sva[37].ENA
en => regs_regs_0_sva[36].ENA
en => regs_regs_0_sva[35].ENA
en => regs_regs_0_sva[34].ENA
en => regs_regs_0_sva[33].ENA
en => regs_regs_0_sva[32].ENA
en => regs_regs_0_sva[31].ENA
en => regs_regs_0_sva[30].ENA
en => regs_regs_0_sva[29].ENA
en => regs_regs_0_sva[28].ENA
en => regs_regs_0_sva[27].ENA
en => regs_regs_0_sva[26].ENA
en => regs_regs_0_sva[25].ENA
en => regs_regs_0_sva[24].ENA
en => regs_regs_0_sva[23].ENA
en => regs_regs_0_sva[22].ENA
en => regs_regs_0_sva[21].ENA
en => regs_regs_0_sva[20].ENA
en => regs_regs_0_sva[19].ENA
en => regs_regs_0_sva[18].ENA
en => regs_regs_0_sva[17].ENA
en => regs_regs_0_sva[16].ENA
en => regs_regs_0_sva[15].ENA
en => regs_regs_0_sva[14].ENA
en => regs_regs_0_sva[13].ENA
en => regs_regs_0_sva[12].ENA
en => regs_regs_0_sva[11].ENA
en => regs_regs_0_sva[10].ENA
en => regs_regs_0_sva[9].ENA
en => regs_regs_0_sva[8].ENA
en => regs_regs_0_sva[7].ENA
en => regs_regs_0_sva[6].ENA
en => regs_regs_0_sva[5].ENA
en => regs_regs_0_sva[4].ENA
en => regs_regs_0_sva[3].ENA
en => regs_regs_0_sva[2].ENA
en => regs_regs_0_sva[1].ENA
en => regs_regs_0_sva[0].ENA
en => regs_regs_1_sva[89].ENA
en => regs_regs_1_sva[88].ENA
en => regs_regs_1_sva[87].ENA
en => regs_regs_1_sva[86].ENA
en => regs_regs_1_sva[85].ENA
en => regs_regs_1_sva[84].ENA
en => regs_regs_1_sva[83].ENA
en => regs_regs_1_sva[82].ENA
en => regs_regs_1_sva[81].ENA
en => regs_regs_1_sva[80].ENA
en => regs_regs_1_sva[79].ENA
en => regs_regs_1_sva[78].ENA
en => regs_regs_1_sva[77].ENA
en => regs_regs_1_sva[76].ENA
en => regs_regs_1_sva[75].ENA
en => regs_regs_1_sva[74].ENA
en => regs_regs_1_sva[73].ENA
en => regs_regs_1_sva[72].ENA
en => regs_regs_1_sva[71].ENA
en => regs_regs_1_sva[70].ENA
en => regs_regs_1_sva[69].ENA
en => regs_regs_1_sva[68].ENA
en => regs_regs_1_sva[67].ENA
en => regs_regs_1_sva[66].ENA
en => regs_regs_1_sva[65].ENA
en => regs_regs_1_sva[64].ENA
en => regs_regs_1_sva[63].ENA
en => regs_regs_1_sva[62].ENA
en => regs_regs_1_sva[61].ENA
en => regs_regs_1_sva[60].ENA
en => regs_regs_1_sva[59].ENA
en => regs_regs_1_sva[58].ENA
en => regs_regs_1_sva[57].ENA
en => regs_regs_1_sva[56].ENA
en => regs_regs_1_sva[55].ENA
en => regs_regs_1_sva[54].ENA
en => regs_regs_1_sva[53].ENA
en => regs_regs_1_sva[52].ENA
en => regs_regs_1_sva[51].ENA
en => regs_regs_1_sva[50].ENA
en => regs_regs_1_sva[49].ENA
en => regs_regs_1_sva[48].ENA
en => regs_regs_1_sva[47].ENA
en => regs_regs_1_sva[46].ENA
en => regs_regs_1_sva[45].ENA
en => regs_regs_1_sva[44].ENA
en => regs_regs_1_sva[43].ENA
en => regs_regs_1_sva[42].ENA
en => regs_regs_1_sva[41].ENA
en => regs_regs_1_sva[40].ENA
en => regs_regs_1_sva[39].ENA
en => regs_regs_1_sva[38].ENA
en => regs_regs_1_sva[37].ENA
en => regs_regs_1_sva[36].ENA
en => regs_regs_1_sva[35].ENA
en => regs_regs_1_sva[34].ENA
en => regs_regs_1_sva[33].ENA
en => regs_regs_1_sva[32].ENA
en => regs_regs_1_sva[31].ENA
en => regs_regs_1_sva[30].ENA
en => regs_regs_1_sva[29].ENA
en => regs_regs_1_sva[28].ENA
en => regs_regs_1_sva[27].ENA
en => regs_regs_1_sva[26].ENA
en => regs_regs_1_sva[25].ENA
en => regs_regs_1_sva[24].ENA
en => regs_regs_1_sva[23].ENA
en => regs_regs_1_sva[22].ENA
en => regs_regs_1_sva[21].ENA
en => regs_regs_1_sva[20].ENA
en => regs_regs_1_sva[19].ENA
en => regs_regs_1_sva[18].ENA
en => regs_regs_1_sva[17].ENA
en => regs_regs_1_sva[16].ENA
en => regs_regs_1_sva[15].ENA
en => regs_regs_1_sva[14].ENA
en => regs_regs_1_sva[13].ENA
en => regs_regs_1_sva[12].ENA
en => regs_regs_1_sva[11].ENA
en => regs_regs_1_sva[10].ENA
en => regs_regs_1_sva[9].ENA
en => regs_regs_1_sva[8].ENA
en => regs_regs_1_sva[7].ENA
en => regs_regs_1_sva[6].ENA
en => regs_regs_1_sva[5].ENA
en => regs_regs_1_sva[4].ENA
en => regs_regs_1_sva[3].ENA
en => regs_regs_1_sva[2].ENA
en => regs_regs_1_sva[1].ENA
en => regs_regs_1_sva[0].ENA
arst_n => regs_regs_1_sva[0].ACLR
arst_n => regs_regs_1_sva[1].ACLR
arst_n => regs_regs_1_sva[2].ACLR
arst_n => regs_regs_1_sva[3].ACLR
arst_n => regs_regs_1_sva[4].ACLR
arst_n => regs_regs_1_sva[5].ACLR
arst_n => regs_regs_1_sva[6].ACLR
arst_n => regs_regs_1_sva[7].ACLR
arst_n => regs_regs_1_sva[8].ACLR
arst_n => regs_regs_1_sva[9].ACLR
arst_n => regs_regs_1_sva[10].ACLR
arst_n => regs_regs_1_sva[11].ACLR
arst_n => regs_regs_1_sva[12].ACLR
arst_n => regs_regs_1_sva[13].ACLR
arst_n => regs_regs_1_sva[14].ACLR
arst_n => regs_regs_1_sva[15].ACLR
arst_n => regs_regs_1_sva[16].ACLR
arst_n => regs_regs_1_sva[17].ACLR
arst_n => regs_regs_1_sva[18].ACLR
arst_n => regs_regs_1_sva[19].ACLR
arst_n => regs_regs_1_sva[20].ACLR
arst_n => regs_regs_1_sva[21].ACLR
arst_n => regs_regs_1_sva[22].ACLR
arst_n => regs_regs_1_sva[23].ACLR
arst_n => regs_regs_1_sva[24].ACLR
arst_n => regs_regs_1_sva[25].ACLR
arst_n => regs_regs_1_sva[26].ACLR
arst_n => regs_regs_1_sva[27].ACLR
arst_n => regs_regs_1_sva[28].ACLR
arst_n => regs_regs_1_sva[29].ACLR
arst_n => regs_regs_1_sva[30].ACLR
arst_n => regs_regs_1_sva[31].ACLR
arst_n => regs_regs_1_sva[32].ACLR
arst_n => regs_regs_1_sva[33].ACLR
arst_n => regs_regs_1_sva[34].ACLR
arst_n => regs_regs_1_sva[35].ACLR
arst_n => regs_regs_1_sva[36].ACLR
arst_n => regs_regs_1_sva[37].ACLR
arst_n => regs_regs_1_sva[38].ACLR
arst_n => regs_regs_1_sva[39].ACLR
arst_n => regs_regs_1_sva[40].ACLR
arst_n => regs_regs_1_sva[41].ACLR
arst_n => regs_regs_1_sva[42].ACLR
arst_n => regs_regs_1_sva[43].ACLR
arst_n => regs_regs_1_sva[44].ACLR
arst_n => regs_regs_1_sva[45].ACLR
arst_n => regs_regs_1_sva[46].ACLR
arst_n => regs_regs_1_sva[47].ACLR
arst_n => regs_regs_1_sva[48].ACLR
arst_n => regs_regs_1_sva[49].ACLR
arst_n => regs_regs_1_sva[50].ACLR
arst_n => regs_regs_1_sva[51].ACLR
arst_n => regs_regs_1_sva[52].ACLR
arst_n => regs_regs_1_sva[53].ACLR
arst_n => regs_regs_1_sva[54].ACLR
arst_n => regs_regs_1_sva[55].ACLR
arst_n => regs_regs_1_sva[56].ACLR
arst_n => regs_regs_1_sva[57].ACLR
arst_n => regs_regs_1_sva[58].ACLR
arst_n => regs_regs_1_sva[59].ACLR
arst_n => regs_regs_1_sva[60].ACLR
arst_n => regs_regs_1_sva[61].ACLR
arst_n => regs_regs_1_sva[62].ACLR
arst_n => regs_regs_1_sva[63].ACLR
arst_n => regs_regs_1_sva[64].ACLR
arst_n => regs_regs_1_sva[65].ACLR
arst_n => regs_regs_1_sva[66].ACLR
arst_n => regs_regs_1_sva[67].ACLR
arst_n => regs_regs_1_sva[68].ACLR
arst_n => regs_regs_1_sva[69].ACLR
arst_n => regs_regs_1_sva[70].ACLR
arst_n => regs_regs_1_sva[71].ACLR
arst_n => regs_regs_1_sva[72].ACLR
arst_n => regs_regs_1_sva[73].ACLR
arst_n => regs_regs_1_sva[74].ACLR
arst_n => regs_regs_1_sva[75].ACLR
arst_n => regs_regs_1_sva[76].ACLR
arst_n => regs_regs_1_sva[77].ACLR
arst_n => regs_regs_1_sva[78].ACLR
arst_n => regs_regs_1_sva[79].ACLR
arst_n => regs_regs_1_sva[80].ACLR
arst_n => regs_regs_1_sva[81].ACLR
arst_n => regs_regs_1_sva[82].ACLR
arst_n => regs_regs_1_sva[83].ACLR
arst_n => regs_regs_1_sva[84].ACLR
arst_n => regs_regs_1_sva[85].ACLR
arst_n => regs_regs_1_sva[86].ACLR
arst_n => regs_regs_1_sva[87].ACLR
arst_n => regs_regs_1_sva[88].ACLR
arst_n => regs_regs_1_sva[89].ACLR
arst_n => regs_regs_0_sva[0].ACLR
arst_n => regs_regs_0_sva[1].ACLR
arst_n => regs_regs_0_sva[2].ACLR
arst_n => regs_regs_0_sva[3].ACLR
arst_n => regs_regs_0_sva[4].ACLR
arst_n => regs_regs_0_sva[5].ACLR
arst_n => regs_regs_0_sva[6].ACLR
arst_n => regs_regs_0_sva[7].ACLR
arst_n => regs_regs_0_sva[8].ACLR
arst_n => regs_regs_0_sva[9].ACLR
arst_n => regs_regs_0_sva[10].ACLR
arst_n => regs_regs_0_sva[11].ACLR
arst_n => regs_regs_0_sva[12].ACLR
arst_n => regs_regs_0_sva[13].ACLR
arst_n => regs_regs_0_sva[14].ACLR
arst_n => regs_regs_0_sva[15].ACLR
arst_n => regs_regs_0_sva[16].ACLR
arst_n => regs_regs_0_sva[17].ACLR
arst_n => regs_regs_0_sva[18].ACLR
arst_n => regs_regs_0_sva[19].ACLR
arst_n => regs_regs_0_sva[20].ACLR
arst_n => regs_regs_0_sva[21].ACLR
arst_n => regs_regs_0_sva[22].ACLR
arst_n => regs_regs_0_sva[23].ACLR
arst_n => regs_regs_0_sva[24].ACLR
arst_n => regs_regs_0_sva[25].ACLR
arst_n => regs_regs_0_sva[26].ACLR
arst_n => regs_regs_0_sva[27].ACLR
arst_n => regs_regs_0_sva[28].ACLR
arst_n => regs_regs_0_sva[29].ACLR
arst_n => regs_regs_0_sva[30].ACLR
arst_n => regs_regs_0_sva[31].ACLR
arst_n => regs_regs_0_sva[32].ACLR
arst_n => regs_regs_0_sva[33].ACLR
arst_n => regs_regs_0_sva[34].ACLR
arst_n => regs_regs_0_sva[35].ACLR
arst_n => regs_regs_0_sva[36].ACLR
arst_n => regs_regs_0_sva[37].ACLR
arst_n => regs_regs_0_sva[38].ACLR
arst_n => regs_regs_0_sva[39].ACLR
arst_n => regs_regs_0_sva[40].ACLR
arst_n => regs_regs_0_sva[41].ACLR
arst_n => regs_regs_0_sva[42].ACLR
arst_n => regs_regs_0_sva[43].ACLR
arst_n => regs_regs_0_sva[44].ACLR
arst_n => regs_regs_0_sva[45].ACLR
arst_n => regs_regs_0_sva[46].ACLR
arst_n => regs_regs_0_sva[47].ACLR
arst_n => regs_regs_0_sva[48].ACLR
arst_n => regs_regs_0_sva[49].ACLR
arst_n => regs_regs_0_sva[50].ACLR
arst_n => regs_regs_0_sva[51].ACLR
arst_n => regs_regs_0_sva[52].ACLR
arst_n => regs_regs_0_sva[53].ACLR
arst_n => regs_regs_0_sva[54].ACLR
arst_n => regs_regs_0_sva[55].ACLR
arst_n => regs_regs_0_sva[56].ACLR
arst_n => regs_regs_0_sva[57].ACLR
arst_n => regs_regs_0_sva[58].ACLR
arst_n => regs_regs_0_sva[59].ACLR
arst_n => regs_regs_0_sva[60].ACLR
arst_n => regs_regs_0_sva[61].ACLR
arst_n => regs_regs_0_sva[62].ACLR
arst_n => regs_regs_0_sva[63].ACLR
arst_n => regs_regs_0_sva[64].ACLR
arst_n => regs_regs_0_sva[65].ACLR
arst_n => regs_regs_0_sva[66].ACLR
arst_n => regs_regs_0_sva[67].ACLR
arst_n => regs_regs_0_sva[68].ACLR
arst_n => regs_regs_0_sva[69].ACLR
arst_n => regs_regs_0_sva[70].ACLR
arst_n => regs_regs_0_sva[71].ACLR
arst_n => regs_regs_0_sva[72].ACLR
arst_n => regs_regs_0_sva[73].ACLR
arst_n => regs_regs_0_sva[74].ACLR
arst_n => regs_regs_0_sva[75].ACLR
arst_n => regs_regs_0_sva[76].ACLR
arst_n => regs_regs_0_sva[77].ACLR
arst_n => regs_regs_0_sva[78].ACLR
arst_n => regs_regs_0_sva[79].ACLR
arst_n => regs_regs_0_sva[80].ACLR
arst_n => regs_regs_0_sva[81].ACLR
arst_n => regs_regs_0_sva[82].ACLR
arst_n => regs_regs_0_sva[83].ACLR
arst_n => regs_regs_0_sva[84].ACLR
arst_n => regs_regs_0_sva[85].ACLR
arst_n => regs_regs_0_sva[86].ACLR
arst_n => regs_regs_0_sva[87].ACLR
arst_n => regs_regs_0_sva[88].ACLR
arst_n => regs_regs_0_sva[89].ACLR
arst_n => FRAME_p_1_sva_1[0].ACLR
arst_n => FRAME_p_1_sva_1[1].ACLR
arst_n => FRAME_p_1_sva_1[2].ACLR
arst_n => FRAME_p_1_sva_1[3].ACLR
arst_n => FRAME_p_1_sva_1[4].ACLR
arst_n => FRAME_p_1_sva_1[5].ACLR
arst_n => FRAME_p_1_sva_1[6].ACLR
arst_n => FRAME_p_1_sva_1[7].ACLR
arst_n => FRAME_p_1_sva_1[8].ACLR
arst_n => FRAME_p_1_sva_1[9].ACLR
arst_n => FRAME_p_1_sva_1[10].ACLR
arst_n => FRAME_p_1_sva_1[11].ACLR
arst_n => FRAME_p_1_sva_1[12].ACLR
arst_n => FRAME_p_1_sva_1[13].ACLR
arst_n => FRAME_p_1_sva_1[14].ACLR
arst_n => FRAME_p_1_sva_1[15].ACLR
arst_n => FRAME_p_1_sva_1[16].ACLR
arst_n => FRAME_p_1_sva_1[17].ACLR
arst_n => FRAME_p_1_sva_1[18].ACLR
arst_n => FRAME_slc_1_itm_1.ACLR
arst_n => FRAME_p_slc_FRAME_p_2_itm_1.ACLR
arst_n => getPixel_acc_22_itm_3.ACLR
arst_n => getPixel_acc_22_itm_1_sg1[0].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[1].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[2].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[3].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[4].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[5].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[6].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[7].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[8].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[9].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[10].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[11].ACLR
arst_n => getPixel_acc_22_itm_1_sg1[12].ACLR
arst_n => getPixel_acc_23_itm_3.ACLR
arst_n => getPixel_acc_23_itm_1_sg1[0].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[1].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[2].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[3].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[4].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[5].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[6].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[7].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[8].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[9].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[10].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[11].ACLR
arst_n => getPixel_acc_23_itm_1_sg1[12].ACLR
arst_n => getPixel_acc_31_itm_3.ACLR
arst_n => getPixel_acc_31_itm_1_sg1[0].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[1].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[2].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[3].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[4].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[5].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[6].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[7].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[8].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[9].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[10].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[11].ACLR
arst_n => getPixel_acc_31_itm_1_sg1[12].ACLR
arst_n => getPixel_acc_32_itm_3.ACLR
arst_n => getPixel_acc_32_itm_1_sg1[0].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[1].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[2].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[3].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[4].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[5].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[6].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[7].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[8].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[9].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[10].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[11].ACLR
arst_n => getPixel_acc_32_itm_1_sg1[12].ACLR
arst_n => main_stage_0_3.ACLR
arst_n => main_stage_0_2.ACLR
arst_n => exit_FRAME_sva.PRESET
arst_n => cursor_size_1_lpi_1_dfm[0].ACLR
arst_n => cursor_size_1_lpi_1_dfm[1].ACLR
arst_n => cursor_size_1_lpi_1_dfm[2].ACLR
arst_n => cursor_size_1_lpi_1_dfm[3].ACLR
arst_n => cursor_size_1_lpi_1_dfm[4].ACLR
arst_n => cursor_size_1_lpi_1_dfm[5].ACLR
arst_n => cursor_size_1_lpi_1_dfm[6].ACLR
arst_n => cursor_size_1_lpi_1_dfm[7].ACLR
arst_n => FRAME_land_lpi_1_dfm_st_1.ACLR
arst_n => FRAME_p_slc_FRAME_p_2_itm_2.ACLR
arst_n => FRAME_slc_1_itm_2.ACLR
arst_n => FRAME_and_itm_1[0].ACLR
arst_n => FRAME_and_itm_1[1].ACLR
arst_n => FRAME_and_itm_1[2].ACLR
arst_n => FRAME_and_itm_1[3].ACLR
arst_n => FRAME_and_itm_1[4].ACLR
arst_n => FRAME_and_itm_1[5].ACLR
arst_n => FRAME_and_itm_1[6].ACLR
arst_n => FRAME_and_itm_1[7].ACLR
arst_n => FRAME_and_itm_1[8].ACLR
arst_n => FRAME_and_itm_1[9].ACLR
arst_n => FRAME_and_itm_1[10].ACLR
arst_n => FRAME_and_itm_1[11].ACLR
arst_n => FRAME_and_itm_1[12].ACLR
arst_n => FRAME_and_itm_1[13].ACLR
arst_n => FRAME_and_itm_1[14].ACLR
arst_n => FRAME_and_itm_1[15].ACLR
arst_n => FRAME_and_itm_1[16].ACLR
arst_n => FRAME_and_itm_1[17].ACLR
arst_n => FRAME_and_itm_1[18].ACLR
arst_n => FRAME_and_itm_1[19].ACLR
arst_n => FRAME_and_itm_1[20].ACLR
arst_n => FRAME_and_itm_1[21].ACLR
arst_n => FRAME_and_itm_1[22].ACLR
arst_n => FRAME_and_itm_1[23].ACLR
arst_n => FRAME_and_itm_1[24].ACLR
arst_n => FRAME_and_itm_1[25].ACLR
arst_n => FRAME_and_itm_1[26].ACLR
arst_n => FRAME_and_itm_1[27].ACLR
arst_n => FRAME_and_itm_1[28].ACLR
arst_n => FRAME_and_itm_1[29].ACLR
arst_n => FRAME_land_lpi_1_dfm_2.ACLR
arst_n => exit_FRAME_sva_1_st_2.ACLR
arst_n => tmp_sum_1_sva_1[0].ACLR
arst_n => tmp_sum_1_sva_1[1].ACLR
arst_n => tmp_sum_1_sva_1[2].ACLR
arst_n => tmp_sum_1_sva_1[3].ACLR
arst_n => tmp_sum_1_sva_1[4].ACLR
arst_n => tmp_sum_1_sva_1[5].ACLR
arst_n => tmp_sum_1_sva_1[6].ACLR
arst_n => tmp_sum_1_sva_1[7].ACLR
arst_n => tmp_sum_1_sva_1[8].ACLR
arst_n => tmp_sum_1_sva_1[9].ACLR
arst_n => tmp_sum_1_sva_1[10].ACLR
arst_n => tmp_sum_1_sva_1[11].ACLR
arst_n => tmp_sum_1_sva_1[12].ACLR
arst_n => tmp_sum_1_sva_1[13].ACLR
arst_n => tmp_sum_1_sva_1[14].ACLR
arst_n => tmp_sum_1_sva_1[15].ACLR
arst_n => tmp_sum_1_sva_1[16].ACLR
arst_n => tmp_sum_1_sva_1[17].ACLR
arst_n => tmp_sum_1_sva_1[18].ACLR
arst_n => tmp_sum_1_sva_1[19].ACLR
arst_n => tmp_sum_1_sva_1[20].ACLR
arst_n => tmp_sum_1_sva_1[21].ACLR
arst_n => tmp_sum_1_sva_1[22].ACLR
arst_n => tmp_sum_1_sva_1[23].ACLR
arst_n => tmp_sum_1_sva_1[24].ACLR
arst_n => tmp_sum_1_sva_1[25].ACLR
arst_n => tmp_sum_1_sva_1[26].ACLR
arst_n => tmp_sum_1_sva_1[27].ACLR
arst_n => tmp_sum_1_sva_1[28].ACLR
arst_n => tmp_sum_1_sva_1[29].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[0].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[1].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[2].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[3].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[4].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[5].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[6].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[7].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[8].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[9].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[10].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[11].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[12].ACLR
arst_n => FRAME_if_acc_10_psp_sva_1[13].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[0].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[1].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[2].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[3].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[4].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[5].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[6].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[7].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[8].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[9].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[10].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[11].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[12].ACLR
arst_n => FRAME_if_acc_psp_1_sva_1[13].ACLR
arst_n => FRAME_if_slc_2_svs.ACLR
arst_n => FRAME_if_acc_4_psp_sva[0].ACLR
arst_n => FRAME_if_acc_4_psp_sva[1].ACLR
arst_n => FRAME_if_acc_4_psp_sva[2].ACLR
arst_n => FRAME_if_acc_4_psp_sva[3].ACLR
arst_n => FRAME_if_acc_4_psp_sva[4].ACLR
arst_n => FRAME_if_acc_4_psp_sva[5].ACLR
arst_n => FRAME_if_acc_4_psp_sva[6].ACLR
arst_n => FRAME_if_acc_4_psp_sva[7].ACLR
arst_n => FRAME_if_acc_4_psp_sva[8].ACLR
arst_n => FRAME_if_acc_4_psp_sva[9].ACLR
arst_n => FRAME_if_acc_4_psp_sva[10].ACLR
arst_n => FRAME_if_acc_4_psp_sva[11].ACLR
arst_n => FRAME_if_acc_4_psp_sva[12].ACLR
arst_n => FRAME_if_acc_4_psp_sva[13].ACLR
arst_n => FRAME_if_acc_4_psp_sva[14].ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => sum_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
mouse_xy_rsc_mgc_in_wire_d[0] => Add45.IN20
mouse_xy_rsc_mgc_in_wire_d[0] => Add47.IN10
mouse_xy_rsc_mgc_in_wire_d[1] => Add45.IN19
mouse_xy_rsc_mgc_in_wire_d[1] => Add47.IN9
mouse_xy_rsc_mgc_in_wire_d[2] => Add45.IN18
mouse_xy_rsc_mgc_in_wire_d[2] => Add47.IN8
mouse_xy_rsc_mgc_in_wire_d[3] => Add45.IN17
mouse_xy_rsc_mgc_in_wire_d[3] => Add47.IN7
mouse_xy_rsc_mgc_in_wire_d[4] => Add45.IN16
mouse_xy_rsc_mgc_in_wire_d[4] => Add47.IN6
mouse_xy_rsc_mgc_in_wire_d[5] => Add45.IN15
mouse_xy_rsc_mgc_in_wire_d[5] => Add47.IN5
mouse_xy_rsc_mgc_in_wire_d[6] => Add45.IN14
mouse_xy_rsc_mgc_in_wire_d[6] => Add47.IN4
mouse_xy_rsc_mgc_in_wire_d[7] => Add45.IN13
mouse_xy_rsc_mgc_in_wire_d[7] => Add47.IN3
mouse_xy_rsc_mgc_in_wire_d[8] => Add45.IN12
mouse_xy_rsc_mgc_in_wire_d[8] => Add47.IN2
mouse_xy_rsc_mgc_in_wire_d[9] => Add45.IN11
mouse_xy_rsc_mgc_in_wire_d[9] => Add47.IN1
mouse_xy_rsc_mgc_in_wire_d[10] => Add49.IN20
mouse_xy_rsc_mgc_in_wire_d[10] => Add51.IN10
mouse_xy_rsc_mgc_in_wire_d[11] => Add49.IN19
mouse_xy_rsc_mgc_in_wire_d[11] => Add51.IN9
mouse_xy_rsc_mgc_in_wire_d[12] => Add49.IN18
mouse_xy_rsc_mgc_in_wire_d[12] => Add51.IN8
mouse_xy_rsc_mgc_in_wire_d[13] => Add49.IN17
mouse_xy_rsc_mgc_in_wire_d[13] => Add51.IN7
mouse_xy_rsc_mgc_in_wire_d[14] => Add49.IN16
mouse_xy_rsc_mgc_in_wire_d[14] => Add51.IN6
mouse_xy_rsc_mgc_in_wire_d[15] => Add49.IN15
mouse_xy_rsc_mgc_in_wire_d[15] => Add51.IN5
mouse_xy_rsc_mgc_in_wire_d[16] => Add49.IN14
mouse_xy_rsc_mgc_in_wire_d[16] => Add51.IN4
mouse_xy_rsc_mgc_in_wire_d[17] => Add49.IN13
mouse_xy_rsc_mgc_in_wire_d[17] => Add51.IN3
mouse_xy_rsc_mgc_in_wire_d[18] => Add49.IN12
mouse_xy_rsc_mgc_in_wire_d[18] => Add51.IN2
mouse_xy_rsc_mgc_in_wire_d[19] => Add49.IN11
mouse_xy_rsc_mgc_in_wire_d[19] => Add51.IN1
cursor_size_rsc_mgc_in_wire_d[0] => cursor_size_1_lpi_1_dfm_mx0[0].DATAB
cursor_size_rsc_mgc_in_wire_d[1] => cursor_size_1_lpi_1_dfm_mx0[1].DATAB
cursor_size_rsc_mgc_in_wire_d[2] => cursor_size_1_lpi_1_dfm_mx0[2].DATAB
cursor_size_rsc_mgc_in_wire_d[3] => cursor_size_1_lpi_1_dfm_mx0[3].DATAB
cursor_size_rsc_mgc_in_wire_d[4] => cursor_size_1_lpi_1_dfm_mx0[4].DATAB
cursor_size_rsc_mgc_in_wire_d[5] => cursor_size_1_lpi_1_dfm_mx0[5].DATAB
cursor_size_rsc_mgc_in_wire_d[6] => cursor_size_1_lpi_1_dfm_mx0[6].DATAB
cursor_size_rsc_mgc_in_wire_d[7] => cursor_size_1_lpi_1_dfm_mx0[7].DATAB
vga_xy_rsc_mgc_in_wire_d[0] => Add47.IN20
vga_xy_rsc_mgc_in_wire_d[0] => Add45.IN10
vga_xy_rsc_mgc_in_wire_d[1] => Add47.IN19
vga_xy_rsc_mgc_in_wire_d[1] => Add45.IN9
vga_xy_rsc_mgc_in_wire_d[2] => Add47.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add45.IN8
vga_xy_rsc_mgc_in_wire_d[3] => Add47.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add45.IN7
vga_xy_rsc_mgc_in_wire_d[4] => Add47.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add45.IN6
vga_xy_rsc_mgc_in_wire_d[5] => Add47.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add45.IN5
vga_xy_rsc_mgc_in_wire_d[6] => Add47.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add45.IN4
vga_xy_rsc_mgc_in_wire_d[7] => Add47.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add45.IN3
vga_xy_rsc_mgc_in_wire_d[8] => Add47.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add45.IN2
vga_xy_rsc_mgc_in_wire_d[9] => Add47.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add45.IN1
vga_xy_rsc_mgc_in_wire_d[10] => Add51.IN20
vga_xy_rsc_mgc_in_wire_d[10] => Add49.IN10
vga_xy_rsc_mgc_in_wire_d[11] => Add51.IN19
vga_xy_rsc_mgc_in_wire_d[11] => Add49.IN9
vga_xy_rsc_mgc_in_wire_d[12] => Add51.IN18
vga_xy_rsc_mgc_in_wire_d[12] => Add49.IN8
vga_xy_rsc_mgc_in_wire_d[13] => Add51.IN17
vga_xy_rsc_mgc_in_wire_d[13] => Add49.IN7
vga_xy_rsc_mgc_in_wire_d[14] => Add51.IN16
vga_xy_rsc_mgc_in_wire_d[14] => Add49.IN6
vga_xy_rsc_mgc_in_wire_d[15] => Add51.IN15
vga_xy_rsc_mgc_in_wire_d[15] => Add49.IN5
vga_xy_rsc_mgc_in_wire_d[16] => Add51.IN14
vga_xy_rsc_mgc_in_wire_d[16] => Add49.IN4
vga_xy_rsc_mgc_in_wire_d[17] => Add51.IN13
vga_xy_rsc_mgc_in_wire_d[17] => Add49.IN3
vga_xy_rsc_mgc_in_wire_d[18] => Add51.IN12
vga_xy_rsc_mgc_in_wire_d[18] => Add49.IN2
vga_xy_rsc_mgc_in_wire_d[19] => Add51.IN11
vga_xy_rsc_mgc_in_wire_d[19] => Add49.IN1
vin_rsc_mgc_in_wire_d[0] => Add34.IN20
vin_rsc_mgc_in_wire_d[0] => regs_regs_0_sva[0].DATAIN
vin_rsc_mgc_in_wire_d[1] => Add34.IN19
vin_rsc_mgc_in_wire_d[1] => regs_regs_0_sva[1].DATAIN
vin_rsc_mgc_in_wire_d[2] => Add34.IN18
vin_rsc_mgc_in_wire_d[2] => regs_regs_0_sva[2].DATAIN
vin_rsc_mgc_in_wire_d[3] => Add34.IN17
vin_rsc_mgc_in_wire_d[3] => regs_regs_0_sva[3].DATAIN
vin_rsc_mgc_in_wire_d[4] => Add34.IN16
vin_rsc_mgc_in_wire_d[4] => regs_regs_0_sva[4].DATAIN
vin_rsc_mgc_in_wire_d[5] => Add34.IN15
vin_rsc_mgc_in_wire_d[5] => regs_regs_0_sva[5].DATAIN
vin_rsc_mgc_in_wire_d[6] => Add34.IN14
vin_rsc_mgc_in_wire_d[6] => regs_regs_0_sva[6].DATAIN
vin_rsc_mgc_in_wire_d[7] => Add34.IN13
vin_rsc_mgc_in_wire_d[7] => regs_regs_0_sva[7].DATAIN
vin_rsc_mgc_in_wire_d[8] => Add34.IN12
vin_rsc_mgc_in_wire_d[8] => regs_regs_0_sva[8].DATAIN
vin_rsc_mgc_in_wire_d[9] => Add34.IN11
vin_rsc_mgc_in_wire_d[9] => regs_regs_0_sva[9].DATAIN
vin_rsc_mgc_in_wire_d[10] => Add34.IN10
vin_rsc_mgc_in_wire_d[10] => regs_regs_0_sva[10].DATAIN
vin_rsc_mgc_in_wire_d[11] => Add34.IN9
vin_rsc_mgc_in_wire_d[11] => regs_regs_0_sva[11].DATAIN
vin_rsc_mgc_in_wire_d[12] => Add34.IN8
vin_rsc_mgc_in_wire_d[12] => regs_regs_0_sva[12].DATAIN
vin_rsc_mgc_in_wire_d[13] => Add34.IN7
vin_rsc_mgc_in_wire_d[13] => regs_regs_0_sva[13].DATAIN
vin_rsc_mgc_in_wire_d[14] => Add34.IN6
vin_rsc_mgc_in_wire_d[14] => regs_regs_0_sva[14].DATAIN
vin_rsc_mgc_in_wire_d[15] => Add34.IN5
vin_rsc_mgc_in_wire_d[15] => regs_regs_0_sva[15].DATAIN
vin_rsc_mgc_in_wire_d[16] => Add34.IN4
vin_rsc_mgc_in_wire_d[16] => regs_regs_0_sva[16].DATAIN
vin_rsc_mgc_in_wire_d[17] => Add34.IN3
vin_rsc_mgc_in_wire_d[17] => regs_regs_0_sva[17].DATAIN
vin_rsc_mgc_in_wire_d[18] => Add34.IN2
vin_rsc_mgc_in_wire_d[18] => regs_regs_0_sva[18].DATAIN
vin_rsc_mgc_in_wire_d[19] => Add34.IN1
vin_rsc_mgc_in_wire_d[19] => regs_regs_0_sva[19].DATAIN
vin_rsc_mgc_in_wire_d[20] => Add35.IN22
vin_rsc_mgc_in_wire_d[20] => regs_regs_0_sva[20].DATAIN
vin_rsc_mgc_in_wire_d[21] => Add35.IN21
vin_rsc_mgc_in_wire_d[21] => regs_regs_0_sva[21].DATAIN
vin_rsc_mgc_in_wire_d[22] => Add35.IN20
vin_rsc_mgc_in_wire_d[22] => regs_regs_0_sva[22].DATAIN
vin_rsc_mgc_in_wire_d[23] => Add35.IN19
vin_rsc_mgc_in_wire_d[23] => regs_regs_0_sva[23].DATAIN
vin_rsc_mgc_in_wire_d[24] => Add35.IN18
vin_rsc_mgc_in_wire_d[24] => regs_regs_0_sva[24].DATAIN
vin_rsc_mgc_in_wire_d[25] => Add35.IN17
vin_rsc_mgc_in_wire_d[25] => regs_regs_0_sva[25].DATAIN
vin_rsc_mgc_in_wire_d[26] => Add35.IN16
vin_rsc_mgc_in_wire_d[26] => regs_regs_0_sva[26].DATAIN
vin_rsc_mgc_in_wire_d[27] => Add35.IN15
vin_rsc_mgc_in_wire_d[27] => regs_regs_0_sva[27].DATAIN
vin_rsc_mgc_in_wire_d[28] => Add35.IN14
vin_rsc_mgc_in_wire_d[28] => regs_regs_0_sva[28].DATAIN
vin_rsc_mgc_in_wire_d[29] => Add35.IN13
vin_rsc_mgc_in_wire_d[29] => regs_regs_0_sva[29].DATAIN
vin_rsc_mgc_in_wire_d[30] => Add93.IN20
vin_rsc_mgc_in_wire_d[30] => regs_regs_0_sva[30].DATAIN
vin_rsc_mgc_in_wire_d[31] => Add93.IN19
vin_rsc_mgc_in_wire_d[31] => regs_regs_0_sva[31].DATAIN
vin_rsc_mgc_in_wire_d[32] => Add93.IN18
vin_rsc_mgc_in_wire_d[32] => regs_regs_0_sva[32].DATAIN
vin_rsc_mgc_in_wire_d[33] => Add93.IN17
vin_rsc_mgc_in_wire_d[33] => regs_regs_0_sva[33].DATAIN
vin_rsc_mgc_in_wire_d[34] => Add93.IN16
vin_rsc_mgc_in_wire_d[34] => regs_regs_0_sva[34].DATAIN
vin_rsc_mgc_in_wire_d[35] => Add93.IN15
vin_rsc_mgc_in_wire_d[35] => regs_regs_0_sva[35].DATAIN
vin_rsc_mgc_in_wire_d[36] => Add93.IN14
vin_rsc_mgc_in_wire_d[36] => regs_regs_0_sva[36].DATAIN
vin_rsc_mgc_in_wire_d[37] => Add93.IN13
vin_rsc_mgc_in_wire_d[37] => regs_regs_0_sva[37].DATAIN
vin_rsc_mgc_in_wire_d[38] => Add93.IN12
vin_rsc_mgc_in_wire_d[38] => regs_regs_0_sva[38].DATAIN
vin_rsc_mgc_in_wire_d[39] => Add93.IN11
vin_rsc_mgc_in_wire_d[39] => regs_regs_0_sva[39].DATAIN
vin_rsc_mgc_in_wire_d[40] => Add93.IN10
vin_rsc_mgc_in_wire_d[40] => regs_regs_0_sva[40].DATAIN
vin_rsc_mgc_in_wire_d[41] => Add93.IN9
vin_rsc_mgc_in_wire_d[41] => regs_regs_0_sva[41].DATAIN
vin_rsc_mgc_in_wire_d[42] => Add93.IN8
vin_rsc_mgc_in_wire_d[42] => regs_regs_0_sva[42].DATAIN
vin_rsc_mgc_in_wire_d[43] => Add93.IN7
vin_rsc_mgc_in_wire_d[43] => regs_regs_0_sva[43].DATAIN
vin_rsc_mgc_in_wire_d[44] => Add93.IN6
vin_rsc_mgc_in_wire_d[44] => regs_regs_0_sva[44].DATAIN
vin_rsc_mgc_in_wire_d[45] => Add93.IN5
vin_rsc_mgc_in_wire_d[45] => regs_regs_0_sva[45].DATAIN
vin_rsc_mgc_in_wire_d[46] => Add93.IN4
vin_rsc_mgc_in_wire_d[46] => regs_regs_0_sva[46].DATAIN
vin_rsc_mgc_in_wire_d[47] => Add93.IN3
vin_rsc_mgc_in_wire_d[47] => regs_regs_0_sva[47].DATAIN
vin_rsc_mgc_in_wire_d[48] => Add93.IN2
vin_rsc_mgc_in_wire_d[48] => regs_regs_0_sva[48].DATAIN
vin_rsc_mgc_in_wire_d[49] => Add93.IN1
vin_rsc_mgc_in_wire_d[49] => regs_regs_0_sva[49].DATAIN
vin_rsc_mgc_in_wire_d[50] => Add89.IN20
vin_rsc_mgc_in_wire_d[50] => regs_regs_0_sva[50].DATAIN
vin_rsc_mgc_in_wire_d[51] => Add89.IN19
vin_rsc_mgc_in_wire_d[51] => regs_regs_0_sva[51].DATAIN
vin_rsc_mgc_in_wire_d[52] => Add89.IN18
vin_rsc_mgc_in_wire_d[52] => regs_regs_0_sva[52].DATAIN
vin_rsc_mgc_in_wire_d[53] => Add89.IN17
vin_rsc_mgc_in_wire_d[53] => regs_regs_0_sva[53].DATAIN
vin_rsc_mgc_in_wire_d[54] => Add89.IN16
vin_rsc_mgc_in_wire_d[54] => regs_regs_0_sva[54].DATAIN
vin_rsc_mgc_in_wire_d[55] => Add89.IN15
vin_rsc_mgc_in_wire_d[55] => regs_regs_0_sva[55].DATAIN
vin_rsc_mgc_in_wire_d[56] => Add89.IN14
vin_rsc_mgc_in_wire_d[56] => regs_regs_0_sva[56].DATAIN
vin_rsc_mgc_in_wire_d[57] => Add89.IN13
vin_rsc_mgc_in_wire_d[57] => regs_regs_0_sva[57].DATAIN
vin_rsc_mgc_in_wire_d[58] => Add89.IN12
vin_rsc_mgc_in_wire_d[58] => regs_regs_0_sva[58].DATAIN
vin_rsc_mgc_in_wire_d[59] => Add89.IN11
vin_rsc_mgc_in_wire_d[59] => regs_regs_0_sva[59].DATAIN
vin_rsc_mgc_in_wire_d[60] => Add37.IN20
vin_rsc_mgc_in_wire_d[60] => regs_regs_0_sva[60].DATAIN
vin_rsc_mgc_in_wire_d[61] => Add37.IN19
vin_rsc_mgc_in_wire_d[61] => regs_regs_0_sva[61].DATAIN
vin_rsc_mgc_in_wire_d[62] => Add37.IN18
vin_rsc_mgc_in_wire_d[62] => regs_regs_0_sva[62].DATAIN
vin_rsc_mgc_in_wire_d[63] => Add37.IN17
vin_rsc_mgc_in_wire_d[63] => regs_regs_0_sva[63].DATAIN
vin_rsc_mgc_in_wire_d[64] => Add37.IN16
vin_rsc_mgc_in_wire_d[64] => regs_regs_0_sva[64].DATAIN
vin_rsc_mgc_in_wire_d[65] => Add37.IN15
vin_rsc_mgc_in_wire_d[65] => regs_regs_0_sva[65].DATAIN
vin_rsc_mgc_in_wire_d[66] => Add37.IN14
vin_rsc_mgc_in_wire_d[66] => regs_regs_0_sva[66].DATAIN
vin_rsc_mgc_in_wire_d[67] => Add37.IN13
vin_rsc_mgc_in_wire_d[67] => regs_regs_0_sva[67].DATAIN
vin_rsc_mgc_in_wire_d[68] => Add37.IN12
vin_rsc_mgc_in_wire_d[68] => regs_regs_0_sva[68].DATAIN
vin_rsc_mgc_in_wire_d[69] => Add37.IN11
vin_rsc_mgc_in_wire_d[69] => regs_regs_0_sva[69].DATAIN
vin_rsc_mgc_in_wire_d[70] => Add37.IN10
vin_rsc_mgc_in_wire_d[70] => regs_regs_0_sva[70].DATAIN
vin_rsc_mgc_in_wire_d[71] => Add37.IN9
vin_rsc_mgc_in_wire_d[71] => regs_regs_0_sva[71].DATAIN
vin_rsc_mgc_in_wire_d[72] => Add37.IN8
vin_rsc_mgc_in_wire_d[72] => regs_regs_0_sva[72].DATAIN
vin_rsc_mgc_in_wire_d[73] => Add37.IN7
vin_rsc_mgc_in_wire_d[73] => regs_regs_0_sva[73].DATAIN
vin_rsc_mgc_in_wire_d[74] => Add37.IN6
vin_rsc_mgc_in_wire_d[74] => regs_regs_0_sva[74].DATAIN
vin_rsc_mgc_in_wire_d[75] => Add37.IN5
vin_rsc_mgc_in_wire_d[75] => regs_regs_0_sva[75].DATAIN
vin_rsc_mgc_in_wire_d[76] => Add37.IN4
vin_rsc_mgc_in_wire_d[76] => regs_regs_0_sva[76].DATAIN
vin_rsc_mgc_in_wire_d[77] => Add37.IN3
vin_rsc_mgc_in_wire_d[77] => regs_regs_0_sva[77].DATAIN
vin_rsc_mgc_in_wire_d[78] => Add37.IN2
vin_rsc_mgc_in_wire_d[78] => regs_regs_0_sva[78].DATAIN
vin_rsc_mgc_in_wire_d[79] => Add37.IN1
vin_rsc_mgc_in_wire_d[79] => regs_regs_0_sva[79].DATAIN
vin_rsc_mgc_in_wire_d[80] => Add38.IN22
vin_rsc_mgc_in_wire_d[80] => regs_regs_0_sva[80].DATAIN
vin_rsc_mgc_in_wire_d[81] => Add38.IN21
vin_rsc_mgc_in_wire_d[81] => regs_regs_0_sva[81].DATAIN
vin_rsc_mgc_in_wire_d[82] => Add38.IN20
vin_rsc_mgc_in_wire_d[82] => regs_regs_0_sva[82].DATAIN
vin_rsc_mgc_in_wire_d[83] => Add38.IN19
vin_rsc_mgc_in_wire_d[83] => regs_regs_0_sva[83].DATAIN
vin_rsc_mgc_in_wire_d[84] => Add38.IN18
vin_rsc_mgc_in_wire_d[84] => regs_regs_0_sva[84].DATAIN
vin_rsc_mgc_in_wire_d[85] => Add38.IN17
vin_rsc_mgc_in_wire_d[85] => regs_regs_0_sva[85].DATAIN
vin_rsc_mgc_in_wire_d[86] => Add38.IN16
vin_rsc_mgc_in_wire_d[86] => regs_regs_0_sva[86].DATAIN
vin_rsc_mgc_in_wire_d[87] => Add38.IN15
vin_rsc_mgc_in_wire_d[87] => regs_regs_0_sva[87].DATAIN
vin_rsc_mgc_in_wire_d[88] => Add38.IN14
vin_rsc_mgc_in_wire_d[88] => regs_regs_0_sva[88].DATAIN
vin_rsc_mgc_in_wire_d[89] => Add38.IN13
vin_rsc_mgc_in_wire_d[89] => regs_regs_0_sva[89].DATAIN
vout_rsc_mgc_out_stdreg_d[0] <= vout_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[1] <= vout_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[2] <= vout_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[3] <= vout_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[4] <= vout_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[5] <= vout_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[6] <= vout_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[7] <= vout_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[8] <= vout_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[9] <= vout_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[10] <= vout_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[11] <= vout_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[12] <= vout_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[13] <= vout_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[14] <= vout_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[15] <= vout_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[16] <= vout_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[17] <= vout_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[18] <= vout_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[19] <= vout_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[20] <= vout_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[21] <= vout_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[22] <= vout_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[23] <= vout_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[24] <= vout_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[25] <= vout_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[26] <= vout_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[27] <= vout_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[28] <= vout_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[29] <= vout_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[0] <= sum_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[1] <= sum_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[2] <= sum_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[3] <= sum_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[4] <= sum_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[5] <= sum_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[6] <= sum_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[7] <= sum_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[8] <= sum_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[9] <= sum_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[10] <= sum_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[11] <= sum_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[12] <= sum_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[13] <= sum_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[14] <= sum_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[15] <= sum_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[16] <= sum_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[17] <= sum_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[18] <= sum_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[19] <= sum_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[20] <= sum_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[21] <= sum_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[22] <= sum_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[23] <= sum_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[24] <= sum_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[25] <= sum_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[26] <= sum_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[27] <= sum_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[28] <= sum_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_rsc_mgc_out_stdreg_d[29] <= sum_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|lpm_constant12:inst24
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_constant12:inst24|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>


|TOP_DE0_CAMERA_MOUSE|MouseLatch:inst13
mouse_x[0] => cur_x[0]~reg0.DATAIN
mouse_x[1] => cur_x[1]~reg0.DATAIN
mouse_x[2] => cur_x[2]~reg0.DATAIN
mouse_x[3] => cur_x[3]~reg0.DATAIN
mouse_x[4] => cur_x[4]~reg0.DATAIN
mouse_x[5] => cur_x[5]~reg0.DATAIN
mouse_x[6] => cur_x[6]~reg0.DATAIN
mouse_x[7] => cur_x[7]~reg0.DATAIN
mouse_x[8] => cur_x[8]~reg0.DATAIN
mouse_x[9] => cur_x[9]~reg0.DATAIN
mouse_y[0] => cur_y[0]~reg0.DATAIN
mouse_y[1] => cur_y[1]~reg0.DATAIN
mouse_y[2] => cur_y[2]~reg0.DATAIN
mouse_y[3] => cur_y[3]~reg0.DATAIN
mouse_y[4] => cur_y[4]~reg0.DATAIN
mouse_y[5] => cur_y[5]~reg0.DATAIN
mouse_y[6] => cur_y[6]~reg0.DATAIN
mouse_y[7] => cur_y[7]~reg0.DATAIN
mouse_y[8] => cur_y[8]~reg0.DATAIN
mouse_y[9] => cur_y[9]~reg0.DATAIN
clock => cur_y[0]~reg0.CLK
clock => cur_y[1]~reg0.CLK
clock => cur_y[2]~reg0.CLK
clock => cur_y[3]~reg0.CLK
clock => cur_y[4]~reg0.CLK
clock => cur_y[5]~reg0.CLK
clock => cur_y[6]~reg0.CLK
clock => cur_y[7]~reg0.CLK
clock => cur_y[8]~reg0.CLK
clock => cur_y[9]~reg0.CLK
clock => cur_x[0]~reg0.CLK
clock => cur_x[1]~reg0.CLK
clock => cur_x[2]~reg0.CLK
clock => cur_x[3]~reg0.CLK
clock => cur_x[4]~reg0.CLK
clock => cur_x[5]~reg0.CLK
clock => cur_x[6]~reg0.CLK
clock => cur_x[7]~reg0.CLK
clock => cur_x[8]~reg0.CLK
clock => cur_x[9]~reg0.CLK
enable => cur_y[5]~reg0.ENA
enable => cur_y[4]~reg0.ENA
enable => cur_y[3]~reg0.ENA
enable => cur_y[2]~reg0.ENA
enable => cur_y[1]~reg0.ENA
enable => cur_y[0]~reg0.ENA
enable => cur_y[6]~reg0.ENA
enable => cur_y[7]~reg0.ENA
enable => cur_y[8]~reg0.ENA
enable => cur_y[9]~reg0.ENA
enable => cur_x[0]~reg0.ENA
enable => cur_x[1]~reg0.ENA
enable => cur_x[2]~reg0.ENA
enable => cur_x[3]~reg0.ENA
enable => cur_x[4]~reg0.ENA
enable => cur_x[5]~reg0.ENA
enable => cur_x[6]~reg0.ENA
enable => cur_x[7]~reg0.ENA
enable => cur_x[8]~reg0.ENA
enable => cur_x[9]~reg0.ENA
cur_x[0] <= cur_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[1] <= cur_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[2] <= cur_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[3] <= cur_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[4] <= cur_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[5] <= cur_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[6] <= cur_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[7] <= cur_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[8] <= cur_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_x[9] <= cur_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[0] <= cur_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[1] <= cur_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[2] <= cur_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[3] <= cur_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[4] <= cur_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[5] <= cur_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[6] <= cur_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[7] <= cur_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[8] <= cur_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_y[9] <= cur_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_buffer:inst19
input_x_rsc_z[0] => input_x_rsc_z[0].IN1
input_x_rsc_z[1] => input_x_rsc_z[1].IN1
input_x_rsc_z[2] => input_x_rsc_z[2].IN1
input_x_rsc_z[3] => input_x_rsc_z[3].IN1
input_x_rsc_z[4] => input_x_rsc_z[4].IN1
input_x_rsc_z[5] => input_x_rsc_z[5].IN1
input_x_rsc_z[6] => input_x_rsc_z[6].IN1
input_x_rsc_z[7] => input_x_rsc_z[7].IN1
input_x_rsc_z[8] => input_x_rsc_z[8].IN1
input_x_rsc_z[9] => input_x_rsc_z[9].IN1
input_y_rsc_z[0] => input_y_rsc_z[0].IN1
input_y_rsc_z[1] => input_y_rsc_z[1].IN1
input_y_rsc_z[2] => input_y_rsc_z[2].IN1
input_y_rsc_z[3] => input_y_rsc_z[3].IN1
input_y_rsc_z[4] => input_y_rsc_z[4].IN1
input_y_rsc_z[5] => input_y_rsc_z[5].IN1
input_y_rsc_z[6] => input_y_rsc_z[6].IN1
input_y_rsc_z[7] => input_y_rsc_z[7].IN1
input_y_rsc_z[8] => input_y_rsc_z[8].IN1
input_y_rsc_z[9] => input_y_rsc_z[9].IN1
output_x_rsc_z[0] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[1] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[2] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[3] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[4] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[5] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[6] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[7] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[8] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_x_rsc_z[9] <= mgc_out_stdreg:output_x_rsc_mgc_out_stdreg.z
output_y_rsc_z[0] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[1] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[2] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[3] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[4] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[5] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[6] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[7] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[8] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
output_y_rsc_z[9] <= mgc_out_stdreg:output_y_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|mouse_buffer:inst19|mgc_in_wire:input_x_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|mouse_buffer:inst19|mgc_in_wire:input_y_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|mouse_buffer:inst19|mgc_out_stdreg:output_x_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_buffer:inst19|mgc_out_stdreg:output_y_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mouse_buffer:inst19|mouse_buffer_core:mouse_buffer_core_inst
clk => previous_x_sva[0].CLK
clk => previous_x_sva[1].CLK
clk => previous_x_sva[2].CLK
clk => previous_x_sva[3].CLK
clk => previous_x_sva[4].CLK
clk => previous_x_sva[5].CLK
clk => previous_x_sva[6].CLK
clk => previous_x_sva[7].CLK
clk => previous_x_sva[8].CLK
clk => previous_x_sva[9].CLK
clk => previous_y_sva[0].CLK
clk => previous_y_sva[1].CLK
clk => previous_y_sva[2].CLK
clk => previous_y_sva[3].CLK
clk => previous_y_sva[4].CLK
clk => previous_y_sva[5].CLK
clk => previous_y_sva[6].CLK
clk => previous_y_sva[7].CLK
clk => previous_y_sva[8].CLK
clk => previous_y_sva[9].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[0].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[1].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[2].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[3].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[4].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[5].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[6].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[7].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[8].CLK
clk => reg_output_x_rsc_mgc_out_stdreg_d_cse[9].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[0].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[1].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[2].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[3].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[4].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[5].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[6].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[7].CLK
clk => reg_output_y_rsc_mgc_out_stdreg_d_cse[8].CLK
en => previous_x_sva[0].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[8].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[7].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[6].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[5].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[4].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[3].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[2].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[1].ENA
en => reg_output_y_rsc_mgc_out_stdreg_d_cse[0].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[9].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[8].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[7].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[6].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[5].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[4].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[3].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[2].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[1].ENA
en => reg_output_x_rsc_mgc_out_stdreg_d_cse[0].ENA
en => previous_y_sva[9].ENA
en => previous_y_sva[8].ENA
en => previous_y_sva[7].ENA
en => previous_y_sva[6].ENA
en => previous_y_sva[5].ENA
en => previous_y_sva[4].ENA
en => previous_y_sva[3].ENA
en => previous_y_sva[2].ENA
en => previous_y_sva[1].ENA
en => previous_y_sva[0].ENA
en => previous_x_sva[9].ENA
en => previous_x_sva[8].ENA
en => previous_x_sva[7].ENA
en => previous_x_sva[6].ENA
en => previous_x_sva[5].ENA
en => previous_x_sva[4].ENA
en => previous_x_sva[3].ENA
en => previous_x_sva[2].ENA
en => previous_x_sva[1].ENA
arst_n => previous_x_sva[0].ACLR
arst_n => previous_x_sva[1].ACLR
arst_n => previous_x_sva[2].ACLR
arst_n => previous_x_sva[3].ACLR
arst_n => previous_x_sva[4].ACLR
arst_n => previous_x_sva[5].ACLR
arst_n => previous_x_sva[6].ACLR
arst_n => previous_x_sva[7].ACLR
arst_n => previous_x_sva[8].ACLR
arst_n => previous_x_sva[9].ACLR
arst_n => previous_y_sva[0].ACLR
arst_n => previous_y_sva[1].ACLR
arst_n => previous_y_sva[2].ACLR
arst_n => previous_y_sva[3].ACLR
arst_n => previous_y_sva[4].ACLR
arst_n => previous_y_sva[5].ACLR
arst_n => previous_y_sva[6].ACLR
arst_n => previous_y_sva[7].ACLR
arst_n => previous_y_sva[8].ACLR
arst_n => previous_y_sva[9].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[0].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[1].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[2].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[3].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[4].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[5].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[6].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[7].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[8].ACLR
arst_n => reg_output_x_rsc_mgc_out_stdreg_d_cse[9].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[0].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[1].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[2].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[3].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[4].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[5].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[6].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[7].ACLR
arst_n => reg_output_y_rsc_mgc_out_stdreg_d_cse[8].ACLR
input_x_rsc_mgc_in_wire_d[0] => Add0.IN20
input_x_rsc_mgc_in_wire_d[0] => previous_x_sva[0].DATAIN
input_x_rsc_mgc_in_wire_d[1] => Add0.IN19
input_x_rsc_mgc_in_wire_d[1] => previous_x_sva[1].DATAIN
input_x_rsc_mgc_in_wire_d[2] => Add0.IN18
input_x_rsc_mgc_in_wire_d[2] => previous_x_sva[2].DATAIN
input_x_rsc_mgc_in_wire_d[3] => Add0.IN17
input_x_rsc_mgc_in_wire_d[3] => previous_x_sva[3].DATAIN
input_x_rsc_mgc_in_wire_d[4] => Add0.IN16
input_x_rsc_mgc_in_wire_d[4] => previous_x_sva[4].DATAIN
input_x_rsc_mgc_in_wire_d[5] => Add0.IN15
input_x_rsc_mgc_in_wire_d[5] => previous_x_sva[5].DATAIN
input_x_rsc_mgc_in_wire_d[6] => Add0.IN14
input_x_rsc_mgc_in_wire_d[6] => previous_x_sva[6].DATAIN
input_x_rsc_mgc_in_wire_d[7] => Add0.IN13
input_x_rsc_mgc_in_wire_d[7] => previous_x_sva[7].DATAIN
input_x_rsc_mgc_in_wire_d[8] => Add0.IN12
input_x_rsc_mgc_in_wire_d[8] => previous_x_sva[8].DATAIN
input_x_rsc_mgc_in_wire_d[9] => Add0.IN11
input_x_rsc_mgc_in_wire_d[9] => previous_x_sva[9].DATAIN
input_y_rsc_mgc_in_wire_d[0] => Add3.IN20
input_y_rsc_mgc_in_wire_d[0] => previous_y_sva[0].DATAIN
input_y_rsc_mgc_in_wire_d[1] => Add3.IN19
input_y_rsc_mgc_in_wire_d[1] => previous_y_sva[1].DATAIN
input_y_rsc_mgc_in_wire_d[2] => Add3.IN18
input_y_rsc_mgc_in_wire_d[2] => previous_y_sva[2].DATAIN
input_y_rsc_mgc_in_wire_d[3] => Add3.IN17
input_y_rsc_mgc_in_wire_d[3] => previous_y_sva[3].DATAIN
input_y_rsc_mgc_in_wire_d[4] => Add3.IN16
input_y_rsc_mgc_in_wire_d[4] => previous_y_sva[4].DATAIN
input_y_rsc_mgc_in_wire_d[5] => Add3.IN15
input_y_rsc_mgc_in_wire_d[5] => previous_y_sva[5].DATAIN
input_y_rsc_mgc_in_wire_d[6] => Add3.IN14
input_y_rsc_mgc_in_wire_d[6] => previous_y_sva[6].DATAIN
input_y_rsc_mgc_in_wire_d[7] => Add3.IN13
input_y_rsc_mgc_in_wire_d[7] => previous_y_sva[7].DATAIN
input_y_rsc_mgc_in_wire_d[8] => Add3.IN12
input_y_rsc_mgc_in_wire_d[8] => previous_y_sva[8].DATAIN
input_y_rsc_mgc_in_wire_d[9] => Add3.IN11
input_y_rsc_mgc_in_wire_d[9] => previous_y_sva[9].DATAIN
output_x_rsc_mgc_out_stdreg_d[0] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[0].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[1] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[1].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[2] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[2].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[3] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[3].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[4] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[4].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[5] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[5].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[6] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[6].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[7] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[7].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[8] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[8].DB_MAX_OUTPUT_PORT_TYPE
output_x_rsc_mgc_out_stdreg_d[9] <= reg_output_x_rsc_mgc_out_stdreg_d_cse[9].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[0] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[0].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[1] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[1].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[2] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[2].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[3] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[3].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[4] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[4].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[5] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[5].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[6] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[6].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[7] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[7].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[8] <= reg_output_y_rsc_mgc_out_stdreg_d_cse[8].DB_MAX_OUTPUT_PORT_TYPE
output_y_rsc_mgc_out_stdreg_d[9] <= <GND>


|TOP_DE0_CAMERA_MOUSE|lpm_clshift9:inst34
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
distance[0] => distance[0].IN1
distance[1] => distance[1].IN1
distance[2] => distance[2].IN1
distance[3] => distance[3].IN1
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_clshift9:inst34|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lpm_clshift_hid:auto_generated.clock
data[0] => lpm_clshift_hid:auto_generated.data[0]
data[1] => lpm_clshift_hid:auto_generated.data[1]
data[2] => lpm_clshift_hid:auto_generated.data[2]
data[3] => lpm_clshift_hid:auto_generated.data[3]
data[4] => lpm_clshift_hid:auto_generated.data[4]
data[5] => lpm_clshift_hid:auto_generated.data[5]
data[6] => lpm_clshift_hid:auto_generated.data[6]
data[7] => lpm_clshift_hid:auto_generated.data[7]
data[8] => lpm_clshift_hid:auto_generated.data[8]
data[9] => lpm_clshift_hid:auto_generated.data[9]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_hid:auto_generated.distance[0]
distance[1] => lpm_clshift_hid:auto_generated.distance[1]
distance[2] => lpm_clshift_hid:auto_generated.distance[2]
distance[3] => lpm_clshift_hid:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_hid:auto_generated.result[0]
result[1] <= lpm_clshift_hid:auto_generated.result[1]
result[2] <= lpm_clshift_hid:auto_generated.result[2]
result[3] <= lpm_clshift_hid:auto_generated.result[3]
result[4] <= lpm_clshift_hid:auto_generated.result[4]
result[5] <= lpm_clshift_hid:auto_generated.result[5]
result[6] <= lpm_clshift_hid:auto_generated.result[6]
result[7] <= lpm_clshift_hid:auto_generated.result[7]
result[8] <= lpm_clshift_hid:auto_generated.result[8]
result[9] <= lpm_clshift_hid:auto_generated.result[9]
underflow <= <GND>


|TOP_DE0_CAMERA_MOUSE|lpm_clshift9:inst34|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_hid:auto_generated
clock => direction_reg[0].CLK
clock => pipe_wl1c[9].CLK
clock => pipe_wl1c[8].CLK
clock => pipe_wl1c[7].CLK
clock => pipe_wl1c[6].CLK
clock => pipe_wl1c[5].CLK
clock => pipe_wl1c[4].CLK
clock => pipe_wl1c[3].CLK
clock => pipe_wl1c[2].CLK
clock => pipe_wl1c[1].CLK
clock => pipe_wl1c[0].CLK
data[0] => _.IN1
data[0] => sbit_w[10].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[11].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[12].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[13].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[14].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[15].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[16].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[17].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[18].IN1
data[9] => _.IN1
data[9] => sbit_w[19].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= pipe_wl1c[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipe_wl1c[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipe_wl1c[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipe_wl1c[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipe_wl1c[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipe_wl1c[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipe_wl1c[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipe_wl1c[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipe_wl1c[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipe_wl1c[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|lpm_clshift9:inst37
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
distance[0] => distance[0].IN1
distance[1] => distance[1].IN1
distance[2] => distance[2].IN1
distance[3] => distance[3].IN1
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_clshift9:inst37|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lpm_clshift_hid:auto_generated.clock
data[0] => lpm_clshift_hid:auto_generated.data[0]
data[1] => lpm_clshift_hid:auto_generated.data[1]
data[2] => lpm_clshift_hid:auto_generated.data[2]
data[3] => lpm_clshift_hid:auto_generated.data[3]
data[4] => lpm_clshift_hid:auto_generated.data[4]
data[5] => lpm_clshift_hid:auto_generated.data[5]
data[6] => lpm_clshift_hid:auto_generated.data[6]
data[7] => lpm_clshift_hid:auto_generated.data[7]
data[8] => lpm_clshift_hid:auto_generated.data[8]
data[9] => lpm_clshift_hid:auto_generated.data[9]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_hid:auto_generated.distance[0]
distance[1] => lpm_clshift_hid:auto_generated.distance[1]
distance[2] => lpm_clshift_hid:auto_generated.distance[2]
distance[3] => lpm_clshift_hid:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_hid:auto_generated.result[0]
result[1] <= lpm_clshift_hid:auto_generated.result[1]
result[2] <= lpm_clshift_hid:auto_generated.result[2]
result[3] <= lpm_clshift_hid:auto_generated.result[3]
result[4] <= lpm_clshift_hid:auto_generated.result[4]
result[5] <= lpm_clshift_hid:auto_generated.result[5]
result[6] <= lpm_clshift_hid:auto_generated.result[6]
result[7] <= lpm_clshift_hid:auto_generated.result[7]
result[8] <= lpm_clshift_hid:auto_generated.result[8]
result[9] <= lpm_clshift_hid:auto_generated.result[9]
underflow <= <GND>


|TOP_DE0_CAMERA_MOUSE|lpm_clshift9:inst37|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_hid:auto_generated
clock => direction_reg[0].CLK
clock => pipe_wl1c[9].CLK
clock => pipe_wl1c[8].CLK
clock => pipe_wl1c[7].CLK
clock => pipe_wl1c[6].CLK
clock => pipe_wl1c[5].CLK
clock => pipe_wl1c[4].CLK
clock => pipe_wl1c[3].CLK
clock => pipe_wl1c[2].CLK
clock => pipe_wl1c[1].CLK
clock => pipe_wl1c[0].CLK
data[0] => _.IN1
data[0] => sbit_w[10].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[11].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[12].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[13].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[14].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[15].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[16].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[17].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[18].IN1
data[9] => _.IN1
data[9] => sbit_w[19].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= pipe_wl1c[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipe_wl1c[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipe_wl1c[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipe_wl1c[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipe_wl1c[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipe_wl1c[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipe_wl1c[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipe_wl1c[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipe_wl1c[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipe_wl1c[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|lpm_mux6:inst3
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux6:inst3|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|TOP_DE0_CAMERA_MOUSE|lpm_mux6:inst3|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|BUSMUX:inst51
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|TOP_DE0_CAMERA_MOUSE|BUSMUX:inst51|lpm_mux:$00000
data[0][0] => mux_4qc:auto_generated.data[0]
data[0][1] => mux_4qc:auto_generated.data[1]
data[0][2] => mux_4qc:auto_generated.data[2]
data[0][3] => mux_4qc:auto_generated.data[3]
data[0][4] => mux_4qc:auto_generated.data[4]
data[0][5] => mux_4qc:auto_generated.data[5]
data[0][6] => mux_4qc:auto_generated.data[6]
data[1][0] => mux_4qc:auto_generated.data[7]
data[1][1] => mux_4qc:auto_generated.data[8]
data[1][2] => mux_4qc:auto_generated.data[9]
data[1][3] => mux_4qc:auto_generated.data[10]
data[1][4] => mux_4qc:auto_generated.data[11]
data[1][5] => mux_4qc:auto_generated.data[12]
data[1][6] => mux_4qc:auto_generated.data[13]
sel[0] => mux_4qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4qc:auto_generated.result[0]
result[1] <= mux_4qc:auto_generated.result[1]
result[2] <= mux_4qc:auto_generated.result[2]
result[3] <= mux_4qc:auto_generated.result[3]
result[4] <= mux_4qc:auto_generated.result[4]
result[5] <= mux_4qc:auto_generated.result[5]
result[6] <= mux_4qc:auto_generated.result[6]


|TOP_DE0_CAMERA_MOUSE|BUSMUX:inst51|lpm_mux:$00000|mux_4qc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|lpm_mux11:inst17
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data1x[0] => sub_wire2[30].IN1
data1x[1] => sub_wire2[31].IN1
data1x[2] => sub_wire2[32].IN1
data1x[3] => sub_wire2[33].IN1
data1x[4] => sub_wire2[34].IN1
data1x[5] => sub_wire2[35].IN1
data1x[6] => sub_wire2[36].IN1
data1x[7] => sub_wire2[37].IN1
data1x[8] => sub_wire2[38].IN1
data1x[9] => sub_wire2[39].IN1
data1x[10] => sub_wire2[40].IN1
data1x[11] => sub_wire2[41].IN1
data1x[12] => sub_wire2[42].IN1
data1x[13] => sub_wire2[43].IN1
data1x[14] => sub_wire2[44].IN1
data1x[15] => sub_wire2[45].IN1
data1x[16] => sub_wire2[46].IN1
data1x[17] => sub_wire2[47].IN1
data1x[18] => sub_wire2[48].IN1
data1x[19] => sub_wire2[49].IN1
data1x[20] => sub_wire2[50].IN1
data1x[21] => sub_wire2[51].IN1
data1x[22] => sub_wire2[52].IN1
data1x[23] => sub_wire2[53].IN1
data1x[24] => sub_wire2[54].IN1
data1x[25] => sub_wire2[55].IN1
data1x[26] => sub_wire2[56].IN1
data1x[27] => sub_wire2[57].IN1
data1x[28] => sub_wire2[58].IN1
data1x[29] => sub_wire2[59].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux11:inst17|lpm_mux:LPM_MUX_component
data[0][0] => mux_grc:auto_generated.data[0]
data[0][1] => mux_grc:auto_generated.data[1]
data[0][2] => mux_grc:auto_generated.data[2]
data[0][3] => mux_grc:auto_generated.data[3]
data[0][4] => mux_grc:auto_generated.data[4]
data[0][5] => mux_grc:auto_generated.data[5]
data[0][6] => mux_grc:auto_generated.data[6]
data[0][7] => mux_grc:auto_generated.data[7]
data[0][8] => mux_grc:auto_generated.data[8]
data[0][9] => mux_grc:auto_generated.data[9]
data[0][10] => mux_grc:auto_generated.data[10]
data[0][11] => mux_grc:auto_generated.data[11]
data[0][12] => mux_grc:auto_generated.data[12]
data[0][13] => mux_grc:auto_generated.data[13]
data[0][14] => mux_grc:auto_generated.data[14]
data[0][15] => mux_grc:auto_generated.data[15]
data[0][16] => mux_grc:auto_generated.data[16]
data[0][17] => mux_grc:auto_generated.data[17]
data[0][18] => mux_grc:auto_generated.data[18]
data[0][19] => mux_grc:auto_generated.data[19]
data[0][20] => mux_grc:auto_generated.data[20]
data[0][21] => mux_grc:auto_generated.data[21]
data[0][22] => mux_grc:auto_generated.data[22]
data[0][23] => mux_grc:auto_generated.data[23]
data[0][24] => mux_grc:auto_generated.data[24]
data[0][25] => mux_grc:auto_generated.data[25]
data[0][26] => mux_grc:auto_generated.data[26]
data[0][27] => mux_grc:auto_generated.data[27]
data[0][28] => mux_grc:auto_generated.data[28]
data[0][29] => mux_grc:auto_generated.data[29]
data[1][0] => mux_grc:auto_generated.data[30]
data[1][1] => mux_grc:auto_generated.data[31]
data[1][2] => mux_grc:auto_generated.data[32]
data[1][3] => mux_grc:auto_generated.data[33]
data[1][4] => mux_grc:auto_generated.data[34]
data[1][5] => mux_grc:auto_generated.data[35]
data[1][6] => mux_grc:auto_generated.data[36]
data[1][7] => mux_grc:auto_generated.data[37]
data[1][8] => mux_grc:auto_generated.data[38]
data[1][9] => mux_grc:auto_generated.data[39]
data[1][10] => mux_grc:auto_generated.data[40]
data[1][11] => mux_grc:auto_generated.data[41]
data[1][12] => mux_grc:auto_generated.data[42]
data[1][13] => mux_grc:auto_generated.data[43]
data[1][14] => mux_grc:auto_generated.data[44]
data[1][15] => mux_grc:auto_generated.data[45]
data[1][16] => mux_grc:auto_generated.data[46]
data[1][17] => mux_grc:auto_generated.data[47]
data[1][18] => mux_grc:auto_generated.data[48]
data[1][19] => mux_grc:auto_generated.data[49]
data[1][20] => mux_grc:auto_generated.data[50]
data[1][21] => mux_grc:auto_generated.data[51]
data[1][22] => mux_grc:auto_generated.data[52]
data[1][23] => mux_grc:auto_generated.data[53]
data[1][24] => mux_grc:auto_generated.data[54]
data[1][25] => mux_grc:auto_generated.data[55]
data[1][26] => mux_grc:auto_generated.data[56]
data[1][27] => mux_grc:auto_generated.data[57]
data[1][28] => mux_grc:auto_generated.data[58]
data[1][29] => mux_grc:auto_generated.data[59]
sel[0] => mux_grc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_grc:auto_generated.result[0]
result[1] <= mux_grc:auto_generated.result[1]
result[2] <= mux_grc:auto_generated.result[2]
result[3] <= mux_grc:auto_generated.result[3]
result[4] <= mux_grc:auto_generated.result[4]
result[5] <= mux_grc:auto_generated.result[5]
result[6] <= mux_grc:auto_generated.result[6]
result[7] <= mux_grc:auto_generated.result[7]
result[8] <= mux_grc:auto_generated.result[8]
result[9] <= mux_grc:auto_generated.result[9]
result[10] <= mux_grc:auto_generated.result[10]
result[11] <= mux_grc:auto_generated.result[11]
result[12] <= mux_grc:auto_generated.result[12]
result[13] <= mux_grc:auto_generated.result[13]
result[14] <= mux_grc:auto_generated.result[14]
result[15] <= mux_grc:auto_generated.result[15]
result[16] <= mux_grc:auto_generated.result[16]
result[17] <= mux_grc:auto_generated.result[17]
result[18] <= mux_grc:auto_generated.result[18]
result[19] <= mux_grc:auto_generated.result[19]
result[20] <= mux_grc:auto_generated.result[20]
result[21] <= mux_grc:auto_generated.result[21]
result[22] <= mux_grc:auto_generated.result[22]
result[23] <= mux_grc:auto_generated.result[23]
result[24] <= mux_grc:auto_generated.result[24]
result[25] <= mux_grc:auto_generated.result[25]
result[26] <= mux_grc:auto_generated.result[26]
result[27] <= mux_grc:auto_generated.result[27]
result[28] <= mux_grc:auto_generated.result[28]
result[29] <= mux_grc:auto_generated.result[29]


|TOP_DE0_CAMERA_MOUSE|lpm_mux11:inst17|lpm_mux:LPM_MUX_component|mux_grc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[0].IN1
data[31] => result_node[1].IN1
data[32] => result_node[2].IN1
data[33] => result_node[3].IN1
data[34] => result_node[4].IN1
data[35] => result_node[5].IN1
data[36] => result_node[6].IN1
data[37] => result_node[7].IN1
data[38] => result_node[8].IN1
data[39] => result_node[9].IN1
data[40] => result_node[10].IN1
data[41] => result_node[11].IN1
data[42] => result_node[12].IN1
data[43] => result_node[13].IN1
data[44] => result_node[14].IN1
data[45] => result_node[15].IN1
data[46] => result_node[16].IN1
data[47] => result_node[17].IN1
data[48] => result_node[18].IN1
data[49] => result_node[19].IN1
data[50] => result_node[20].IN1
data[51] => result_node[21].IN1
data[52] => result_node[22].IN1
data[53] => result_node[23].IN1
data[54] => result_node[24].IN1
data[55] => result_node[25].IN1
data[56] => result_node[26].IN1
data[57] => result_node[27].IN1
data[58] => result_node[28].IN1
data[59] => result_node[29].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47
vin_rsc_z[0] => vin_rsc_z[0].IN1
vin_rsc_z[1] => vin_rsc_z[1].IN1
vin_rsc_z[2] => vin_rsc_z[2].IN1
vin_rsc_z[3] => vin_rsc_z[3].IN1
vin_rsc_z[4] => vin_rsc_z[4].IN1
vin_rsc_z[5] => vin_rsc_z[5].IN1
vin_rsc_z[6] => vin_rsc_z[6].IN1
vin_rsc_z[7] => vin_rsc_z[7].IN1
vin_rsc_z[8] => vin_rsc_z[8].IN1
vin_rsc_z[9] => vin_rsc_z[9].IN1
vin_rsc_z[10] => vin_rsc_z[10].IN1
vin_rsc_z[11] => vin_rsc_z[11].IN1
vin_rsc_z[12] => vin_rsc_z[12].IN1
vin_rsc_z[13] => vin_rsc_z[13].IN1
vin_rsc_z[14] => vin_rsc_z[14].IN1
vin_rsc_z[15] => vin_rsc_z[15].IN1
vin_rsc_z[16] => vin_rsc_z[16].IN1
vin_rsc_z[17] => vin_rsc_z[17].IN1
vin_rsc_z[18] => vin_rsc_z[18].IN1
vin_rsc_z[19] => vin_rsc_z[19].IN1
vin_rsc_z[20] => vin_rsc_z[20].IN1
vin_rsc_z[21] => vin_rsc_z[21].IN1
vin_rsc_z[22] => vin_rsc_z[22].IN1
vin_rsc_z[23] => vin_rsc_z[23].IN1
vin_rsc_z[24] => vin_rsc_z[24].IN1
vin_rsc_z[25] => vin_rsc_z[25].IN1
vin_rsc_z[26] => vin_rsc_z[26].IN1
vin_rsc_z[27] => vin_rsc_z[27].IN1
vin_rsc_z[28] => vin_rsc_z[28].IN1
vin_rsc_z[29] => vin_rsc_z[29].IN1
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
mouse_xy_rsc_z[0] => mouse_xy_rsc_z[0].IN1
mouse_xy_rsc_z[1] => mouse_xy_rsc_z[1].IN1
mouse_xy_rsc_z[2] => mouse_xy_rsc_z[2].IN1
mouse_xy_rsc_z[3] => mouse_xy_rsc_z[3].IN1
mouse_xy_rsc_z[4] => mouse_xy_rsc_z[4].IN1
mouse_xy_rsc_z[5] => mouse_xy_rsc_z[5].IN1
mouse_xy_rsc_z[6] => mouse_xy_rsc_z[6].IN1
mouse_xy_rsc_z[7] => mouse_xy_rsc_z[7].IN1
mouse_xy_rsc_z[8] => mouse_xy_rsc_z[8].IN1
mouse_xy_rsc_z[9] => mouse_xy_rsc_z[9].IN1
mouse_xy_rsc_z[10] => mouse_xy_rsc_z[10].IN1
mouse_xy_rsc_z[11] => mouse_xy_rsc_z[11].IN1
mouse_xy_rsc_z[12] => mouse_xy_rsc_z[12].IN1
mouse_xy_rsc_z[13] => mouse_xy_rsc_z[13].IN1
mouse_xy_rsc_z[14] => mouse_xy_rsc_z[14].IN1
mouse_xy_rsc_z[15] => mouse_xy_rsc_z[15].IN1
mouse_xy_rsc_z[16] => mouse_xy_rsc_z[16].IN1
mouse_xy_rsc_z[17] => mouse_xy_rsc_z[17].IN1
mouse_xy_rsc_z[18] => mouse_xy_rsc_z[18].IN1
mouse_xy_rsc_z[19] => mouse_xy_rsc_z[19].IN1
is_refocus_mode_rsc_z => is_refocus_mode_rsc_z.IN1
is_macro_mode_rsc_z => is_macro_mode_rsc_z.IN1
vout_rsc_z[0] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[1] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[2] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[3] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[4] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[5] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[6] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[7] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[8] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[9] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[10] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[11] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[12] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[13] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[14] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[15] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[16] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[17] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[18] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[19] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[20] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[21] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[22] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[23] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[24] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[25] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[26] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[27] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[28] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
vout_rsc_z[29] <= mgc_out_stdreg:vout_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|mgc_in_wire:vin_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|mgc_in_wire:mouse_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|mgc_in_wire:is_refocus_mode_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|mgc_in_wire:is_macro_mode_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|mgc_out_stdreg:vout_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|interface_block:inst47|interface_block_core:interface_block_core_inst
clk => vin_1_sva_1[0].CLK
clk => vin_1_sva_1[1].CLK
clk => vin_1_sva_1[2].CLK
clk => vin_1_sva_1[3].CLK
clk => vin_1_sva_1[4].CLK
clk => vin_1_sva_1[5].CLK
clk => vin_1_sva_1[6].CLK
clk => vin_1_sva_1[7].CLK
clk => vin_1_sva_1[8].CLK
clk => vin_1_sva_1[9].CLK
clk => vin_1_sva_1[10].CLK
clk => vin_1_sva_1[11].CLK
clk => vin_1_sva_1[12].CLK
clk => vin_1_sva_1[13].CLK
clk => vin_1_sva_1[14].CLK
clk => vin_1_sva_1[15].CLK
clk => vin_1_sva_1[16].CLK
clk => vin_1_sva_1[17].CLK
clk => vin_1_sva_1[18].CLK
clk => vin_1_sva_1[19].CLK
clk => vin_1_sva_1[20].CLK
clk => vin_1_sva_1[21].CLK
clk => vin_1_sva_1[22].CLK
clk => vin_1_sva_1[23].CLK
clk => vin_1_sva_1[24].CLK
clk => vin_1_sva_1[25].CLK
clk => vin_1_sva_1[26].CLK
clk => vin_1_sva_1[27].CLK
clk => vin_1_sva_1[28].CLK
clk => vin_1_sva_1[29].CLK
clk => vin_1_sva_2_sg3[0].CLK
clk => vin_1_sva_2_sg3[1].CLK
clk => vin_1_sva_2_sg3[2].CLK
clk => vin_1_sva_2_sg3[3].CLK
clk => vin_1_sva_2_sg3[4].CLK
clk => vin_1_sva_2_sg3[5].CLK
clk => vin_1_sva_2_sg3[6].CLK
clk => vin_1_sva_2_sg3[7].CLK
clk => vin_1_sva_2_sg1[0].CLK
clk => vin_1_sva_2_sg1[1].CLK
clk => vin_1_sva_2_sg1[2].CLK
clk => vin_1_sva_2_sg1[3].CLK
clk => vin_1_sva_2_sg1[4].CLK
clk => vin_1_sva_2_sg1[5].CLK
clk => vin_1_sva_2_sg1[6].CLK
clk => vin_1_sva_2_sg1[7].CLK
clk => vin_1_sva_2_sg5[0].CLK
clk => vin_1_sva_2_sg5[1].CLK
clk => vin_1_sva_2_sg5[2].CLK
clk => vin_1_sva_2_sg5[3].CLK
clk => vin_1_sva_2_sg5[4].CLK
clk => vin_1_sva_2_sg5[5].CLK
clk => vin_1_sva_2_sg5[6].CLK
clk => vin_1_sva_2_sg5[7].CLK
clk => or_1_itm_1[0].CLK
clk => or_1_itm_1[1].CLK
clk => or_3_itm_1[0].CLK
clk => or_3_itm_1[1].CLK
clk => or_5_itm_1[0].CLK
clk => or_5_itm_1[1].CLK
clk => is_refocus_mode_1_sva_1.CLK
clk => statusBar_render_icon_2_acc_3_itm[0].CLK
clk => statusBar_render_icon_2_acc_3_itm[1].CLK
clk => statusBar_render_icon_2_acc_3_itm[2].CLK
clk => statusBar_render_icon_2_acc_3_itm[3].CLK
clk => statusBar_render_icon_2_acc_3_itm[4].CLK
clk => statusBar_render_icon_2_acc_3_itm[5].CLK
clk => statusBar_render_icon_2_acc_3_itm[6].CLK
clk => statusBar_render_icon_2_acc_3_itm[7].CLK
clk => statusBar_render_icon_2_acc_3_itm[8].CLK
clk => statusBar_render_icon_2_acc_3_itm[9].CLK
clk => statusBar_render_icon_2_acc_3_itm[10].CLK
clk => statusBar_render_icon_2_acc_3_itm[11].CLK
clk => statusBar_render_icon_2_acc_3_itm[12].CLK
clk => main_stage_0_4.CLK
clk => main_stage_0_3.CLK
clk => main_stage_0_2.CLK
clk => mouse_is_border_pixel_aif_1_land_lpi_dfm.CLK
clk => mouse_is_border_pixel_aif_1_oelse_slc_svs.CLK
clk => mouse_is_border_pixel_oelse_land_1_lpi_dfm.CLK
clk => mouse_is_border_pixel_oelse_aif_1_land_lpi_dfm.CLK
clk => mouse_is_border_pixel_oelse_aif_1_oelse_slc_svs.CLK
clk => unequal_cse_sva_1.CLK
clk => mouse_is_border_pixel_lor_lpi_dfm_2.CLK
clk => mouse_is_plus_pixel_land_lpi_dfm_3.CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[0].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[1].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[2].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[3].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[4].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[5].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[6].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[7].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[8].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[9].CLK
clk => mouse_is_plus_pixel_oelse_acc_7_itm_1[10].CLK
clk => mouse_xy_1_sva_1[0].CLK
clk => mouse_xy_1_sva_1[1].CLK
clk => mouse_xy_1_sva_1[2].CLK
clk => mouse_xy_1_sva_1[3].CLK
clk => mouse_xy_1_sva_1[4].CLK
clk => mouse_xy_1_sva_1[5].CLK
clk => mouse_xy_1_sva_1[6].CLK
clk => mouse_xy_1_sva_1[7].CLK
clk => mouse_xy_1_sva_1[8].CLK
clk => mouse_xy_1_sva_1[9].CLK
clk => mouse_xy_1_sva_1[10].CLK
clk => mouse_xy_1_sva_1[11].CLK
clk => mouse_xy_1_sva_1[12].CLK
clk => mouse_xy_1_sva_1[13].CLK
clk => mouse_xy_1_sva_1[14].CLK
clk => mouse_xy_1_sva_1[15].CLK
clk => mouse_xy_1_sva_1[16].CLK
clk => mouse_xy_1_sva_1[17].CLK
clk => mouse_xy_1_sva_1[18].CLK
clk => mouse_xy_1_sva_1[19].CLK
clk => mouse_is_plus_pixel_oelse_land_1_lpi_dfm.CLK
clk => vga_xy_1_sva_1[0].CLK
clk => vga_xy_1_sva_1[1].CLK
clk => vga_xy_1_sva_1[2].CLK
clk => vga_xy_1_sva_1[3].CLK
clk => vga_xy_1_sva_1[4].CLK
clk => vga_xy_1_sva_1[5].CLK
clk => vga_xy_1_sva_1[6].CLK
clk => vga_xy_1_sva_1[7].CLK
clk => vga_xy_1_sva_1[8].CLK
clk => vga_xy_1_sva_1[9].CLK
clk => vga_xy_1_sva_1[10].CLK
clk => vga_xy_1_sva_1[11].CLK
clk => vga_xy_1_sva_1[12].CLK
clk => vga_xy_1_sva_1[13].CLK
clk => vga_xy_1_sva_1[14].CLK
clk => vga_xy_1_sva_1[15].CLK
clk => vga_xy_1_sva_1[16].CLK
clk => vga_xy_1_sva_1[17].CLK
clk => vga_xy_1_sva_1[18].CLK
clk => vga_xy_1_sva_1[19].CLK
clk => statusBar_is_relevant_coordinate_lor_lpi_dfm.CLK
clk => statusBar_is_macro_mode_coordinate_land_1_lpi_dfm.CLK
clk => land_lpi_dfm_st_1.CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[0].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[1].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[2].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[3].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[4].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[5].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[6].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[7].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[8].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[9].CLK
clk => statusBar_render_relative_x_acc_psp_sva_1[10].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[0].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[1].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[2].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[3].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[4].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[5].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[6].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[7].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[8].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[9].CLK
clk => statusBar_render_relative_y_acc_psp_sva_1[10].CLK
clk => unequal_cse_sva_2.CLK
clk => is_refocus_mode_1_sva_2.CLK
clk => or_5_itm_2[0].CLK
clk => or_5_itm_2[1].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[0].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[1].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[2].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[3].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[4].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[5].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[6].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_5[7].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[0].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[1].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[2].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[3].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[4].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[5].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[6].CLK
clk => statusBar_render_statusBar_render_return_sg1_sva_6[7].CLK
clk => vin_1_sva_3_sg1[0].CLK
clk => vin_1_sva_3_sg1[1].CLK
clk => vin_1_sva_3_sg1[2].CLK
clk => vin_1_sva_3_sg1[3].CLK
clk => vin_1_sva_3_sg1[4].CLK
clk => vin_1_sva_3_sg1[5].CLK
clk => vin_1_sva_3_sg1[6].CLK
clk => vin_1_sva_3_sg1[7].CLK
clk => or_3_itm_2[0].CLK
clk => or_3_itm_2[1].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[0].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[1].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[2].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[3].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[4].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[5].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[6].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[7].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[8].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[9].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[10].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[11].CLK
clk => statusBar_render_icon_3_acc_3_itm_1[12].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[0].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[1].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[2].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[3].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[4].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[5].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[6].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_5[7].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[0].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[1].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[2].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[3].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[4].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[5].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[6].CLK
clk => statusBar_render_statusBar_render_return_sg3_sva_6[7].CLK
clk => vin_1_sva_3_sg3[0].CLK
clk => vin_1_sva_3_sg3[1].CLK
clk => vin_1_sva_3_sg3[2].CLK
clk => vin_1_sva_3_sg3[3].CLK
clk => vin_1_sva_3_sg3[4].CLK
clk => vin_1_sva_3_sg3[5].CLK
clk => vin_1_sva_3_sg3[6].CLK
clk => vin_1_sva_3_sg3[7].CLK
clk => or_1_itm_2[0].CLK
clk => or_1_itm_2[1].CLK
clk => land_lpi_dfm_2.CLK
clk => statusBar_render_and_7_itm_1.CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[0].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[1].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[2].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[3].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[4].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[5].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[6].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_5[7].CLK
clk => else_and_3_itm_1.CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[0].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[1].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[2].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[3].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[4].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[5].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[6].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_6[7].CLK
clk => statusBar_render_and_1_itm_1.CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[0].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[1].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[2].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[3].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[4].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[5].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[6].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_7[7].CLK
clk => statusBar_render_and_itm_1.CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[0].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[1].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[2].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[3].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[4].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[5].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[6].CLK
clk => statusBar_render_statusBar_render_return_sg5_sva_8[7].CLK
clk => vin_1_sva_3_sg5[0].CLK
clk => vin_1_sva_3_sg5[1].CLK
clk => vin_1_sva_3_sg5[2].CLK
clk => vin_1_sva_3_sg5[3].CLK
clk => vin_1_sva_3_sg5[4].CLK
clk => vin_1_sva_3_sg5[5].CLK
clk => vin_1_sva_3_sg5[6].CLK
clk => vin_1_sva_3_sg5[7].CLK
clk => statusBar_is_relevant_coordinate_lor_lpi_dfm_st_2.CLK
clk => statusBar_render_else_if_x_slc_statusBar_render_relative_x_4_itm_1.CLK
clk => statusBar_render_icon_2_acc_7_itm_1[0].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[1].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[2].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[3].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[4].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[5].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[6].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[7].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[8].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[9].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[10].CLK
clk => statusBar_render_icon_2_acc_7_itm_1[11].CLK
clk => vout_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => vout_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => vin_1_sva_1[0].ENA
en => vout_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => vout_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => statusBar_render_icon_2_acc_7_itm_1[11].ENA
en => statusBar_render_icon_2_acc_7_itm_1[10].ENA
en => statusBar_render_icon_2_acc_7_itm_1[9].ENA
en => statusBar_render_icon_2_acc_7_itm_1[8].ENA
en => statusBar_render_icon_2_acc_7_itm_1[7].ENA
en => statusBar_render_icon_2_acc_7_itm_1[6].ENA
en => statusBar_render_icon_2_acc_7_itm_1[5].ENA
en => statusBar_render_icon_2_acc_7_itm_1[4].ENA
en => statusBar_render_icon_2_acc_7_itm_1[3].ENA
en => statusBar_render_icon_2_acc_7_itm_1[2].ENA
en => statusBar_render_icon_2_acc_7_itm_1[1].ENA
en => statusBar_render_icon_2_acc_7_itm_1[0].ENA
en => statusBar_render_else_if_x_slc_statusBar_render_relative_x_4_itm_1.ENA
en => statusBar_is_relevant_coordinate_lor_lpi_dfm_st_2.ENA
en => vin_1_sva_3_sg5[7].ENA
en => vin_1_sva_3_sg5[6].ENA
en => vin_1_sva_3_sg5[5].ENA
en => vin_1_sva_3_sg5[4].ENA
en => vin_1_sva_3_sg5[3].ENA
en => vin_1_sva_3_sg5[2].ENA
en => vin_1_sva_3_sg5[1].ENA
en => vin_1_sva_3_sg5[0].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[7].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[6].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[5].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[4].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[3].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[2].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[1].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_8[0].ENA
en => statusBar_render_and_itm_1.ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[7].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[6].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[5].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[4].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[3].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[2].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[1].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_7[0].ENA
en => statusBar_render_and_1_itm_1.ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[7].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[6].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[5].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[4].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[3].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[2].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[1].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_6[0].ENA
en => else_and_3_itm_1.ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[7].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[6].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[5].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[4].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[3].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[2].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[1].ENA
en => statusBar_render_statusBar_render_return_sg5_sva_5[0].ENA
en => statusBar_render_and_7_itm_1.ENA
en => land_lpi_dfm_2.ENA
en => or_1_itm_2[1].ENA
en => or_1_itm_2[0].ENA
en => vin_1_sva_3_sg3[7].ENA
en => vin_1_sva_3_sg3[6].ENA
en => vin_1_sva_3_sg3[5].ENA
en => vin_1_sva_3_sg3[4].ENA
en => vin_1_sva_3_sg3[3].ENA
en => vin_1_sva_3_sg3[2].ENA
en => vin_1_sva_3_sg3[1].ENA
en => vin_1_sva_3_sg3[0].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[7].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[6].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[5].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[4].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[3].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[2].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[1].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_6[0].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[7].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[6].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[5].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[4].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[3].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[2].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[1].ENA
en => statusBar_render_statusBar_render_return_sg3_sva_5[0].ENA
en => statusBar_render_icon_3_acc_3_itm_1[12].ENA
en => statusBar_render_icon_3_acc_3_itm_1[11].ENA
en => statusBar_render_icon_3_acc_3_itm_1[10].ENA
en => statusBar_render_icon_3_acc_3_itm_1[9].ENA
en => statusBar_render_icon_3_acc_3_itm_1[8].ENA
en => statusBar_render_icon_3_acc_3_itm_1[7].ENA
en => statusBar_render_icon_3_acc_3_itm_1[6].ENA
en => statusBar_render_icon_3_acc_3_itm_1[5].ENA
en => statusBar_render_icon_3_acc_3_itm_1[4].ENA
en => statusBar_render_icon_3_acc_3_itm_1[3].ENA
en => statusBar_render_icon_3_acc_3_itm_1[2].ENA
en => statusBar_render_icon_3_acc_3_itm_1[1].ENA
en => statusBar_render_icon_3_acc_3_itm_1[0].ENA
en => or_3_itm_2[1].ENA
en => or_3_itm_2[0].ENA
en => vin_1_sva_3_sg1[7].ENA
en => vin_1_sva_3_sg1[6].ENA
en => vin_1_sva_3_sg1[5].ENA
en => vin_1_sva_3_sg1[4].ENA
en => vin_1_sva_3_sg1[3].ENA
en => vin_1_sva_3_sg1[2].ENA
en => vin_1_sva_3_sg1[1].ENA
en => vin_1_sva_3_sg1[0].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[7].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[6].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[5].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[4].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[3].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[2].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[1].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_6[0].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[7].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[6].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[5].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[4].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[3].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[2].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[1].ENA
en => statusBar_render_statusBar_render_return_sg1_sva_5[0].ENA
en => or_5_itm_2[1].ENA
en => or_5_itm_2[0].ENA
en => is_refocus_mode_1_sva_2.ENA
en => unequal_cse_sva_2.ENA
en => statusBar_render_relative_y_acc_psp_sva_1[10].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[9].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[8].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[7].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[6].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[5].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[4].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[3].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[2].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[1].ENA
en => statusBar_render_relative_y_acc_psp_sva_1[0].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[10].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[9].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[8].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[7].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[6].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[5].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[4].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[3].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[2].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[1].ENA
en => statusBar_render_relative_x_acc_psp_sva_1[0].ENA
en => land_lpi_dfm_st_1.ENA
en => statusBar_is_macro_mode_coordinate_land_1_lpi_dfm.ENA
en => statusBar_is_relevant_coordinate_lor_lpi_dfm.ENA
en => vga_xy_1_sva_1[19].ENA
en => vga_xy_1_sva_1[18].ENA
en => vga_xy_1_sva_1[17].ENA
en => vga_xy_1_sva_1[16].ENA
en => vga_xy_1_sva_1[15].ENA
en => vga_xy_1_sva_1[14].ENA
en => vga_xy_1_sva_1[13].ENA
en => vga_xy_1_sva_1[12].ENA
en => vga_xy_1_sva_1[11].ENA
en => vga_xy_1_sva_1[10].ENA
en => vga_xy_1_sva_1[9].ENA
en => vga_xy_1_sva_1[8].ENA
en => vga_xy_1_sva_1[7].ENA
en => vga_xy_1_sva_1[6].ENA
en => vga_xy_1_sva_1[5].ENA
en => vga_xy_1_sva_1[4].ENA
en => vga_xy_1_sva_1[3].ENA
en => vga_xy_1_sva_1[2].ENA
en => vga_xy_1_sva_1[1].ENA
en => vga_xy_1_sva_1[0].ENA
en => mouse_is_plus_pixel_oelse_land_1_lpi_dfm.ENA
en => mouse_xy_1_sva_1[19].ENA
en => mouse_xy_1_sva_1[18].ENA
en => mouse_xy_1_sva_1[17].ENA
en => mouse_xy_1_sva_1[16].ENA
en => mouse_xy_1_sva_1[15].ENA
en => mouse_xy_1_sva_1[14].ENA
en => mouse_xy_1_sva_1[13].ENA
en => mouse_xy_1_sva_1[12].ENA
en => mouse_xy_1_sva_1[11].ENA
en => mouse_xy_1_sva_1[10].ENA
en => mouse_xy_1_sva_1[9].ENA
en => mouse_xy_1_sva_1[8].ENA
en => mouse_xy_1_sva_1[7].ENA
en => mouse_xy_1_sva_1[6].ENA
en => mouse_xy_1_sva_1[5].ENA
en => mouse_xy_1_sva_1[4].ENA
en => mouse_xy_1_sva_1[3].ENA
en => mouse_xy_1_sva_1[2].ENA
en => mouse_xy_1_sva_1[1].ENA
en => mouse_xy_1_sva_1[0].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[10].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[9].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[8].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[7].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[6].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[5].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[4].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[3].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[2].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[1].ENA
en => mouse_is_plus_pixel_oelse_acc_7_itm_1[0].ENA
en => mouse_is_plus_pixel_land_lpi_dfm_3.ENA
en => mouse_is_border_pixel_lor_lpi_dfm_2.ENA
en => unequal_cse_sva_1.ENA
en => mouse_is_border_pixel_oelse_aif_1_oelse_slc_svs.ENA
en => mouse_is_border_pixel_oelse_aif_1_land_lpi_dfm.ENA
en => mouse_is_border_pixel_oelse_land_1_lpi_dfm.ENA
en => mouse_is_border_pixel_aif_1_oelse_slc_svs.ENA
en => mouse_is_border_pixel_aif_1_land_lpi_dfm.ENA
en => main_stage_0_2.ENA
en => main_stage_0_3.ENA
en => main_stage_0_4.ENA
en => statusBar_render_icon_2_acc_3_itm[12].ENA
en => statusBar_render_icon_2_acc_3_itm[11].ENA
en => statusBar_render_icon_2_acc_3_itm[10].ENA
en => statusBar_render_icon_2_acc_3_itm[9].ENA
en => statusBar_render_icon_2_acc_3_itm[8].ENA
en => statusBar_render_icon_2_acc_3_itm[7].ENA
en => statusBar_render_icon_2_acc_3_itm[6].ENA
en => statusBar_render_icon_2_acc_3_itm[5].ENA
en => statusBar_render_icon_2_acc_3_itm[4].ENA
en => statusBar_render_icon_2_acc_3_itm[3].ENA
en => statusBar_render_icon_2_acc_3_itm[2].ENA
en => statusBar_render_icon_2_acc_3_itm[1].ENA
en => statusBar_render_icon_2_acc_3_itm[0].ENA
en => is_refocus_mode_1_sva_1.ENA
en => or_5_itm_1[1].ENA
en => or_5_itm_1[0].ENA
en => or_3_itm_1[1].ENA
en => or_3_itm_1[0].ENA
en => or_1_itm_1[1].ENA
en => or_1_itm_1[0].ENA
en => vin_1_sva_2_sg5[7].ENA
en => vin_1_sva_2_sg5[6].ENA
en => vin_1_sva_2_sg5[5].ENA
en => vin_1_sva_2_sg5[4].ENA
en => vin_1_sva_2_sg5[3].ENA
en => vin_1_sva_2_sg5[2].ENA
en => vin_1_sva_2_sg5[1].ENA
en => vin_1_sva_2_sg5[0].ENA
en => vin_1_sva_2_sg1[7].ENA
en => vin_1_sva_2_sg1[6].ENA
en => vin_1_sva_2_sg1[5].ENA
en => vin_1_sva_2_sg1[4].ENA
en => vin_1_sva_2_sg1[3].ENA
en => vin_1_sva_2_sg1[2].ENA
en => vin_1_sva_2_sg1[1].ENA
en => vin_1_sva_2_sg1[0].ENA
en => vin_1_sva_2_sg3[7].ENA
en => vin_1_sva_2_sg3[6].ENA
en => vin_1_sva_2_sg3[5].ENA
en => vin_1_sva_2_sg3[4].ENA
en => vin_1_sva_2_sg3[3].ENA
en => vin_1_sva_2_sg3[2].ENA
en => vin_1_sva_2_sg3[1].ENA
en => vin_1_sva_2_sg3[0].ENA
en => vin_1_sva_1[29].ENA
en => vin_1_sva_1[28].ENA
en => vin_1_sva_1[27].ENA
en => vin_1_sva_1[26].ENA
en => vin_1_sva_1[25].ENA
en => vin_1_sva_1[24].ENA
en => vin_1_sva_1[23].ENA
en => vin_1_sva_1[22].ENA
en => vin_1_sva_1[21].ENA
en => vin_1_sva_1[20].ENA
en => vin_1_sva_1[19].ENA
en => vin_1_sva_1[18].ENA
en => vin_1_sva_1[17].ENA
en => vin_1_sva_1[16].ENA
en => vin_1_sva_1[15].ENA
en => vin_1_sva_1[14].ENA
en => vin_1_sva_1[13].ENA
en => vin_1_sva_1[12].ENA
en => vin_1_sva_1[11].ENA
en => vin_1_sva_1[10].ENA
en => vin_1_sva_1[9].ENA
en => vin_1_sva_1[8].ENA
en => vin_1_sva_1[7].ENA
en => vin_1_sva_1[6].ENA
en => vin_1_sva_1[5].ENA
en => vin_1_sva_1[4].ENA
en => vin_1_sva_1[3].ENA
en => vin_1_sva_1[2].ENA
en => vin_1_sva_1[1].ENA
arst_n => vin_1_sva_1[0].ACLR
arst_n => vin_1_sva_1[1].ACLR
arst_n => vin_1_sva_1[2].ACLR
arst_n => vin_1_sva_1[3].ACLR
arst_n => vin_1_sva_1[4].ACLR
arst_n => vin_1_sva_1[5].ACLR
arst_n => vin_1_sva_1[6].ACLR
arst_n => vin_1_sva_1[7].ACLR
arst_n => vin_1_sva_1[8].ACLR
arst_n => vin_1_sva_1[9].ACLR
arst_n => vin_1_sva_1[10].ACLR
arst_n => vin_1_sva_1[11].ACLR
arst_n => vin_1_sva_1[12].ACLR
arst_n => vin_1_sva_1[13].ACLR
arst_n => vin_1_sva_1[14].ACLR
arst_n => vin_1_sva_1[15].ACLR
arst_n => vin_1_sva_1[16].ACLR
arst_n => vin_1_sva_1[17].ACLR
arst_n => vin_1_sva_1[18].ACLR
arst_n => vin_1_sva_1[19].ACLR
arst_n => vin_1_sva_1[20].ACLR
arst_n => vin_1_sva_1[21].ACLR
arst_n => vin_1_sva_1[22].ACLR
arst_n => vin_1_sva_1[23].ACLR
arst_n => vin_1_sva_1[24].ACLR
arst_n => vin_1_sva_1[25].ACLR
arst_n => vin_1_sva_1[26].ACLR
arst_n => vin_1_sva_1[27].ACLR
arst_n => vin_1_sva_1[28].ACLR
arst_n => vin_1_sva_1[29].ACLR
arst_n => vin_1_sva_2_sg3[0].ACLR
arst_n => vin_1_sva_2_sg3[1].ACLR
arst_n => vin_1_sva_2_sg3[2].ACLR
arst_n => vin_1_sva_2_sg3[3].ACLR
arst_n => vin_1_sva_2_sg3[4].ACLR
arst_n => vin_1_sva_2_sg3[5].ACLR
arst_n => vin_1_sva_2_sg3[6].ACLR
arst_n => vin_1_sva_2_sg3[7].ACLR
arst_n => vin_1_sva_2_sg1[0].ACLR
arst_n => vin_1_sva_2_sg1[1].ACLR
arst_n => vin_1_sva_2_sg1[2].ACLR
arst_n => vin_1_sva_2_sg1[3].ACLR
arst_n => vin_1_sva_2_sg1[4].ACLR
arst_n => vin_1_sva_2_sg1[5].ACLR
arst_n => vin_1_sva_2_sg1[6].ACLR
arst_n => vin_1_sva_2_sg1[7].ACLR
arst_n => vin_1_sva_2_sg5[0].ACLR
arst_n => vin_1_sva_2_sg5[1].ACLR
arst_n => vin_1_sva_2_sg5[2].ACLR
arst_n => vin_1_sva_2_sg5[3].ACLR
arst_n => vin_1_sva_2_sg5[4].ACLR
arst_n => vin_1_sva_2_sg5[5].ACLR
arst_n => vin_1_sva_2_sg5[6].ACLR
arst_n => vin_1_sva_2_sg5[7].ACLR
arst_n => or_1_itm_1[0].ACLR
arst_n => or_1_itm_1[1].ACLR
arst_n => or_3_itm_1[0].ACLR
arst_n => or_3_itm_1[1].ACLR
arst_n => or_5_itm_1[0].ACLR
arst_n => or_5_itm_1[1].ACLR
arst_n => is_refocus_mode_1_sva_1.ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[0].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[1].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[2].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[3].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[4].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[5].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[6].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[7].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[8].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[9].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[10].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[11].ACLR
arst_n => statusBar_render_icon_2_acc_3_itm[12].ACLR
arst_n => main_stage_0_4.ACLR
arst_n => main_stage_0_3.ACLR
arst_n => main_stage_0_2.ACLR
arst_n => mouse_is_border_pixel_aif_1_land_lpi_dfm.ACLR
arst_n => mouse_is_border_pixel_aif_1_oelse_slc_svs.ACLR
arst_n => mouse_is_border_pixel_oelse_land_1_lpi_dfm.ACLR
arst_n => mouse_is_border_pixel_oelse_aif_1_land_lpi_dfm.ACLR
arst_n => mouse_is_border_pixel_oelse_aif_1_oelse_slc_svs.ACLR
arst_n => unequal_cse_sva_1.ACLR
arst_n => mouse_is_border_pixel_lor_lpi_dfm_2.ACLR
arst_n => mouse_is_plus_pixel_land_lpi_dfm_3.ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[0].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[1].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[2].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[3].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[4].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[5].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[6].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[7].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[8].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[9].ACLR
arst_n => mouse_is_plus_pixel_oelse_acc_7_itm_1[10].ACLR
arst_n => mouse_xy_1_sva_1[0].ACLR
arst_n => mouse_xy_1_sva_1[1].ACLR
arst_n => mouse_xy_1_sva_1[2].ACLR
arst_n => mouse_xy_1_sva_1[3].ACLR
arst_n => mouse_xy_1_sva_1[4].ACLR
arst_n => mouse_xy_1_sva_1[5].ACLR
arst_n => mouse_xy_1_sva_1[6].ACLR
arst_n => mouse_xy_1_sva_1[7].ACLR
arst_n => mouse_xy_1_sva_1[8].ACLR
arst_n => mouse_xy_1_sva_1[9].ACLR
arst_n => mouse_xy_1_sva_1[10].ACLR
arst_n => mouse_xy_1_sva_1[11].ACLR
arst_n => mouse_xy_1_sva_1[12].ACLR
arst_n => mouse_xy_1_sva_1[13].ACLR
arst_n => mouse_xy_1_sva_1[14].ACLR
arst_n => mouse_xy_1_sva_1[15].ACLR
arst_n => mouse_xy_1_sva_1[16].ACLR
arst_n => mouse_xy_1_sva_1[17].ACLR
arst_n => mouse_xy_1_sva_1[18].ACLR
arst_n => mouse_xy_1_sva_1[19].ACLR
arst_n => mouse_is_plus_pixel_oelse_land_1_lpi_dfm.ACLR
arst_n => vga_xy_1_sva_1[0].ACLR
arst_n => vga_xy_1_sva_1[1].ACLR
arst_n => vga_xy_1_sva_1[2].ACLR
arst_n => vga_xy_1_sva_1[3].ACLR
arst_n => vga_xy_1_sva_1[4].ACLR
arst_n => vga_xy_1_sva_1[5].ACLR
arst_n => vga_xy_1_sva_1[6].ACLR
arst_n => vga_xy_1_sva_1[7].ACLR
arst_n => vga_xy_1_sva_1[8].ACLR
arst_n => vga_xy_1_sva_1[9].ACLR
arst_n => vga_xy_1_sva_1[10].ACLR
arst_n => vga_xy_1_sva_1[11].ACLR
arst_n => vga_xy_1_sva_1[12].ACLR
arst_n => vga_xy_1_sva_1[13].ACLR
arst_n => vga_xy_1_sva_1[14].ACLR
arst_n => vga_xy_1_sva_1[15].ACLR
arst_n => vga_xy_1_sva_1[16].ACLR
arst_n => vga_xy_1_sva_1[17].ACLR
arst_n => vga_xy_1_sva_1[18].ACLR
arst_n => vga_xy_1_sva_1[19].ACLR
arst_n => statusBar_is_relevant_coordinate_lor_lpi_dfm.ACLR
arst_n => statusBar_is_macro_mode_coordinate_land_1_lpi_dfm.ACLR
arst_n => land_lpi_dfm_st_1.ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[0].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[1].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[2].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[3].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[4].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[5].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[6].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[7].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[8].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[9].ACLR
arst_n => statusBar_render_relative_x_acc_psp_sva_1[10].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[0].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[1].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[2].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[3].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[4].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[5].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[6].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[7].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[8].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[9].ACLR
arst_n => statusBar_render_relative_y_acc_psp_sva_1[10].ACLR
arst_n => unequal_cse_sva_2.ACLR
arst_n => is_refocus_mode_1_sva_2.ACLR
arst_n => or_5_itm_2[0].ACLR
arst_n => or_5_itm_2[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_5[7].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg1_sva_6[7].ACLR
arst_n => vin_1_sva_3_sg1[0].ACLR
arst_n => vin_1_sva_3_sg1[1].ACLR
arst_n => vin_1_sva_3_sg1[2].ACLR
arst_n => vin_1_sva_3_sg1[3].ACLR
arst_n => vin_1_sva_3_sg1[4].ACLR
arst_n => vin_1_sva_3_sg1[5].ACLR
arst_n => vin_1_sva_3_sg1[6].ACLR
arst_n => vin_1_sva_3_sg1[7].ACLR
arst_n => or_3_itm_2[0].ACLR
arst_n => or_3_itm_2[1].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[0].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[1].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[2].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[3].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[4].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[5].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[6].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[7].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[8].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[9].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[10].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[11].ACLR
arst_n => statusBar_render_icon_3_acc_3_itm_1[12].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_5[7].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg3_sva_6[7].ACLR
arst_n => vin_1_sva_3_sg3[0].ACLR
arst_n => vin_1_sva_3_sg3[1].ACLR
arst_n => vin_1_sva_3_sg3[2].ACLR
arst_n => vin_1_sva_3_sg3[3].ACLR
arst_n => vin_1_sva_3_sg3[4].ACLR
arst_n => vin_1_sva_3_sg3[5].ACLR
arst_n => vin_1_sva_3_sg3[6].ACLR
arst_n => vin_1_sva_3_sg3[7].ACLR
arst_n => or_1_itm_2[0].ACLR
arst_n => or_1_itm_2[1].ACLR
arst_n => land_lpi_dfm_2.ACLR
arst_n => statusBar_render_and_7_itm_1.ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_5[7].ACLR
arst_n => else_and_3_itm_1.ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_6[7].ACLR
arst_n => statusBar_render_and_1_itm_1.ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_7[7].ACLR
arst_n => statusBar_render_and_itm_1.ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[0].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[1].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[2].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[3].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[4].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[5].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[6].ACLR
arst_n => statusBar_render_statusBar_render_return_sg5_sva_8[7].ACLR
arst_n => vin_1_sva_3_sg5[0].ACLR
arst_n => vin_1_sva_3_sg5[1].ACLR
arst_n => vin_1_sva_3_sg5[2].ACLR
arst_n => vin_1_sva_3_sg5[3].ACLR
arst_n => vin_1_sva_3_sg5[4].ACLR
arst_n => vin_1_sva_3_sg5[5].ACLR
arst_n => vin_1_sva_3_sg5[6].ACLR
arst_n => vin_1_sva_3_sg5[7].ACLR
arst_n => statusBar_is_relevant_coordinate_lor_lpi_dfm_st_2.ACLR
arst_n => statusBar_render_else_if_x_slc_statusBar_render_relative_x_4_itm_1.ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[0].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[1].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[2].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[3].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[4].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[5].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[6].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[7].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[8].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[9].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[10].ACLR
arst_n => statusBar_render_icon_2_acc_7_itm_1[11].ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => vout_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vin_rsc_mgc_in_wire_d[0] => vin_1_sva_1[0].DATAIN
vin_rsc_mgc_in_wire_d[1] => vin_1_sva_1[1].DATAIN
vin_rsc_mgc_in_wire_d[2] => vin_1_sva_1[2].DATAIN
vin_rsc_mgc_in_wire_d[3] => vin_1_sva_1[3].DATAIN
vin_rsc_mgc_in_wire_d[4] => vin_1_sva_1[4].DATAIN
vin_rsc_mgc_in_wire_d[5] => vin_1_sva_1[5].DATAIN
vin_rsc_mgc_in_wire_d[6] => vin_1_sva_1[6].DATAIN
vin_rsc_mgc_in_wire_d[7] => vin_1_sva_1[7].DATAIN
vin_rsc_mgc_in_wire_d[8] => vin_1_sva_1[8].DATAIN
vin_rsc_mgc_in_wire_d[9] => vin_1_sva_1[9].DATAIN
vin_rsc_mgc_in_wire_d[10] => vin_1_sva_1[10].DATAIN
vin_rsc_mgc_in_wire_d[11] => vin_1_sva_1[11].DATAIN
vin_rsc_mgc_in_wire_d[12] => vin_1_sva_1[12].DATAIN
vin_rsc_mgc_in_wire_d[13] => vin_1_sva_1[13].DATAIN
vin_rsc_mgc_in_wire_d[14] => vin_1_sva_1[14].DATAIN
vin_rsc_mgc_in_wire_d[15] => vin_1_sva_1[15].DATAIN
vin_rsc_mgc_in_wire_d[16] => vin_1_sva_1[16].DATAIN
vin_rsc_mgc_in_wire_d[17] => vin_1_sva_1[17].DATAIN
vin_rsc_mgc_in_wire_d[18] => vin_1_sva_1[18].DATAIN
vin_rsc_mgc_in_wire_d[19] => vin_1_sva_1[19].DATAIN
vin_rsc_mgc_in_wire_d[20] => vin_1_sva_1[20].DATAIN
vin_rsc_mgc_in_wire_d[21] => vin_1_sva_1[21].DATAIN
vin_rsc_mgc_in_wire_d[22] => vin_1_sva_1[22].DATAIN
vin_rsc_mgc_in_wire_d[23] => vin_1_sva_1[23].DATAIN
vin_rsc_mgc_in_wire_d[24] => vin_1_sva_1[24].DATAIN
vin_rsc_mgc_in_wire_d[25] => vin_1_sva_1[25].DATAIN
vin_rsc_mgc_in_wire_d[26] => vin_1_sva_1[26].DATAIN
vin_rsc_mgc_in_wire_d[27] => vin_1_sva_1[27].DATAIN
vin_rsc_mgc_in_wire_d[28] => vin_1_sva_1[28].DATAIN
vin_rsc_mgc_in_wire_d[29] => vin_1_sva_1[29].DATAIN
vga_xy_rsc_mgc_in_wire_d[0] => Add18.IN22
vga_xy_rsc_mgc_in_wire_d[0] => Add27.IN20
vga_xy_rsc_mgc_in_wire_d[0] => Add41.IN10
vga_xy_rsc_mgc_in_wire_d[0] => Add45.IN11
vga_xy_rsc_mgc_in_wire_d[0] => vga_xy_1_sva_1[0].DATAIN
vga_xy_rsc_mgc_in_wire_d[1] => Add18.IN21
vga_xy_rsc_mgc_in_wire_d[1] => Add27.IN19
vga_xy_rsc_mgc_in_wire_d[1] => Add41.IN9
vga_xy_rsc_mgc_in_wire_d[1] => Add45.IN10
vga_xy_rsc_mgc_in_wire_d[1] => vga_xy_1_sva_1[1].DATAIN
vga_xy_rsc_mgc_in_wire_d[2] => Add18.IN20
vga_xy_rsc_mgc_in_wire_d[2] => Add27.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add41.IN8
vga_xy_rsc_mgc_in_wire_d[2] => Add45.IN9
vga_xy_rsc_mgc_in_wire_d[2] => vga_xy_1_sva_1[2].DATAIN
vga_xy_rsc_mgc_in_wire_d[3] => Add18.IN19
vga_xy_rsc_mgc_in_wire_d[3] => Add27.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add41.IN7
vga_xy_rsc_mgc_in_wire_d[3] => Add45.IN8
vga_xy_rsc_mgc_in_wire_d[3] => vga_xy_1_sva_1[3].DATAIN
vga_xy_rsc_mgc_in_wire_d[4] => Add18.IN18
vga_xy_rsc_mgc_in_wire_d[4] => Add27.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add41.IN6
vga_xy_rsc_mgc_in_wire_d[4] => Add45.IN7
vga_xy_rsc_mgc_in_wire_d[4] => vga_xy_1_sva_1[4].DATAIN
vga_xy_rsc_mgc_in_wire_d[5] => Add18.IN17
vga_xy_rsc_mgc_in_wire_d[5] => Add27.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add41.IN5
vga_xy_rsc_mgc_in_wire_d[5] => Add45.IN6
vga_xy_rsc_mgc_in_wire_d[5] => vga_xy_1_sva_1[5].DATAIN
vga_xy_rsc_mgc_in_wire_d[6] => Add18.IN16
vga_xy_rsc_mgc_in_wire_d[6] => Add27.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add41.IN4
vga_xy_rsc_mgc_in_wire_d[6] => Add45.IN5
vga_xy_rsc_mgc_in_wire_d[6] => vga_xy_1_sva_1[6].DATAIN
vga_xy_rsc_mgc_in_wire_d[7] => Add18.IN15
vga_xy_rsc_mgc_in_wire_d[7] => Add27.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add41.IN3
vga_xy_rsc_mgc_in_wire_d[7] => Add45.IN4
vga_xy_rsc_mgc_in_wire_d[7] => vga_xy_1_sva_1[7].DATAIN
vga_xy_rsc_mgc_in_wire_d[8] => Add18.IN14
vga_xy_rsc_mgc_in_wire_d[8] => Add27.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add41.IN2
vga_xy_rsc_mgc_in_wire_d[8] => Add45.IN3
vga_xy_rsc_mgc_in_wire_d[8] => vga_xy_1_sva_1[8].DATAIN
vga_xy_rsc_mgc_in_wire_d[9] => Add18.IN13
vga_xy_rsc_mgc_in_wire_d[9] => Add27.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add41.IN1
vga_xy_rsc_mgc_in_wire_d[9] => Add45.IN2
vga_xy_rsc_mgc_in_wire_d[9] => vga_xy_1_sva_1[9].DATAIN
vga_xy_rsc_mgc_in_wire_d[10] => Add17.IN20
vga_xy_rsc_mgc_in_wire_d[10] => Add24.IN22
vga_xy_rsc_mgc_in_wire_d[10] => Add48.IN26
vga_xy_rsc_mgc_in_wire_d[10] => Add40.IN10
vga_xy_rsc_mgc_in_wire_d[10] => Add46.IN11
vga_xy_rsc_mgc_in_wire_d[10] => vga_xy_1_sva_1[10].DATAIN
vga_xy_rsc_mgc_in_wire_d[11] => Add17.IN19
vga_xy_rsc_mgc_in_wire_d[11] => Add24.IN21
vga_xy_rsc_mgc_in_wire_d[11] => Add48.IN25
vga_xy_rsc_mgc_in_wire_d[11] => Add40.IN9
vga_xy_rsc_mgc_in_wire_d[11] => Add46.IN10
vga_xy_rsc_mgc_in_wire_d[11] => vga_xy_1_sva_1[11].DATAIN
vga_xy_rsc_mgc_in_wire_d[12] => Add17.IN18
vga_xy_rsc_mgc_in_wire_d[12] => Add24.IN20
vga_xy_rsc_mgc_in_wire_d[12] => Add48.IN24
vga_xy_rsc_mgc_in_wire_d[12] => Add40.IN8
vga_xy_rsc_mgc_in_wire_d[12] => Add46.IN9
vga_xy_rsc_mgc_in_wire_d[12] => vga_xy_1_sva_1[12].DATAIN
vga_xy_rsc_mgc_in_wire_d[13] => Add17.IN17
vga_xy_rsc_mgc_in_wire_d[13] => Add24.IN19
vga_xy_rsc_mgc_in_wire_d[13] => Add48.IN23
vga_xy_rsc_mgc_in_wire_d[13] => Add40.IN7
vga_xy_rsc_mgc_in_wire_d[13] => Add46.IN8
vga_xy_rsc_mgc_in_wire_d[13] => vga_xy_1_sva_1[13].DATAIN
vga_xy_rsc_mgc_in_wire_d[14] => Add17.IN16
vga_xy_rsc_mgc_in_wire_d[14] => Add24.IN18
vga_xy_rsc_mgc_in_wire_d[14] => Add48.IN22
vga_xy_rsc_mgc_in_wire_d[14] => Add40.IN6
vga_xy_rsc_mgc_in_wire_d[14] => Add46.IN7
vga_xy_rsc_mgc_in_wire_d[14] => vga_xy_1_sva_1[14].DATAIN
vga_xy_rsc_mgc_in_wire_d[15] => Add17.IN15
vga_xy_rsc_mgc_in_wire_d[15] => Add24.IN17
vga_xy_rsc_mgc_in_wire_d[15] => Add48.IN21
vga_xy_rsc_mgc_in_wire_d[15] => Add40.IN5
vga_xy_rsc_mgc_in_wire_d[15] => Add46.IN6
vga_xy_rsc_mgc_in_wire_d[15] => vga_xy_1_sva_1[15].DATAIN
vga_xy_rsc_mgc_in_wire_d[16] => Add17.IN14
vga_xy_rsc_mgc_in_wire_d[16] => Add24.IN16
vga_xy_rsc_mgc_in_wire_d[16] => Add48.IN20
vga_xy_rsc_mgc_in_wire_d[16] => Add40.IN4
vga_xy_rsc_mgc_in_wire_d[16] => Add46.IN5
vga_xy_rsc_mgc_in_wire_d[16] => vga_xy_1_sva_1[16].DATAIN
vga_xy_rsc_mgc_in_wire_d[17] => Add17.IN13
vga_xy_rsc_mgc_in_wire_d[17] => Add24.IN15
vga_xy_rsc_mgc_in_wire_d[17] => Add48.IN19
vga_xy_rsc_mgc_in_wire_d[17] => Add40.IN3
vga_xy_rsc_mgc_in_wire_d[17] => Add46.IN4
vga_xy_rsc_mgc_in_wire_d[17] => vga_xy_1_sva_1[17].DATAIN
vga_xy_rsc_mgc_in_wire_d[18] => Add17.IN12
vga_xy_rsc_mgc_in_wire_d[18] => Add24.IN14
vga_xy_rsc_mgc_in_wire_d[18] => Add48.IN18
vga_xy_rsc_mgc_in_wire_d[18] => Add40.IN2
vga_xy_rsc_mgc_in_wire_d[18] => Add46.IN3
vga_xy_rsc_mgc_in_wire_d[18] => vga_xy_1_sva_1[18].DATAIN
vga_xy_rsc_mgc_in_wire_d[19] => Add17.IN11
vga_xy_rsc_mgc_in_wire_d[19] => Add24.IN13
vga_xy_rsc_mgc_in_wire_d[19] => Add48.IN17
vga_xy_rsc_mgc_in_wire_d[19] => Add40.IN1
vga_xy_rsc_mgc_in_wire_d[19] => Add46.IN2
vga_xy_rsc_mgc_in_wire_d[19] => vga_xy_1_sva_1[19].DATAIN
mouse_xy_rsc_mgc_in_wire_d[0] => Add20.IN20
mouse_xy_rsc_mgc_in_wire_d[0] => Add41.IN20
mouse_xy_rsc_mgc_in_wire_d[0] => Add27.IN10
mouse_xy_rsc_mgc_in_wire_d[0] => mouse_xy_1_sva_1[0].DATAIN
mouse_xy_rsc_mgc_in_wire_d[1] => Add20.IN19
mouse_xy_rsc_mgc_in_wire_d[1] => Add41.IN19
mouse_xy_rsc_mgc_in_wire_d[1] => Add27.IN9
mouse_xy_rsc_mgc_in_wire_d[1] => mouse_xy_1_sva_1[1].DATAIN
mouse_xy_rsc_mgc_in_wire_d[2] => Add20.IN18
mouse_xy_rsc_mgc_in_wire_d[2] => Add41.IN18
mouse_xy_rsc_mgc_in_wire_d[2] => Add27.IN8
mouse_xy_rsc_mgc_in_wire_d[2] => mouse_xy_1_sva_1[2].DATAIN
mouse_xy_rsc_mgc_in_wire_d[3] => Add20.IN17
mouse_xy_rsc_mgc_in_wire_d[3] => Add41.IN17
mouse_xy_rsc_mgc_in_wire_d[3] => Add27.IN7
mouse_xy_rsc_mgc_in_wire_d[3] => mouse_xy_1_sva_1[3].DATAIN
mouse_xy_rsc_mgc_in_wire_d[4] => Add20.IN16
mouse_xy_rsc_mgc_in_wire_d[4] => Add41.IN16
mouse_xy_rsc_mgc_in_wire_d[4] => Add27.IN6
mouse_xy_rsc_mgc_in_wire_d[4] => mouse_xy_1_sva_1[4].DATAIN
mouse_xy_rsc_mgc_in_wire_d[5] => Add20.IN15
mouse_xy_rsc_mgc_in_wire_d[5] => Add41.IN15
mouse_xy_rsc_mgc_in_wire_d[5] => Add27.IN5
mouse_xy_rsc_mgc_in_wire_d[5] => mouse_xy_1_sva_1[5].DATAIN
mouse_xy_rsc_mgc_in_wire_d[6] => Add20.IN14
mouse_xy_rsc_mgc_in_wire_d[6] => Add41.IN14
mouse_xy_rsc_mgc_in_wire_d[6] => Add27.IN4
mouse_xy_rsc_mgc_in_wire_d[6] => mouse_xy_1_sva_1[6].DATAIN
mouse_xy_rsc_mgc_in_wire_d[7] => Add20.IN13
mouse_xy_rsc_mgc_in_wire_d[7] => Add41.IN13
mouse_xy_rsc_mgc_in_wire_d[7] => Add27.IN3
mouse_xy_rsc_mgc_in_wire_d[7] => mouse_xy_1_sva_1[7].DATAIN
mouse_xy_rsc_mgc_in_wire_d[8] => Add20.IN12
mouse_xy_rsc_mgc_in_wire_d[8] => Add41.IN12
mouse_xy_rsc_mgc_in_wire_d[8] => Add27.IN2
mouse_xy_rsc_mgc_in_wire_d[8] => mouse_xy_1_sva_1[8].DATAIN
mouse_xy_rsc_mgc_in_wire_d[9] => Add20.IN11
mouse_xy_rsc_mgc_in_wire_d[9] => Add41.IN11
mouse_xy_rsc_mgc_in_wire_d[9] => Add27.IN1
mouse_xy_rsc_mgc_in_wire_d[9] => mouse_xy_1_sva_1[9].DATAIN
mouse_xy_rsc_mgc_in_wire_d[10] => Add23.IN20
mouse_xy_rsc_mgc_in_wire_d[10] => Add40.IN20
mouse_xy_rsc_mgc_in_wire_d[10] => Add47.IN20
mouse_xy_rsc_mgc_in_wire_d[10] => Add17.IN10
mouse_xy_rsc_mgc_in_wire_d[10] => mouse_xy_1_sva_1[10].DATAIN
mouse_xy_rsc_mgc_in_wire_d[11] => Add23.IN19
mouse_xy_rsc_mgc_in_wire_d[11] => Add40.IN19
mouse_xy_rsc_mgc_in_wire_d[11] => Add47.IN19
mouse_xy_rsc_mgc_in_wire_d[11] => Add17.IN9
mouse_xy_rsc_mgc_in_wire_d[11] => mouse_xy_1_sva_1[11].DATAIN
mouse_xy_rsc_mgc_in_wire_d[12] => Add23.IN18
mouse_xy_rsc_mgc_in_wire_d[12] => Add40.IN18
mouse_xy_rsc_mgc_in_wire_d[12] => Add47.IN18
mouse_xy_rsc_mgc_in_wire_d[12] => Add17.IN8
mouse_xy_rsc_mgc_in_wire_d[12] => mouse_xy_1_sva_1[12].DATAIN
mouse_xy_rsc_mgc_in_wire_d[13] => Add23.IN17
mouse_xy_rsc_mgc_in_wire_d[13] => Add40.IN17
mouse_xy_rsc_mgc_in_wire_d[13] => Add47.IN17
mouse_xy_rsc_mgc_in_wire_d[13] => Add17.IN7
mouse_xy_rsc_mgc_in_wire_d[13] => mouse_xy_1_sva_1[13].DATAIN
mouse_xy_rsc_mgc_in_wire_d[14] => Add23.IN16
mouse_xy_rsc_mgc_in_wire_d[14] => Add40.IN16
mouse_xy_rsc_mgc_in_wire_d[14] => Add47.IN16
mouse_xy_rsc_mgc_in_wire_d[14] => Add17.IN6
mouse_xy_rsc_mgc_in_wire_d[14] => mouse_xy_1_sva_1[14].DATAIN
mouse_xy_rsc_mgc_in_wire_d[15] => Add23.IN15
mouse_xy_rsc_mgc_in_wire_d[15] => Add40.IN15
mouse_xy_rsc_mgc_in_wire_d[15] => Add47.IN15
mouse_xy_rsc_mgc_in_wire_d[15] => Add17.IN5
mouse_xy_rsc_mgc_in_wire_d[15] => mouse_xy_1_sva_1[15].DATAIN
mouse_xy_rsc_mgc_in_wire_d[16] => Add23.IN14
mouse_xy_rsc_mgc_in_wire_d[16] => Add40.IN14
mouse_xy_rsc_mgc_in_wire_d[16] => Add47.IN14
mouse_xy_rsc_mgc_in_wire_d[16] => Add17.IN4
mouse_xy_rsc_mgc_in_wire_d[16] => mouse_xy_1_sva_1[16].DATAIN
mouse_xy_rsc_mgc_in_wire_d[17] => Add23.IN13
mouse_xy_rsc_mgc_in_wire_d[17] => Add40.IN13
mouse_xy_rsc_mgc_in_wire_d[17] => Add47.IN13
mouse_xy_rsc_mgc_in_wire_d[17] => Add17.IN3
mouse_xy_rsc_mgc_in_wire_d[17] => mouse_xy_1_sva_1[17].DATAIN
mouse_xy_rsc_mgc_in_wire_d[18] => Add23.IN12
mouse_xy_rsc_mgc_in_wire_d[18] => Add40.IN12
mouse_xy_rsc_mgc_in_wire_d[18] => Add47.IN12
mouse_xy_rsc_mgc_in_wire_d[18] => Add17.IN2
mouse_xy_rsc_mgc_in_wire_d[18] => mouse_xy_1_sva_1[18].DATAIN
mouse_xy_rsc_mgc_in_wire_d[19] => Add23.IN11
mouse_xy_rsc_mgc_in_wire_d[19] => Add40.IN11
mouse_xy_rsc_mgc_in_wire_d[19] => Add47.IN11
mouse_xy_rsc_mgc_in_wire_d[19] => Add17.IN1
mouse_xy_rsc_mgc_in_wire_d[19] => mouse_xy_1_sva_1[19].DATAIN
is_refocus_mode_rsc_mgc_in_wire_d => is_refocus_mode_1_sva_1.DATAIN
is_macro_mode_rsc_mgc_in_wire_d => Decoder12.IN0
is_macro_mode_rsc_mgc_in_wire_d => mouse_is_border_pixel_oelse_land_1_lpi_dfm.IN1
is_macro_mode_rsc_mgc_in_wire_d => mouse_is_plus_pixel_land_lpi_dfm_3.IN1
is_macro_mode_rsc_mgc_in_wire_d => or_dcpl_36.IN1
is_macro_mode_rsc_mgc_in_wire_d => mouse_is_border_pixel_aif_1_oelse_slc_svs.IN1
is_macro_mode_rsc_mgc_in_wire_d => mouse_is_border_pixel_aif_1_land_lpi_dfm.IN1
is_macro_mode_rsc_mgc_in_wire_d => unequal_cse_sva_1.DATAIN
vout_rsc_mgc_out_stdreg_d[0] <= vout_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[1] <= vout_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[2] <= vout_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[3] <= vout_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[4] <= vout_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[5] <= vout_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[6] <= vout_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[7] <= vout_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[8] <= vout_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[9] <= vout_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[10] <= vout_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[11] <= vout_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[12] <= vout_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[13] <= vout_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[14] <= vout_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[15] <= vout_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[16] <= vout_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[17] <= vout_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[18] <= vout_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[19] <= vout_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[20] <= vout_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[21] <= vout_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[22] <= vout_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[23] <= vout_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[24] <= vout_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[25] <= vout_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[26] <= vout_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[27] <= vout_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[28] <= vout_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vout_rsc_mgc_out_stdreg_d[29] <= vout_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|lpm_mux13:inst18
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data1x[0] => sub_wire2[30].IN1
data1x[1] => sub_wire2[31].IN1
data1x[2] => sub_wire2[32].IN1
data1x[3] => sub_wire2[33].IN1
data1x[4] => sub_wire2[34].IN1
data1x[5] => sub_wire2[35].IN1
data1x[6] => sub_wire2[36].IN1
data1x[7] => sub_wire2[37].IN1
data1x[8] => sub_wire2[38].IN1
data1x[9] => sub_wire2[39].IN1
data1x[10] => sub_wire2[40].IN1
data1x[11] => sub_wire2[41].IN1
data1x[12] => sub_wire2[42].IN1
data1x[13] => sub_wire2[43].IN1
data1x[14] => sub_wire2[44].IN1
data1x[15] => sub_wire2[45].IN1
data1x[16] => sub_wire2[46].IN1
data1x[17] => sub_wire2[47].IN1
data1x[18] => sub_wire2[48].IN1
data1x[19] => sub_wire2[49].IN1
data1x[20] => sub_wire2[50].IN1
data1x[21] => sub_wire2[51].IN1
data1x[22] => sub_wire2[52].IN1
data1x[23] => sub_wire2[53].IN1
data1x[24] => sub_wire2[54].IN1
data1x[25] => sub_wire2[55].IN1
data1x[26] => sub_wire2[56].IN1
data1x[27] => sub_wire2[57].IN1
data1x[28] => sub_wire2[58].IN1
data1x[29] => sub_wire2[59].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result


|TOP_DE0_CAMERA_MOUSE|lpm_mux13:inst18|lpm_mux:LPM_MUX_component
data[0][0] => mux_grc:auto_generated.data[0]
data[0][1] => mux_grc:auto_generated.data[1]
data[0][2] => mux_grc:auto_generated.data[2]
data[0][3] => mux_grc:auto_generated.data[3]
data[0][4] => mux_grc:auto_generated.data[4]
data[0][5] => mux_grc:auto_generated.data[5]
data[0][6] => mux_grc:auto_generated.data[6]
data[0][7] => mux_grc:auto_generated.data[7]
data[0][8] => mux_grc:auto_generated.data[8]
data[0][9] => mux_grc:auto_generated.data[9]
data[0][10] => mux_grc:auto_generated.data[10]
data[0][11] => mux_grc:auto_generated.data[11]
data[0][12] => mux_grc:auto_generated.data[12]
data[0][13] => mux_grc:auto_generated.data[13]
data[0][14] => mux_grc:auto_generated.data[14]
data[0][15] => mux_grc:auto_generated.data[15]
data[0][16] => mux_grc:auto_generated.data[16]
data[0][17] => mux_grc:auto_generated.data[17]
data[0][18] => mux_grc:auto_generated.data[18]
data[0][19] => mux_grc:auto_generated.data[19]
data[0][20] => mux_grc:auto_generated.data[20]
data[0][21] => mux_grc:auto_generated.data[21]
data[0][22] => mux_grc:auto_generated.data[22]
data[0][23] => mux_grc:auto_generated.data[23]
data[0][24] => mux_grc:auto_generated.data[24]
data[0][25] => mux_grc:auto_generated.data[25]
data[0][26] => mux_grc:auto_generated.data[26]
data[0][27] => mux_grc:auto_generated.data[27]
data[0][28] => mux_grc:auto_generated.data[28]
data[0][29] => mux_grc:auto_generated.data[29]
data[1][0] => mux_grc:auto_generated.data[30]
data[1][1] => mux_grc:auto_generated.data[31]
data[1][2] => mux_grc:auto_generated.data[32]
data[1][3] => mux_grc:auto_generated.data[33]
data[1][4] => mux_grc:auto_generated.data[34]
data[1][5] => mux_grc:auto_generated.data[35]
data[1][6] => mux_grc:auto_generated.data[36]
data[1][7] => mux_grc:auto_generated.data[37]
data[1][8] => mux_grc:auto_generated.data[38]
data[1][9] => mux_grc:auto_generated.data[39]
data[1][10] => mux_grc:auto_generated.data[40]
data[1][11] => mux_grc:auto_generated.data[41]
data[1][12] => mux_grc:auto_generated.data[42]
data[1][13] => mux_grc:auto_generated.data[43]
data[1][14] => mux_grc:auto_generated.data[44]
data[1][15] => mux_grc:auto_generated.data[45]
data[1][16] => mux_grc:auto_generated.data[46]
data[1][17] => mux_grc:auto_generated.data[47]
data[1][18] => mux_grc:auto_generated.data[48]
data[1][19] => mux_grc:auto_generated.data[49]
data[1][20] => mux_grc:auto_generated.data[50]
data[1][21] => mux_grc:auto_generated.data[51]
data[1][22] => mux_grc:auto_generated.data[52]
data[1][23] => mux_grc:auto_generated.data[53]
data[1][24] => mux_grc:auto_generated.data[54]
data[1][25] => mux_grc:auto_generated.data[55]
data[1][26] => mux_grc:auto_generated.data[56]
data[1][27] => mux_grc:auto_generated.data[57]
data[1][28] => mux_grc:auto_generated.data[58]
data[1][29] => mux_grc:auto_generated.data[59]
sel[0] => mux_grc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_grc:auto_generated.result[0]
result[1] <= mux_grc:auto_generated.result[1]
result[2] <= mux_grc:auto_generated.result[2]
result[3] <= mux_grc:auto_generated.result[3]
result[4] <= mux_grc:auto_generated.result[4]
result[5] <= mux_grc:auto_generated.result[5]
result[6] <= mux_grc:auto_generated.result[6]
result[7] <= mux_grc:auto_generated.result[7]
result[8] <= mux_grc:auto_generated.result[8]
result[9] <= mux_grc:auto_generated.result[9]
result[10] <= mux_grc:auto_generated.result[10]
result[11] <= mux_grc:auto_generated.result[11]
result[12] <= mux_grc:auto_generated.result[12]
result[13] <= mux_grc:auto_generated.result[13]
result[14] <= mux_grc:auto_generated.result[14]
result[15] <= mux_grc:auto_generated.result[15]
result[16] <= mux_grc:auto_generated.result[16]
result[17] <= mux_grc:auto_generated.result[17]
result[18] <= mux_grc:auto_generated.result[18]
result[19] <= mux_grc:auto_generated.result[19]
result[20] <= mux_grc:auto_generated.result[20]
result[21] <= mux_grc:auto_generated.result[21]
result[22] <= mux_grc:auto_generated.result[22]
result[23] <= mux_grc:auto_generated.result[23]
result[24] <= mux_grc:auto_generated.result[24]
result[25] <= mux_grc:auto_generated.result[25]
result[26] <= mux_grc:auto_generated.result[26]
result[27] <= mux_grc:auto_generated.result[27]
result[28] <= mux_grc:auto_generated.result[28]
result[29] <= mux_grc:auto_generated.result[29]


|TOP_DE0_CAMERA_MOUSE|lpm_mux13:inst18|lpm_mux:LPM_MUX_component|mux_grc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[0].IN1
data[31] => result_node[1].IN1
data[32] => result_node[2].IN1
data[33] => result_node[3].IN1
data[34] => result_node[4].IN1
data[35] => result_node[5].IN1
data[36] => result_node[6].IN1
data[37] => result_node[7].IN1
data[38] => result_node[8].IN1
data[39] => result_node[9].IN1
data[40] => result_node[10].IN1
data[41] => result_node[11].IN1
data[42] => result_node[12].IN1
data[43] => result_node[13].IN1
data[44] => result_node[14].IN1
data[45] => result_node[15].IN1
data[46] => result_node[16].IN1
data[47] => result_node[17].IN1
data[48] => result_node[18].IN1
data[49] => result_node[19].IN1
data[50] => result_node[20].IN1
data[51] => result_node[21].IN1
data[52] => result_node[22].IN1
data[53] => result_node[23].IN1
data[54] => result_node[24].IN1
data[55] => result_node[25].IN1
data[56] => result_node[26].IN1
data[57] => result_node[27].IN1
data[58] => result_node[28].IN1
data[59] => result_node[29].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP_DE0_CAMERA_MOUSE|altpll9:inst26
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TOP_DE0_CAMERA_MOUSE|altpll9:inst26|altpll:altpll_component
inclk[0] => altpll9_altpll:auto_generated.inclk[0]
inclk[1] => altpll9_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll9_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll9_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP_DE0_CAMERA_MOUSE|altpll9:inst26|altpll:altpll_component|altpll9_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|altpll10:inst29
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TOP_DE0_CAMERA_MOUSE|altpll10:inst29|altpll:altpll_component
inclk[0] => altpll10_altpll:auto_generated.inclk[0]
inclk[1] => altpll10_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll10_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll10_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP_DE0_CAMERA_MOUSE|altpll10:inst29|altpll:altpll_component|altpll10_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|altpll11:inst33
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TOP_DE0_CAMERA_MOUSE|altpll11:inst33|altpll:altpll_component
inclk[0] => altpll11_altpll:auto_generated.inclk[0]
inclk[1] => altpll11_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll11_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll11_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP_DE0_CAMERA_MOUSE|altpll11:inst33|altpll:altpll_component|altpll11_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|altpll5:inst38
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TOP_DE0_CAMERA_MOUSE|altpll5:inst38|altpll:altpll_component
inclk[0] => altpll5_altpll:auto_generated.inclk[0]
inclk[1] => altpll5_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll5_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll5_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP_DE0_CAMERA_MOUSE|altpll5:inst38|altpll:altpll_component|altpll5_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


