--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.972 ns
From           : C9
To             : bit_count[0]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.705 ns
From           : ADC:ADC_SPI|AIN5[7]
To             : LED4
From Clock     : C8
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.379 ns
From           : C4
To             : LROUT
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.872 ns
From           : ADCMISO
To             : ADC:ADC_SPI|temp_AIN5[7]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: '_125MHZ'
Slack          : -6.382 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 69.53 MHz ( period = 14.382 ns )
From           : cicint:cic_Q|diff1[0]
To             : cicint:cic_Q|section_out6[19]
From Clock     : _125MHZ
To Clock       : _125MHZ
Failed Paths   : 2677

Type           : Clock Setup: 'C17'
Slack          : 2.061 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 168.38 MHz ( period = 5.939 ns )
From           : load[0]
To             : nCS~reg0
From Clock     : C17
To Clock       : C17
Failed Paths   : 0

Type           : Clock Setup: 'C8'
Slack          : 2.624 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : Restricted to 360.10 MHz ( period = 2.777 ns )
From           : ADC:ADC_SPI|bit_cnt[3]
To             : ADC:ADC_SPI|AIN5[3]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: '_10MHZ'
Slack          : 98.217 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : Restricted to 340.02 MHz ( period = 2.941 ns )
From           : ref_count[0]
To             : ref_2_5M
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: '_125MHZ'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : osc_2_5M
To             : osc_2_5M
From Clock     : _125MHZ
To Clock       : _125MHZ
Failed Paths   : 0

Type           : Clock Hold: '_10MHZ'
Slack          : 0.499 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : ref_count[2]
To             : ref_count[2]
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C8'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : CCdata[48]
To             : CCdata[48]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'C17'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : nCS~reg0
To             : nCS~reg0
From Clock     : C17
To Clock       : C17
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2677

--------------------------------------------------------------------------------------

