// Seed: 4012828884
module module_0;
  tri0 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_4 = 1;
  wire  id_5;
  uwire id_6 = 1 ? id_3 == id_1[1] - id_4 : 1 | 'd0;
  module_0();
endmodule
macromodule module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1 : 1] = id_2;
  module_0();
endmodule
