{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730851664327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730851664327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 16:07:44 2024 " "Processing started: Tue Nov  5 16:07:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730851664327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851664327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851664327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730851664784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730851664784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevSegDriver " "Found entity 1: SevSegDriver" {  } { { "sevenSegDriver.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/sevenSegDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672865 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter.bdf " "Can't analyze file -- file counter.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730851672871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smhclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file smhclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SMHClock " "Found entity 1: SMHClock" {  } { { "SMHClock.bdf" "" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/SMHClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondclk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secondclk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SecondCLK " "Found entity 1: SecondCLK" {  } { { "SecondCLK.bdf" "" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/SecondCLK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851672876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851672876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SMHClock " "Elaborating entity \"SMHClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730851672937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "SMHClock.bdf" "inst" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/SMHClock.bdf" { { 168 776 920 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync clock:inst\|sync:inst3 " "Elaborating entity \"sync\" for hierarchy \"clock:inst\|sync:inst3\"" {  } { { "clock.bdf" "inst3" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/clock.bdf" { { 312 928 1048 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator clock:inst\|comparator:inst4 " "Elaborating entity \"comparator\" for hierarchy \"clock:inst\|comparator:inst4\"" {  } { { "clock.bdf" "inst4" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/clock.bdf" { { 248 656 816 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock:inst\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"clock:inst\|counter:inst\"" {  } { { "clock.bdf" "inst" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/clock.bdf" { { 208 312 472 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730851672941 "|SMHClock|clock:inst3|counter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSegDriver clock:inst\|SevSegDriver:inst6 " "Elaborating entity \"SevSegDriver\" for hierarchy \"clock:inst\|SevSegDriver:inst6\"" {  } { { "clock.bdf" "inst6" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/clock.bdf" { { 0 904 1064 80 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser clock:inst\|parser:inst2 " "Elaborating entity \"parser\" for hierarchy \"clock:inst\|parser:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/clock.bdf" { { 56 664 816 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 parser.sv(10) " "Verilog HDL assignment warning at parser.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730851672943 "|SMHClock|clock:inst|parser:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(12) " "Verilog HDL assignment warning at parser.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730851672943 "|SMHClock|clock:inst|parser:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCLK SecondCLK:inst4 " "Elaborating entity \"SecondCLK\" for hierarchy \"SecondCLK:inst4\"" {  } { { "SMHClock.bdf" "inst4" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/SMHClock.bdf" { { 136 528 664 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator SecondCLK:inst4\|comparator:inst7 " "Elaborating entity \"comparator\" for hierarchy \"SecondCLK:inst4\|comparator:inst7\"" {  } { { "SecondCLK.bdf" "inst7" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/SecondCLK.bdf" { { 240 752 912 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter SecondCLK:inst4\|counter:inst4 " "Elaborating entity \"counter\" for hierarchy \"SecondCLK:inst4\|counter:inst4\"" {  } { { "SecondCLK.bdf" "inst4" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/SecondCLK.bdf" { { 200 408 568 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851672946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (26)" {  } { { "counter.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730851672946 "|SMHClock|SecondCLK:inst4|counter:inst4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:inst\|parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:inst\|parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730851673147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:inst\|parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:inst\|parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730851673147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:inst2\|parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:inst2\|parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730851673147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:inst2\|parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:inst2\|parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730851673147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:inst3\|parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:inst3\|parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730851673147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:inst3\|parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:inst3\|parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730851673147 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730851673147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:inst\|parser:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clock:inst\|parser:inst2\|lpm_divide:Mod0\"" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851673199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:inst\|parser:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"clock:inst\|parser:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673199 ""}  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730851673199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851673249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851673249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851673266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851673266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851673286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851673286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851673339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851673339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851673391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851673391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:inst\|parser:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"clock:inst\|parser:inst2\|lpm_divide:Div0\"" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851673401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:inst\|parser:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"clock:inst\|parser:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730851673401 ""}  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/parser.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730851673401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE 272/Lab5/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730851673453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851673453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730851673819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730851674481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730851674481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "501 " "Implemented 501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730851674537 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730851674537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "457 " "Implemented 457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730851674537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730851674537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730851674553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 16:07:54 2024 " "Processing ended: Tue Nov  5 16:07:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730851674553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730851674553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730851674553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730851674553 ""}
