\hypertarget{struct_l_d_d___s_d_h_c___t_card_caps}{}\section{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps Struct Reference}
\label{struct_l_d_d___s_d_h_c___t_card_caps}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}


{\ttfamily \#include $<$P\+E\+\_\+\+Types.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a79fc1f5a77986075f37dfc967fc7e839}{Data\+Widths}
\item 
uint8\+\_\+t \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a4af30c5df5445720a0da2f6abdcc9629}{Operations}
\item 
bool \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a382fb9e854ee58ba00f5e390345dad9c}{High\+Speed}
\item 
bool \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_aecde13a16eb437017641776270f9479c}{High\+Capacity}
\item 
bool \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a283a376bda2540641d83cde61d1e0188}{Low\+Voltage}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_access}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_ae5a39842e7b8c28f9246d3fc1b9a8f54}{Read}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_access}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_ad28c378a6b9edfbd726a8019d5c8be79}{Write}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_erase}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Erase} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_afc5bbe5bce7267f930d6e8501ac5d2ea}{Erase}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_write_protect}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Write\+Protect} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a32ecbbace3b435b1d70a57b09bf9662b}{Write\+Protect}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Card capabilities 

\subsection{Field Documentation}
\hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a79fc1f5a77986075f37dfc967fc7e839}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Data\+Widths@{Data\+Widths}}
\index{Data\+Widths@{Data\+Widths}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Data\+Widths}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Data\+Widths}\label{struct_l_d_d___s_d_h_c___t_card_caps_a79fc1f5a77986075f37dfc967fc7e839}
Bit mask of supported data bus widths \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_afc5bbe5bce7267f930d6e8501ac5d2ea}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Erase@{Erase}}
\index{Erase@{Erase}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Erase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Erase} L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Erase}\label{struct_l_d_d___s_d_h_c___t_card_caps_afc5bbe5bce7267f930d6e8501ac5d2ea}
Card data erasion capabilities \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_aecde13a16eb437017641776270f9479c}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!High\+Capacity@{High\+Capacity}}
\index{High\+Capacity@{High\+Capacity}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{High\+Capacity}]{\setlength{\rightskip}{0pt plus 5cm}bool L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+High\+Capacity}\label{struct_l_d_d___s_d_h_c___t_card_caps_aecde13a16eb437017641776270f9479c}
Indicates whether the card requires block addressing instead of byte addressing \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a382fb9e854ee58ba00f5e390345dad9c}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!High\+Speed@{High\+Speed}}
\index{High\+Speed@{High\+Speed}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{High\+Speed}]{\setlength{\rightskip}{0pt plus 5cm}bool L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+High\+Speed}\label{struct_l_d_d___s_d_h_c___t_card_caps_a382fb9e854ee58ba00f5e390345dad9c}
Indicates whether the card supports high clock configuration (S\+D bus clock frequency higher than about 25\+M\+Hz) \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a283a376bda2540641d83cde61d1e0188}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Low\+Voltage@{Low\+Voltage}}
\index{Low\+Voltage@{Low\+Voltage}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Low\+Voltage}]{\setlength{\rightskip}{0pt plus 5cm}bool L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Low\+Voltage}\label{struct_l_d_d___s_d_h_c___t_card_caps_a283a376bda2540641d83cde61d1e0188}
Indicates whether the card supports the host\textquotesingle{}s low voltage range \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a4af30c5df5445720a0da2f6abdcc9629}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Operations@{Operations}}
\index{Operations@{Operations}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Operations}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Operations}\label{struct_l_d_d___s_d_h_c___t_card_caps_a4af30c5df5445720a0da2f6abdcc9629}
Bit mask of supported operations \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_ae5a39842e7b8c28f9246d3fc1b9a8f54}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Read@{Read}}
\index{Read@{Read}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Read}\label{struct_l_d_d___s_d_h_c___t_card_caps_ae5a39842e7b8c28f9246d3fc1b9a8f54}
Card data read access capabilities \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_ad28c378a6b9edfbd726a8019d5c8be79}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Write@{Write}}
\index{Write@{Write}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Write}\label{struct_l_d_d___s_d_h_c___t_card_caps_ad28c378a6b9edfbd726a8019d5c8be79}
Card data write access capabilities \hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a32ecbbace3b435b1d70a57b09bf9662b}{}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Write\+Protect@{Write\+Protect}}
\index{Write\+Protect@{Write\+Protect}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection[{Write\+Protect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Write\+Protect} L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+::\+Write\+Protect}\label{struct_l_d_d___s_d_h_c___t_card_caps_a32ecbbace3b435b1d70a57b09bf9662b}
Write protection properties 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Generated\+\_\+\+Code/\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}\end{DoxyCompactItemize}
