#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63808d4401d0 .scope module, "tb_5d_pipe" "tb_5d_pipe" 2 3;
 .timescale -9 -12;
P_0x63808d44ce60 .param/l "ANGLE_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x63808d44cea0 .param/l "CLOCK_PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
P_0x63808d44cee0 .param/l "CORDIC_STAGES" 0 2 7, +C4<00000000000000000000000000010000>;
P_0x63808d44cf20 .param/l "CORDIC_WIDTH" 0 2 6, +C4<00000000000000000000000000100110>;
P_0x63808d44cf60 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x63808d44cfa0 .param/l "DIMENSIONS" 0 2 4, +C4<00000000000000000000000000000101>;
v0x63808d51d800_0 .net "W_out", 159 0, v0x63808d51a900_0;  1 drivers
v0x63808d51d910_0 .var "clk", 0 0;
v0x63808d51d9b0_0 .net "cordic_nrst", 0 0, v0x63808d51ab80_0;  1 drivers
v0x63808d51da80_0 .net "cordic_rot1_opvld", 0 0, L_0x63808d547840;  1 drivers
v0x63808d51db20_0 .net/s "cordic_rot1_xout", 31 0, L_0x63808d547730;  1 drivers
v0x63808d51dc50_0 .net/s "cordic_rot1_yout", 31 0, L_0x63808d5477d0;  1 drivers
v0x63808d51dd80_0 .net/s "cordic_vec_angle_out", 15 0, v0x63808d4e2960_0;  1 drivers
v0x63808d51de40_0 .net "cordic_vec_microRot_out", 15 0, L_0x63808d54e450;  1 drivers
v0x63808d51df00_0 .net "cordic_vec_microRot_out_start", 0 0, v0x63808d1910e0_0;  1 drivers
v0x63808d51e030_0 .net "cordic_vec_opvld", 0 0, L_0x63808d54fff0;  1 drivers
v0x63808d51e160_0 .net "cordic_vec_quad_out", 1 0, L_0x63808d54c110;  1 drivers
v0x63808d51e220_0 .net/s "cordic_vec_xout", 31 0, L_0x63808d54fe70;  1 drivers
v0x63808d51e370_0 .var/i "cycle_count", 31 0;
v0x63808d51e450_0 .net "done", 0 0, L_0x63808d531d80;  1 drivers
v0x63808d51e4f0_0 .var/i "end_cycle", 31 0;
v0x63808d51e5b0_0 .net "ica_cordic_rot1_angle_microRot_n", 0 0, v0x63808d51b600_0;  1 drivers
v0x63808d51e650_0 .net "ica_cordic_rot1_en", 0 0, v0x63808d51b6a0_0;  1 drivers
v0x63808d51e6f0_0 .net "ica_cordic_rot1_microRot_ext_vld", 0 0, v0x63808d51b770_0;  1 drivers
v0x63808d51e790_0 .net "ica_cordic_rot1_microRot_in", 15 0, v0x63808d51b840_0;  1 drivers
v0x63808d51e850_0 .net "ica_cordic_rot1_quad_in", 1 0, v0x63808d51b910_0;  1 drivers
v0x63808d51e910_0 .net/s "ica_cordic_rot1_xin", 31 0, v0x63808d51b9e0_0;  1 drivers
v0x63808d51e9d0_0 .net/s "ica_cordic_rot1_yin", 31 0, v0x63808d51bab0_0;  1 drivers
v0x63808d51ea90_0 .net "ica_cordic_vec_angle_calc_en", 0 0, v0x63808d51bb80_0;  1 drivers
v0x63808d51eb30_0 .net "ica_cordic_vec_en", 0 0, v0x63808d51bc50_0;  1 drivers
v0x63808d51ebd0_0 .net/s "ica_cordic_vec_xin", 31 0, v0x63808d51bd20_0;  1 drivers
v0x63808d51ece0_0 .net/s "ica_cordic_vec_yin", 31 0, v0x63808d51bdf0_0;  1 drivers
v0x63808d51edf0_0 .var "nreset", 0 0;
v0x63808d51ee90_0 .var "scica_stage_in", 1 0;
v0x63808d51ef30_0 .var "start", 0 0;
v0x63808d51efd0_0 .var/i "start_cycle", 31 0;
v0x63808d51f070_0 .var "w_in", 159 0;
E_0x63808d147fa0 .event anyedge, v0x63808d51b540_0;
S_0x63808d4556f0 .scope module, "cordic_wrapper" "SCICA_CORDIC_wrapper" 2 231, 3 22 0, S_0x63808d4401d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 2 "scica_stage_in";
    .port_info 3 /INPUT 1 "evd_cordic_vec_en";
    .port_info 4 /INPUT 32 "evd_cordic_vec_xin";
    .port_info 5 /INPUT 32 "evd_cordic_vec_yin";
    .port_info 6 /INPUT 1 "evd_cordic_vec_angle_calc_en";
    .port_info 7 /INPUT 1 "evd_cordic_rot1_en";
    .port_info 8 /INPUT 32 "evd_cordic_rot1_xin";
    .port_info 9 /INPUT 32 "evd_cordic_rot1_yin";
    .port_info 10 /INPUT 1 "evd_cordic_rot1_angle_microRot_n";
    .port_info 11 /INPUT 16 "evd_cordic_rot1_angle_in";
    .port_info 12 /INPUT 1 "evd_cordic_rot2_en";
    .port_info 13 /INPUT 32 "evd_cordic_rot2_xin";
    .port_info 14 /INPUT 32 "evd_cordic_rot2_yin";
    .port_info 15 /INPUT 1 "evd_cordic_rot2_angle_microRot_n";
    .port_info 16 /INPUT 1 "ica_cordic_vec_en";
    .port_info 17 /INPUT 32 "ica_cordic_vec_xin";
    .port_info 18 /INPUT 32 "ica_cordic_vec_yin";
    .port_info 19 /INPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 20 /INPUT 1 "ica_cordic_rot1_en";
    .port_info 21 /INPUT 32 "ica_cordic_rot1_xin";
    .port_info 22 /INPUT 32 "ica_cordic_rot1_yin";
    .port_info 23 /INPUT 16 "ica_cordic_rot1_angle_in";
    .port_info 24 /INPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 25 /INPUT 16 "ica_cordic_rot1_microRot_ext_in";
    .port_info 26 /INPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 27 /INPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 28 /INPUT 1 "ica_cordic_rot2_en";
    .port_info 29 /INPUT 32 "ica_cordic_rot2_xin";
    .port_info 30 /INPUT 32 "ica_cordic_rot2_yin";
    .port_info 31 /INPUT 2 "ica_cordic_rot2_quad_in";
    .port_info 32 /INPUT 16 "ica_cordic_rot2_microRot_in";
    .port_info 33 /INPUT 1 "fft_cordic_rot_en";
    .port_info 34 /INPUT 32 "fft_cordic_rot_xin";
    .port_info 35 /INPUT 32 "fft_cordic_rot_yin";
    .port_info 36 /INPUT 16 "fft_cordic_rot_angle_in";
    .port_info 37 /INPUT 1 "kmeans_cordic_vec_en";
    .port_info 38 /INPUT 32 "kmeans_cordic_vec_xin";
    .port_info 39 /INPUT 32 "kmeans_cordic_vec_yin";
    .port_info 40 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 41 /OUTPUT 32 "cordic_vec_xout";
    .port_info 42 /OUTPUT 16 "cordic_vec_microRot_out";
    .port_info 43 /OUTPUT 2 "cordic_vec_quad_out";
    .port_info 44 /OUTPUT 1 "cordic_vec_microRot_out_start";
    .port_info 45 /OUTPUT 16 "cordic_vec_angle_out";
    .port_info 46 /OUTPUT 1 "cordic_rot1_opvld";
    .port_info 47 /OUTPUT 32 "cordic_rot1_xout";
    .port_info 48 /OUTPUT 32 "cordic_rot1_yout";
    .port_info 49 /OUTPUT 1 "cordic_rot2_opvld";
    .port_info 50 /OUTPUT 32 "cordic_rot2_xout";
    .port_info 51 /OUTPUT 32 "cordic_rot2_yout";
P_0x63808d4c0b20 .param/l "ANGLE_WIDTH" 0 3 25, +C4<00000000000000000000000000010000>;
P_0x63808d4c0b60 .param/l "CORDIC_STAGES" 0 3 26, +C4<00000000000000000000000000010000>;
P_0x63808d4c0ba0 .param/l "CORDIC_WIDTH" 0 3 24, +C4<00000000000000000000000000100110>;
P_0x63808d4c0be0 .param/l "DATA_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
v0x63808d515330_0 .net "clk", 0 0, v0x63808d51d910_0;  1 drivers
v0x63808d5153f0_0 .var/s "cordic_rot1_angle_in", 15 0;
v0x63808d5154b0_0 .var "cordic_rot1_angle_microRot_n", 0 0;
v0x63808d515550_0 .var "cordic_rot1_en", 0 0;
v0x63808d5155f0_0 .var "cordic_rot1_microRot_ext_in", 15 0;
v0x63808d515690_0 .var "cordic_rot1_microRot_ext_vld", 0 0;
v0x63808d515760_0 .net "cordic_rot1_opvld", 0 0, L_0x63808d547840;  alias, 1 drivers
v0x63808d515850_0 .var "cordic_rot1_quad_in", 1 0;
v0x63808d5158f0_0 .var/s "cordic_rot1_xin", 31 0;
v0x63808d515a20_0 .net/s "cordic_rot1_xout", 31 0, L_0x63808d547730;  alias, 1 drivers
v0x63808d515ac0_0 .var/s "cordic_rot1_yin", 31 0;
v0x63808d515b80_0 .net/s "cordic_rot1_yout", 31 0, L_0x63808d5477d0;  alias, 1 drivers
v0x63808d515c90_0 .var/s "cordic_rot2_angle_in", 15 0;
v0x63808d515da0_0 .var "cordic_rot2_angle_microRot_n", 0 0;
v0x63808d515e40_0 .var "cordic_rot2_en", 0 0;
v0x63808d515f70_0 .var "cordic_rot2_microRot_in", 15 0;
v0x63808d516030_0 .net "cordic_rot2_opvld", 0 0, L_0x63808d55d3d0;  1 drivers
v0x63808d5160d0_0 .var "cordic_rot2_quad_in", 1 0;
v0x63808d5161c0_0 .var/s "cordic_rot2_xin", 31 0;
v0x63808d5162d0_0 .net/s "cordic_rot2_xout", 31 0, L_0x63808d55d220;  1 drivers
v0x63808d516390_0 .var/s "cordic_rot2_yin", 31 0;
v0x63808d516480_0 .net/s "cordic_rot2_yout", 31 0, L_0x63808d55d310;  1 drivers
v0x63808d516540_0 .var "cordic_vec_angle_calc_en", 0 0;
v0x63808d516630_0 .net/s "cordic_vec_angle_out", 15 0, v0x63808d4e2960_0;  alias, 1 drivers
v0x63808d5166d0_0 .var "cordic_vec_en", 0 0;
v0x63808d516770_0 .net "cordic_vec_microRot_out", 15 0, L_0x63808d54e450;  alias, 1 drivers
v0x63808d516830_0 .net "cordic_vec_microRot_out_start", 0 0, v0x63808d1910e0_0;  alias, 1 drivers
v0x63808d5168d0_0 .net "cordic_vec_opvld", 0 0, L_0x63808d54fff0;  alias, 1 drivers
v0x63808d516970_0 .net "cordic_vec_quad_out", 1 0, L_0x63808d54c110;  alias, 1 drivers
v0x63808d516ac0_0 .var/s "cordic_vec_xin", 31 0;
v0x63808d516b80_0 .net/s "cordic_vec_xout", 31 0, L_0x63808d54fe70;  alias, 1 drivers
v0x63808d516c40_0 .var/s "cordic_vec_yin", 31 0;
L_0x7b893289dac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d516d00_0 .net/s "evd_cordic_rot1_angle_in", 15 0, L_0x7b893289dac8;  1 drivers
L_0x7b893289da80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d516ff0_0 .net "evd_cordic_rot1_angle_microRot_n", 0 0, L_0x7b893289da80;  1 drivers
L_0x7b893289d9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d5170b0_0 .net "evd_cordic_rot1_en", 0 0, L_0x7b893289d9a8;  1 drivers
L_0x7b893289d9f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d517170_0 .net/s "evd_cordic_rot1_xin", 31 0, L_0x7b893289d9f0;  1 drivers
L_0x7b893289da38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d517250_0 .net/s "evd_cordic_rot1_yin", 31 0, L_0x7b893289da38;  1 drivers
L_0x7b893289dbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d517330_0 .net "evd_cordic_rot2_angle_microRot_n", 0 0, L_0x7b893289dbe8;  1 drivers
L_0x7b893289db10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d5173f0_0 .net "evd_cordic_rot2_en", 0 0, L_0x7b893289db10;  1 drivers
L_0x7b893289db58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d5174b0_0 .net/s "evd_cordic_rot2_xin", 31 0, L_0x7b893289db58;  1 drivers
L_0x7b893289dba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d517590_0 .net/s "evd_cordic_rot2_yin", 31 0, L_0x7b893289dba0;  1 drivers
L_0x7b893289d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d517670_0 .net "evd_cordic_vec_angle_calc_en", 0 0, L_0x7b893289d960;  1 drivers
L_0x7b893289d888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d517730_0 .net "evd_cordic_vec_en", 0 0, L_0x7b893289d888;  1 drivers
L_0x7b893289d8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d5177f0_0 .net/s "evd_cordic_vec_xin", 31 0, L_0x7b893289d8d0;  1 drivers
L_0x7b893289d918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d5178d0_0 .net/s "evd_cordic_vec_yin", 31 0, L_0x7b893289d918;  1 drivers
L_0x7b893289deb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d5179b0_0 .net/s "fft_cordic_rot_angle_in", 15 0, L_0x7b893289deb8;  1 drivers
L_0x7b893289dde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d517a90_0 .net "fft_cordic_rot_en", 0 0, L_0x7b893289dde0;  1 drivers
L_0x7b893289de28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d517b50_0 .net/s "fft_cordic_rot_xin", 31 0, L_0x7b893289de28;  1 drivers
L_0x7b893289de70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d517c30_0 .net/s "fft_cordic_rot_yin", 31 0, L_0x7b893289de70;  1 drivers
L_0x7b893289dc30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d517d10_0 .net/s "ica_cordic_rot1_angle_in", 15 0, L_0x7b893289dc30;  1 drivers
v0x63808d517df0_0 .net "ica_cordic_rot1_angle_microRot_n", 0 0, v0x63808d51b600_0;  alias, 1 drivers
v0x63808d517eb0_0 .net "ica_cordic_rot1_en", 0 0, v0x63808d51b6a0_0;  alias, 1 drivers
v0x63808d517f70_0 .net "ica_cordic_rot1_microRot_ext_in", 15 0, v0x63808d51b840_0;  alias, 1 drivers
v0x63808d518050_0 .net "ica_cordic_rot1_microRot_ext_vld", 0 0, v0x63808d51b770_0;  alias, 1 drivers
v0x63808d518110_0 .net "ica_cordic_rot1_quad_in", 1 0, v0x63808d51b910_0;  alias, 1 drivers
v0x63808d5181f0_0 .net/s "ica_cordic_rot1_xin", 31 0, v0x63808d51b9e0_0;  alias, 1 drivers
v0x63808d5182d0_0 .net/s "ica_cordic_rot1_yin", 31 0, v0x63808d51bab0_0;  alias, 1 drivers
L_0x7b893289dc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d5183b0_0 .net "ica_cordic_rot2_en", 0 0, L_0x7b893289dc78;  1 drivers
L_0x7b893289dd98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d518470_0 .net "ica_cordic_rot2_microRot_in", 15 0, L_0x7b893289dd98;  1 drivers
L_0x7b893289dd50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d518550_0 .net "ica_cordic_rot2_quad_in", 1 0, L_0x7b893289dd50;  1 drivers
L_0x7b893289dcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d518630_0 .net/s "ica_cordic_rot2_xin", 31 0, L_0x7b893289dcc0;  1 drivers
L_0x7b893289dd08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d518710_0 .net/s "ica_cordic_rot2_yin", 31 0, L_0x7b893289dd08;  1 drivers
v0x63808d5187f0_0 .net "ica_cordic_vec_angle_calc_en", 0 0, v0x63808d51bb80_0;  alias, 1 drivers
v0x63808d5188b0_0 .net "ica_cordic_vec_en", 0 0, v0x63808d51bc50_0;  alias, 1 drivers
v0x63808d518970_0 .net/s "ica_cordic_vec_xin", 31 0, v0x63808d51bd20_0;  alias, 1 drivers
v0x63808d518e60_0 .net/s "ica_cordic_vec_yin", 31 0, v0x63808d51bdf0_0;  alias, 1 drivers
L_0x7b893289df00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d518f40_0 .net "kmeans_cordic_vec_en", 0 0, L_0x7b893289df00;  1 drivers
L_0x7b893289df48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d519000_0 .net/s "kmeans_cordic_vec_xin", 31 0, L_0x7b893289df48;  1 drivers
L_0x7b893289df90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d5190e0_0 .net/s "kmeans_cordic_vec_yin", 31 0, L_0x7b893289df90;  1 drivers
v0x63808d5191c0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d519260_0 .net "scica_stage_in", 1 0, v0x63808d51ee90_0;  1 drivers
S_0x63808d2b9fd0 .scope module, "CORDIC1" "CORDIC_doubly_pipe_top" 3 280, 4 26 0, S_0x63808d4556f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 32 "cordic_vec_xin";
    .port_info 4 /INPUT 32 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 32 "cordic_rot_xin";
    .port_info 8 /INPUT 32 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 32 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 32 "cordic_rot_xout";
    .port_info 22 /OUTPUT 32 "cordic_rot_yout";
P_0x63808d3d1600 .param/l "ANGLE_WIDTH" 0 4 29, +C4<00000000000000000000000000010000>;
P_0x63808d3d1640 .param/l "CORDIC_STAGES" 0 4 30, +C4<00000000000000000000000000010000>;
P_0x63808d3d1680 .param/l "CORDIC_WIDTH" 0 4 28, +C4<00000000000000000000000000100110>;
P_0x63808d3d16c0 .param/l "DATA_WIDTH" 0 4 27, +C4<00000000000000000000000000100000>;
v0x63808d4f0580_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f0640_0 .net/s "cordic_rot_angle_in", 15 0, v0x63808d5153f0_0;  1 drivers
v0x63808d4f0750_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x63808d5154b0_0;  1 drivers
v0x63808d4f07f0_0 .net "cordic_rot_en", 0 0, v0x63808d515550_0;  1 drivers
v0x63808d4f0890_0 .net "cordic_rot_microRot", 15 0, L_0x63808d538fd0;  1 drivers
v0x63808d4f0980_0 .net "cordic_rot_microRot_ext_in", 15 0, v0x63808d5155f0_0;  1 drivers
v0x63808d4f0a60_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x63808d4f0b40_0 .net "cordic_rot_microRot_ext_vld", 0 0, v0x63808d515690_0;  1 drivers
v0x63808d4f0c00_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x63808d4f0d70_0 .net "cordic_rot_opvld", 0 0, L_0x63808d547840;  alias, 1 drivers
v0x63808d4f0e10_0 .net "cordic_rot_quad_in", 1 0, v0x63808d515850_0;  1 drivers
v0x63808d4f0ed0_0 .net/s "cordic_rot_xin", 31 0, v0x63808d5158f0_0;  1 drivers
v0x63808d4f0f90_0 .net/s "cordic_rot_xout", 31 0, L_0x63808d547730;  alias, 1 drivers
v0x63808d4f1050_0 .net/s "cordic_rot_yin", 31 0, v0x63808d515ac0_0;  1 drivers
v0x63808d4f1140_0 .net/s "cordic_rot_yout", 31 0, L_0x63808d5477d0;  alias, 1 drivers
v0x63808d4f1200_0 .net "cordic_vec_angle_calc_en", 0 0, v0x63808d516540_0;  1 drivers
v0x63808d4f12a0_0 .net "cordic_vec_en", 0 0, v0x63808d5166d0_0;  1 drivers
v0x63808d4f1450_0 .net "cordic_vec_opvld", 0 0, L_0x63808d54fff0;  alias, 1 drivers
v0x63808d4f14f0_0 .net/s "cordic_vec_xin", 31 0, v0x63808d516ac0_0;  1 drivers
v0x63808d4f15e0_0 .net/s "cordic_vec_xout", 31 0, L_0x63808d54fe70;  alias, 1 drivers
v0x63808d4f1680_0 .net/s "cordic_vec_yin", 31 0, v0x63808d516c40_0;  1 drivers
v0x63808d4f1770_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f1810_0 .net "rot_quad", 1 0, L_0x63808d539e20;  1 drivers
v0x63808d4f1900_0 .net/s "vec_angle_out", 15 0, v0x63808d4e2960_0;  alias, 1 drivers
v0x63808d4f1a10_0 .net "vec_microRot_dir", 15 0, L_0x63808d54e450;  alias, 1 drivers
v0x63808d4f1b20_0 .net "vec_microRot_out_start", 0 0, v0x63808d1910e0_0;  alias, 1 drivers
v0x63808d4f1c10_0 .net "vec_quad", 1 0, L_0x63808d54c110;  alias, 1 drivers
L_0x63808d532180 .part v0x63808d5155f0_0, 0, 1;
L_0x63808d532270 .part L_0x63808d54e450, 0, 1;
L_0x63808d5324a0 .part v0x63808d4f0c00_0, 0, 1;
L_0x63808d532770 .part v0x63808d5155f0_0, 1, 1;
L_0x63808d532840 .part L_0x63808d54e450, 1, 1;
L_0x63808d532aa0 .part v0x63808d4f0c00_0, 1, 1;
L_0x63808d532e40 .part v0x63808d5155f0_0, 2, 1;
L_0x63808d532f70 .part L_0x63808d54e450, 2, 1;
L_0x63808d5332b0 .part v0x63808d4f0c00_0, 2, 1;
L_0x63808d533580 .part v0x63808d5155f0_0, 3, 1;
L_0x63808d533680 .part L_0x63808d54e450, 3, 1;
L_0x63808d533860 .part v0x63808d4f0c00_0, 3, 1;
L_0x63808d533b90 .part v0x63808d5155f0_0, 4, 1;
L_0x63808d533c30 .part L_0x63808d54e450, 4, 1;
L_0x63808d533f10 .part v0x63808d4f0c00_0, 4, 1;
L_0x63808d5341e0 .part v0x63808d5155f0_0, 5, 1;
L_0x63808d534310 .part L_0x63808d54e450, 5, 1;
L_0x63808d534570 .part v0x63808d4f0c00_0, 5, 1;
L_0x63808d5349f0 .part v0x63808d5155f0_0, 6, 1;
L_0x63808d534ba0 .part L_0x63808d54e450, 6, 1;
L_0x63808d534e10 .part v0x63808d4f0c00_0, 6, 1;
L_0x63808d5350e0 .part v0x63808d5155f0_0, 7, 1;
L_0x63808d535240 .part L_0x63808d54e450, 7, 1;
L_0x63808d5354a0 .part v0x63808d4f0c00_0, 7, 1;
L_0x63808d535950 .part v0x63808d5155f0_0, 8, 1;
L_0x63808d5359f0 .part L_0x63808d54e450, 8, 1;
L_0x63808d535d30 .part v0x63808d4f0c00_0, 8, 1;
L_0x63808d536000 .part v0x63808d5155f0_0, 9, 1;
L_0x63808d536190 .part L_0x63808d54e450, 9, 1;
L_0x63808d5363f0 .part v0x63808d4f0c00_0, 9, 1;
L_0x63808d5367c0 .part v0x63808d5155f0_0, 10, 1;
L_0x63808d536860 .part L_0x63808d54e450, 10, 1;
L_0x63808d536de0 .part v0x63808d4f0c00_0, 10, 1;
L_0x63808d5370b0 .part v0x63808d5155f0_0, 11, 1;
L_0x63808d537270 .part L_0x63808d54e450, 11, 1;
L_0x63808d5374d0 .part v0x63808d4f0c00_0, 11, 1;
L_0x63808d5377e0 .part v0x63808d5155f0_0, 12, 1;
L_0x63808d537880 .part L_0x63808d54e450, 12, 1;
L_0x63808d537bf0 .part v0x63808d4f0c00_0, 12, 1;
L_0x63808d537ec0 .part v0x63808d5155f0_0, 13, 1;
L_0x63808d5380b0 .part L_0x63808d54e450, 13, 1;
L_0x63808d538310 .part v0x63808d4f0c00_0, 13, 1;
L_0x63808d538950 .part v0x63808d5155f0_0, 14, 1;
L_0x63808d538c00 .part L_0x63808d54e450, 14, 1;
LS_0x63808d538fd0_0_0 .concat8 [ 1 1 1 1], L_0x63808d532310, L_0x63808d5328e0, L_0x63808d533170, L_0x63808d533720;
LS_0x63808d538fd0_0_4 .concat8 [ 1 1 1 1], L_0x63808d533d50, L_0x63808d5343b0, L_0x63808d534610, L_0x63808d5352e0;
LS_0x63808d538fd0_0_8 .concat8 [ 1 1 1 1], L_0x63808d535b70, L_0x63808d536230, L_0x63808d536c20, L_0x63808d537310;
LS_0x63808d538fd0_0_12 .concat8 [ 1 1 1 1], L_0x63808d537a60, L_0x63808d538150, L_0x63808d538e10, L_0x63808d539c40;
L_0x63808d538fd0 .concat8 [ 4 4 4 4], LS_0x63808d538fd0_0_0, LS_0x63808d538fd0_0_4, LS_0x63808d538fd0_0_8, LS_0x63808d538fd0_0_12;
L_0x63808d539520 .part v0x63808d4f0c00_0, 14, 1;
L_0x63808d539970 .part v0x63808d5155f0_0, 15, 1;
L_0x63808d539a10 .part L_0x63808d54e450, 15, 1;
L_0x63808d539e20 .functor MUXZ 2, L_0x63808d54c110, v0x63808d515850_0, v0x63808d515690_0, C4<>;
S_0x63808d448a30 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 4 99, 5 21 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 32 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x63808d3ccbb0 .param/l "ANGLE_WIDTH" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x63808d3ccbf0 .param/l "CORDIC_STAGES" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x63808d3ccc30 .param/l "CORDIC_WIDTH" 0 5 23, +C4<00000000000000000000000000100110>;
P_0x63808d3ccc70 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000100000>;
L_0x63808d5408b0 .functor BUFZ 38, L_0x63808d53ea10, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x63808d34cfd0 .functor BUFZ 38, L_0x63808d53eb00, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x63808d545830 .functor BUFZ 1, v0x63808d515550_0, C4<0>, C4<0>, C4<0>;
L_0x63808d547730 .functor BUFZ 32, v0x63808d3e9df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63808d5477d0 .functor BUFZ 32, v0x63808d3e51c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63808d547840 .functor BUFZ 1, v0x63808d3ee810_0, C4<0>, C4<0>, C4<0>;
v0x63808d3d7020_0 .net *"_ivl_143", 37 0, L_0x63808d5408b0;  1 drivers
v0x63808d3d2880_0 .net *"_ivl_147", 37 0, L_0x63808d34cfd0;  1 drivers
v0x63808d3d25d0_0 .net *"_ivl_151", 0 0, L_0x63808d545830;  1 drivers
v0x63808d3cde30_0 .net/s "angle", 15 0, v0x63808d4c6580_0;  1 drivers
v0x63808d3cdb80_0 .net/s "angle_in", 15 0, v0x63808d5153f0_0;  alias, 1 drivers
v0x63808d3c93a0_0 .net "angle_microRot_n", 0 0, v0x63808d5154b0_0;  alias, 1 drivers
v0x63808d3c90f0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3c9190_0 .net "downscale_vld", 0 0, v0x63808d3ee810_0;  1 drivers
v0x63808d3c8170_0 .net "enable", 15 0, L_0x63808d546750;  1 drivers
v0x63808d3c8210_0 .net "enable_in", 0 0, v0x63808d515550_0;  alias, 1 drivers
v0x63808d2bd2b0_0 .net "microRot_dir", 15 0, L_0x63808d544ad0;  1 drivers
v0x63808d3c38c0_0 .net "microRot_dir_in", 15 0, L_0x63808d538fd0;  alias, 1 drivers
v0x63808d37e230_0 .net "micro_rot_quadChk_out", 15 0, L_0x63808d533900;  1 drivers
v0x63808d37e2d0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d379df0_0 .net "output_valid_o", 0 0, L_0x63808d547840;  alias, 1 drivers
v0x63808d3c1e90_0 .net "quad_in", 1 0, L_0x63808d539e20;  alias, 1 drivers
v0x63808d3c1ba0_0 .net "rot_LastStage_opvld", 0 0, v0x63808d4ba990_0;  1 drivers
v0x63808d3c1c40_0 .net "rot_active_o", 0 0, v0x63808d44d880_0;  1 drivers
v0x63808d43c600_0 .net/s "rot_lastStage_xout", 37 0, v0x63808d4bb600_0;  1 drivers
v0x63808d440a30_0 .net/s "rot_lastStage_yout", 37 0, v0x63808d4bbd80_0;  1 drivers
v0x63808d444e60_0 .net "rot_stage_xin", 607 0, L_0x63808d545ef0;  1 drivers
v0x63808d449290_0 .net "rot_stage_yin", 607 0, L_0x63808d5461f0;  1 drivers
v0x63808d44d6c0_0 .net/s "x_downscale", 31 0, v0x63808d3e9df0_0;  1 drivers
v0x63808d44d780_0 .net/s "x_in", 31 0, v0x63808d5158f0_0;  alias, 1 drivers
v0x63808d433d40_0 .net/s "x_out", 31 0, L_0x63808d547730;  alias, 1 drivers
v0x63808d433e00_0 .net/s "x_quadChk_out", 31 0, v0x63808d3e97e0_0;  1 drivers
v0x63808d312050_0 .net/s "x_scaled_out", 37 0, v0x63808d3dba70_0;  1 drivers
v0x63808d455380_0 .net/s "x_upscaled", 37 0, L_0x63808d53ea10;  1 drivers
v0x63808d455440_0 .net/s "y_downscale", 31 0, v0x63808d3e51c0_0;  1 drivers
v0x63808d4597d0_0 .net/s "y_in", 31 0, v0x63808d515ac0_0;  alias, 1 drivers
v0x63808d4b94c0_0 .net/s "y_out", 31 0, L_0x63808d5477d0;  alias, 1 drivers
v0x63808d4b9580_0 .net/s "y_quadChk_out", 31 0, v0x63808d3f2c80_0;  1 drivers
v0x63808d313780_0 .net/s "y_scaled_out", 37 0, v0x63808d3d7370_0;  1 drivers
v0x63808d313820_0 .net/s "y_upscaled", 37 0, L_0x63808d53eb00;  1 drivers
L_0x63808d539f10 .part L_0x63808d546750, 1, 1;
L_0x63808d539fb0 .part L_0x63808d545ef0, 38, 38;
L_0x63808d53a050 .part L_0x63808d5461f0, 38, 38;
L_0x63808d53a0f0 .part L_0x63808d544ad0, 1, 1;
L_0x63808d53a1e0 .part L_0x63808d546750, 2, 1;
L_0x63808d53a2d0 .part L_0x63808d545ef0, 76, 38;
L_0x63808d53a400 .part L_0x63808d5461f0, 76, 38;
L_0x63808d53a4f0 .part L_0x63808d544ad0, 2, 1;
L_0x63808d53a5e0 .part L_0x63808d546750, 3, 1;
L_0x63808d53a680 .part L_0x63808d545ef0, 114, 38;
L_0x63808d53a780 .part L_0x63808d5461f0, 114, 38;
L_0x63808d53a820 .part L_0x63808d544ad0, 3, 1;
L_0x63808d53a930 .part L_0x63808d546750, 4, 1;
L_0x63808d53a9d0 .part L_0x63808d545ef0, 152, 38;
L_0x63808d53aaf0 .part L_0x63808d5461f0, 152, 38;
L_0x63808d53ab90 .part L_0x63808d544ad0, 4, 1;
L_0x63808d53acc0 .part L_0x63808d546750, 5, 1;
L_0x63808d53ad60 .part L_0x63808d545ef0, 190, 38;
L_0x63808d53aea0 .part L_0x63808d5461f0, 190, 38;
L_0x63808d53af40 .part L_0x63808d544ad0, 5, 1;
L_0x63808d53ae00 .part L_0x63808d546750, 6, 1;
L_0x63808d53b090 .part L_0x63808d545ef0, 228, 38;
L_0x63808d53b1f0 .part L_0x63808d5461f0, 228, 38;
L_0x63808d53b2c0 .part L_0x63808d544ad0, 6, 1;
L_0x63808d53b460 .part L_0x63808d546750, 7, 1;
L_0x63808d53b530 .part L_0x63808d545ef0, 266, 38;
L_0x63808d53b6e0 .part L_0x63808d5461f0, 266, 38;
L_0x63808d53b7b0 .part L_0x63808d544ad0, 7, 1;
L_0x63808d53b970 .part L_0x63808d546750, 8, 1;
L_0x63808d53ba40 .part L_0x63808d545ef0, 304, 38;
L_0x63808d53bc10 .part L_0x63808d5461f0, 304, 38;
L_0x63808d53bdf0 .part L_0x63808d544ad0, 8, 1;
L_0x63808d53bfd0 .part L_0x63808d546750, 9, 1;
L_0x63808d53c0a0 .part L_0x63808d545ef0, 342, 38;
L_0x63808d53c290 .part L_0x63808d5461f0, 342, 38;
L_0x63808d53c360 .part L_0x63808d544ad0, 9, 1;
L_0x63808d53c170 .part L_0x63808d546750, 10, 1;
L_0x63808d53c560 .part L_0x63808d545ef0, 380, 38;
L_0x63808d53c740 .part L_0x63808d5461f0, 380, 38;
L_0x63808d53c810 .part L_0x63808d544ad0, 10, 1;
L_0x63808d53c600 .part L_0x63808d546750, 11, 1;
L_0x63808d53ca30 .part L_0x63808d545ef0, 418, 38;
L_0x63808d53cc30 .part L_0x63808d5461f0, 418, 38;
L_0x63808d53ccd0 .part L_0x63808d544ad0, 11, 1;
L_0x63808d53cf10 .part L_0x63808d546750, 12, 1;
L_0x63808d53cfe0 .part L_0x63808d545ef0, 456, 38;
L_0x63808d53d230 .part L_0x63808d5461f0, 456, 38;
L_0x63808d53d300 .part L_0x63808d544ad0, 12, 1;
L_0x63808d53d560 .part L_0x63808d546750, 13, 1;
L_0x63808d53d630 .part L_0x63808d545ef0, 494, 38;
L_0x63808d53d8a0 .part L_0x63808d5461f0, 494, 38;
L_0x63808d53d970 .part L_0x63808d544ad0, 13, 1;
L_0x63808d53dbf0 .part L_0x63808d546750, 14, 1;
L_0x63808d53dcc0 .part L_0x63808d545ef0, 532, 38;
L_0x63808d53df50 .part L_0x63808d5461f0, 532, 38;
L_0x63808d53e020 .part L_0x63808d544ad0, 14, 1;
L_0x63808d5458a0 .part L_0x63808d546750, 0, 1;
L_0x63808d545940 .part L_0x63808d545ef0, 0, 38;
L_0x63808d545bc0 .part L_0x63808d5461f0, 0, 38;
L_0x63808d545c60 .part L_0x63808d544ad0, 0, 1;
LS_0x63808d545ef0_0_0 .concat8 [ 38 38 38 38], L_0x63808d5408b0, v0x63808d433f00_0, v0x63808d370c90_0, v0x63808d1e2570_0;
LS_0x63808d545ef0_0_4 .concat8 [ 38 38 38 38], v0x63808d186bc0_0, v0x63808d1a73e0_0, v0x63808d356900_0, v0x63808d39a0b0_0;
LS_0x63808d545ef0_0_8 .concat8 [ 38 38 38 38], v0x63808d3759a0_0, v0x63808d35bc20_0, v0x63808d3f7030_0, v0x63808d40e4c0_0;
LS_0x63808d545ef0_0_12 .concat8 [ 38 38 38 38], v0x63808d3ee2e0_0, v0x63808d44ccd0_0, v0x63808d48a640_0, v0x63808d4a72f0_0;
L_0x63808d545ef0 .concat8 [ 152 152 152 152], LS_0x63808d545ef0_0_0, LS_0x63808d545ef0_0_4, LS_0x63808d545ef0_0_8, LS_0x63808d545ef0_0_12;
LS_0x63808d5461f0_0_0 .concat8 [ 38 38 38 38], L_0x63808d34cfd0, v0x63808d45a5b0_0, v0x63808d1e2400_0, v0x63808d20aa10_0;
LS_0x63808d5461f0_0_4 .concat8 [ 38 38 38 38], v0x63808d1fd8e0_0, v0x63808d17c940_0, v0x63808d35ad30_0, v0x63808d39b370_0;
LS_0x63808d5461f0_0_8 .concat8 [ 38 38 38 38], v0x63808d37dd80_0, v0x63808d3648b0_0, v0x63808d3f2710_0, v0x63808d42da70_0;
LS_0x63808d5461f0_0_12 .concat8 [ 38 38 38 38], v0x63808d433370_0, v0x63808d484880_0, v0x63808d48b900_0, v0x63808d4a88a0_0;
L_0x63808d5461f0 .concat8 [ 152 152 152 152], LS_0x63808d5461f0_0_0, LS_0x63808d5461f0_0_4, LS_0x63808d5461f0_0_8, LS_0x63808d5461f0_0_12;
LS_0x63808d546750_0_0 .concat8 [ 1 1 1 1], L_0x63808d545830, v0x63808d440bf0_0, v0x63808d1f7e20_0, v0x63808d1eb510_0;
LS_0x63808d546750_0_4 .concat8 [ 1 1 1 1], v0x63808d175de0_0, v0x63808d1fdd30_0, v0x63808d3c7b00_0, v0x63808d397b30_0;
LS_0x63808d546750_0_8 .concat8 [ 1 1 1 1], v0x63808d39e250_0, v0x63808d3c3660_0, v0x63808d3c8540_0, v0x63808d400cd0_0;
LS_0x63808d546750_0_12 .concat8 [ 1 1 1 1], v0x63808d3e9270_0, v0x63808d444470_0, v0x63808d4880c0_0, v0x63808d46b240_0;
L_0x63808d546750 .concat8 [ 4 4 4 4], LS_0x63808d546750_0_0, LS_0x63808d546750_0_4, LS_0x63808d546750_0_8, LS_0x63808d546750_0_12;
L_0x63808d546d80 .part L_0x63808d546750, 15, 1;
L_0x63808d547060 .part L_0x63808d545ef0, 570, 38;
L_0x63808d547130 .part L_0x63808d5461f0, 570, 38;
L_0x63808d547420 .part L_0x63808d544ad0, 15, 1;
S_0x63808d43bda0 .scope module, "Quad" "quad_chk" 5 71, 6 21 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 32 "x_in";
    .port_info 3 /INPUT 32 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x63808d317e00 .param/l "ANGLE_WIDTH" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x63808d317e40 .param/l "CORDIC_STAGES" 0 6 24, +C4<00000000000000000000000000010000>;
P_0x63808d317e80 .param/l "DATA_WIDTH" 0 6 22, +C4<00000000000000000000000000100000>;
L_0x63808d53a8c0 .functor XOR 1, L_0x63808d53e460, L_0x63808d53e530, C4<0>, C4<0>;
L_0x63808d533900 .functor XOR 16, L_0x63808d53e880, L_0x63808d538fd0, C4<0000000000000000>, C4<0000000000000000>;
v0x63808d346280_0 .net *"_ivl_1", 1 0, L_0x63808d53e2c0;  1 drivers
v0x63808d348cc0_0 .net *"_ivl_10", 1 0, L_0x63808d53e660;  1 drivers
v0x63808d3237f0_0 .net *"_ivl_15", 0 0, L_0x63808d53e7e0;  1 drivers
v0x63808d344840_0 .net *"_ivl_16", 15 0, L_0x63808d53e880;  1 drivers
v0x63808d4d5a00_0 .net *"_ivl_3", 0 0, L_0x63808d53e390;  1 drivers
v0x63808d4d5c80_0 .net *"_ivl_5", 0 0, L_0x63808d53e460;  1 drivers
v0x63808d4d5d20_0 .net *"_ivl_7", 0 0, L_0x63808d53e530;  1 drivers
v0x63808d484d10_0 .net *"_ivl_8", 0 0, L_0x63808d53a8c0;  1 drivers
v0x63808d4c0550_0 .net/s "angle_in", 15 0, v0x63808d5153f0_0;  alias, 1 drivers
v0x63808d4c23b0_0 .net "angle_microRot_n", 0 0, v0x63808d5154b0_0;  alias, 1 drivers
v0x63808d4c6580_0 .var/s "angle_out", 15 0;
v0x63808d4caca0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d49a910_0 .net "enable", 0 0, v0x63808d515550_0;  alias, 1 drivers
v0x63808d499600_0 .net "micro_rot_in", 15 0, L_0x63808d538fd0;  alias, 1 drivers
v0x63808d4982f0_0 .net "micro_rot_out", 15 0, L_0x63808d533900;  alias, 1 drivers
v0x63808d3f7700_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d43b1f0_0 .net "quad", 1 0, L_0x63808d53e700;  1 drivers
v0x63808d4514c0_0 .net "quad_in", 1 0, L_0x63808d539e20;  alias, 1 drivers
v0x63808d4558b0_0 .var "quad_r", 14 0;
v0x63808d459d00_0 .net/s "x_in", 31 0, v0x63808d5158f0_0;  alias, 1 drivers
v0x63808d3e97e0_0 .var/s "x_out", 31 0;
v0x63808d3ee200_0 .net/s "y_in", 31 0, v0x63808d515ac0_0;  alias, 1 drivers
v0x63808d3f2c80_0 .var/s "y_out", 31 0;
E_0x63808d1458c0/0 .event anyedge, v0x63808d49a910_0, v0x63808d43b1f0_0, v0x63808d459d00_0, v0x63808d3ee200_0;
E_0x63808d1458c0/1 .event anyedge, v0x63808d4c0550_0;
E_0x63808d1458c0 .event/or E_0x63808d1458c0/0, E_0x63808d1458c0/1;
E_0x63808d14d180/0 .event negedge, v0x63808d3f7700_0;
E_0x63808d14d180/1 .event posedge, v0x63808d4caca0_0;
E_0x63808d14d180 .event/or E_0x63808d14d180/0, E_0x63808d14d180/1;
L_0x63808d53e2c0 .part v0x63808d5153f0_0, 14, 2;
L_0x63808d53e390 .part L_0x63808d539e20, 1, 1;
L_0x63808d53e460 .part L_0x63808d539e20, 1, 1;
L_0x63808d53e530 .part L_0x63808d539e20, 0, 1;
L_0x63808d53e660 .concat [ 1 1 0 0], L_0x63808d53a8c0, L_0x63808d53e390;
L_0x63808d53e700 .functor MUXZ 2, L_0x63808d53e660, L_0x63808d53e2c0, v0x63808d5154b0_0, C4<>;
L_0x63808d53e7e0 .part L_0x63808d53e700, 0, 1;
L_0x63808d53e880 .concat [ 1 15 0 0], L_0x63808d53e7e0, v0x63808d4558b0_0;
S_0x63808d459b40 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d1e42b0 .param/l "i" 1 5 136, +C4<01>;
S_0x63808d451260 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d459b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4deeb0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4deef0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000001>;
v0x63808d3b8750_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d1f65b0_0 .net "enable", 0 0, L_0x63808d539f10;  1 drivers
v0x63808d1f7e20_0 .var "enable_next", 0 0;
v0x63808d235f90_0 .net "microRot_dir_in", 0 0, L_0x63808d53a0f0;  1 drivers
v0x63808d236270_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d236100_0 .net/s "x_in", 37 0, L_0x63808d539fb0;  1 drivers
v0x63808d370c90_0 .var/s "x_out", 37 0;
v0x63808d3750e0_0 .net/s "y_in", 37 0, L_0x63808d53a050;  1 drivers
v0x63808d1e2400_0 .var/s "y_out", 37 0;
S_0x63808d466820 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d177eb0 .param/l "i" 1 5 136, +C4<010>;
S_0x63808d4a6960 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d466820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4dee20 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4dee60 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000010>;
v0x63808d243650_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d1cbe10_0 .net "enable", 0 0, L_0x63808d53a1e0;  1 drivers
v0x63808d1eb510_0 .var "enable_next", 0 0;
v0x63808d1decb0_0 .net "microRot_dir_in", 0 0, L_0x63808d53a4f0;  1 drivers
v0x63808d1dbe50_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d1e46d0_0 .net/s "x_in", 37 0, L_0x63808d53a2d0;  1 drivers
v0x63808d1e2570_0 .var/s "x_out", 37 0;
v0x63808d186a50_0 .net/s "y_in", 37 0, L_0x63808d53a400;  1 drivers
v0x63808d20aa10_0 .var/s "y_out", 37 0;
S_0x63808d437970 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d20a5d0 .param/l "i" 1 5 136, +C4<011>;
S_0x63808d4a6f00 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d437970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4df9e0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4dfa20 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000011>;
v0x63808d167500_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d175f50_0 .net "enable", 0 0, L_0x63808d53a5e0;  1 drivers
v0x63808d175de0_0 .var "enable_next", 0 0;
v0x63808d17bc20_0 .net "microRot_dir_in", 0 0, L_0x63808d53a820;  1 drivers
v0x63808d18a850_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d1868e0_0 .net/s "x_in", 37 0, L_0x63808d53a680;  1 drivers
v0x63808d186bc0_0 .var/s "x_out", 37 0;
v0x63808d1a7270_0 .net/s "y_in", 37 0, L_0x63808d53a780;  1 drivers
v0x63808d1fd8e0_0 .var/s "y_out", 37 0;
S_0x63808d45df90 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d153030 .param/l "i" 1 5 136, +C4<0100>;
S_0x63808d4623e0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d45df90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d140b90 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d140bd0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000100>;
v0x63808d1649b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d1fda50_0 .net "enable", 0 0, L_0x63808d53a930;  1 drivers
v0x63808d1fdd30_0 .var "enable_next", 0 0;
v0x63808d1fdbc0_0 .net "microRot_dir_in", 0 0, L_0x63808d53ab90;  1 drivers
v0x63808d1a6f90_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d1a7100_0 .net/s "x_in", 37 0, L_0x63808d53a9d0;  1 drivers
v0x63808d1a73e0_0 .var/s "x_out", 37 0;
v0x63808d4d4000_0 .net/s "y_in", 37 0, L_0x63808d53aaf0;  1 drivers
v0x63808d17c940_0 .var/s "y_out", 37 0;
S_0x63808d4d33c0 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d1f2410 .param/l "i" 1 5 136, +C4<0101>;
S_0x63808d46aca0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4d33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d3c7da0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d3c7de0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000101>;
v0x63808d3d13b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3cc910_0 .net "enable", 0 0, L_0x63808d53acc0;  1 drivers
v0x63808d3c7b00_0 .var "enable_next", 0 0;
v0x63808d34e330_0 .net "microRot_dir_in", 0 0, L_0x63808d53af40;  1 drivers
v0x63808d3524d0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d352810_0 .net/s "x_in", 37 0, L_0x63808d53ad60;  1 drivers
v0x63808d356900_0 .var/s "x_out", 37 0;
v0x63808d356c40_0 .net/s "y_in", 37 0, L_0x63808d53aea0;  1 drivers
v0x63808d35ad30_0 .var/s "y_out", 37 0;
S_0x63808d40e0d0 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d3c7ba0 .param/l "i" 1 5 136, +C4<0110>;
S_0x63808d3d0d30 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d40e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d35b0e0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d35b120 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000110>;
v0x63808d396870_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3971d0_0 .net "enable", 0 0, L_0x63808d53ae00;  1 drivers
v0x63808d397b30_0 .var "enable_next", 0 0;
v0x63808d398490_0 .net "microRot_dir_in", 0 0, L_0x63808d53b2c0;  1 drivers
v0x63808d398df0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d399750_0 .net/s "x_in", 37 0, L_0x63808d53b090;  1 drivers
v0x63808d39a0b0_0 .var/s "x_out", 37 0;
v0x63808d39aa10_0 .net/s "y_in", 37 0, L_0x63808d53b1f0;  1 drivers
v0x63808d39b370_0 .var/s "y_out", 37 0;
S_0x63808d3d5780 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d397290 .param/l "i" 1 5 136, +C4<0111>;
S_0x63808d3da1d0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d3d5780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d39bcd0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d39bd10 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000111>;
v0x63808d39cf90_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d39d8f0_0 .net "enable", 0 0, L_0x63808d53b460;  1 drivers
v0x63808d39e250_0 .var "enable_next", 0 0;
v0x63808d39ebb0_0 .net "microRot_dir_in", 0 0, L_0x63808d53b7b0;  1 drivers
v0x63808d371540_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3754c0_0 .net/s "x_in", 37 0, L_0x63808d53b530;  1 drivers
v0x63808d3759a0_0 .var/s "x_out", 37 0;
v0x63808d379940_0 .net/s "y_in", 37 0, L_0x63808d53b6e0;  1 drivers
v0x63808d37dd80_0 .var/s "y_out", 37 0;
S_0x63808d3dec20 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d152fe0 .param/l "i" 1 5 136, +C4<01000>;
S_0x63808d3e3670 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d3dec20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d3b9010 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d3b9050 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001000>;
v0x63808d3b9c40_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3bb4e0_0 .net "enable", 0 0, L_0x63808d53b970;  1 drivers
v0x63808d3c3660_0 .var "enable_next", 0 0;
v0x63808d34aab0_0 .net "microRot_dir_in", 0 0, L_0x63808d53bdf0;  1 drivers
v0x63808d34eee0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3577f0_0 .net/s "x_in", 37 0, L_0x63808d53ba40;  1 drivers
v0x63808d35bc20_0 .var/s "x_out", 37 0;
v0x63808d360050_0 .net/s "y_in", 37 0, L_0x63808d53bc10;  1 drivers
v0x63808d3648b0_0 .var/s "y_out", 37 0;
S_0x63808d3e80c0 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d3bb5a0 .param/l "i" 1 5 136, +C4<01001>;
S_0x63808d3cc2e0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d3e80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4d9950 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4d9990 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001001>;
v0x63808d346670_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d36d0f0_0 .net "enable", 0 0, L_0x63808d53bfd0;  1 drivers
v0x63808d3c8540_0 .var "enable_next", 0 0;
v0x63808d3e9110_0 .net "microRot_dir_in", 0 0, L_0x63808d53c360;  1 drivers
v0x63808d3edb30_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3f25b0_0 .net/s "x_in", 37 0, L_0x63808d53c0a0;  1 drivers
v0x63808d3f7030_0 .var/s "x_out", 37 0;
v0x63808d409170_0 .net/s "y_in", 37 0, L_0x63808d53c290;  1 drivers
v0x63808d3f2710_0 .var/s "y_out", 37 0;
S_0x63808d35b200 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d3e91d0 .param/l "i" 1 5 136, +C4<01010>;
S_0x63808d35f630 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d35b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d3f2db0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d3f2df0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001010>;
v0x63808d400650_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d400a10_0 .net "enable", 0 0, L_0x63808d53c170;  1 drivers
v0x63808d400cd0_0 .var "enable_next", 0 0;
v0x63808d4050e0_0 .net "microRot_dir_in", 0 0, L_0x63808d53c810;  1 drivers
v0x63808d405720_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d40d310_0 .net/s "x_in", 37 0, L_0x63808d53c560;  1 drivers
v0x63808d40e4c0_0 .var/s "x_out", 37 0;
v0x63808d3cd900_0 .net/s "y_in", 37 0, L_0x63808d53c740;  1 drivers
v0x63808d42da70_0 .var/s "y_out", 37 0;
S_0x63808d363da0 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d400710 .param/l "i" 1 5 136, +C4<01011>;
S_0x63808d368230 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d363da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d3d2350 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d3d2390 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001011>;
v0x63808d3e0240_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3e4c90_0 .net "enable", 0 0, L_0x63808d53c600;  1 drivers
v0x63808d3e9270_0 .var "enable_next", 0 0;
v0x63808d3e98c0_0 .net "microRot_dir_in", 0 0, L_0x63808d53ccd0;  1 drivers
v0x63808d3c8ec0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3edc90_0 .net/s "x_in", 37 0, L_0x63808d53ca30;  1 drivers
v0x63808d3ee2e0_0 .var/s "x_out", 37 0;
v0x63808d3236d0_0 .net/s "y_in", 37 0, L_0x63808d53cc30;  1 drivers
v0x63808d433370_0 .var/s "y_out", 37 0;
S_0x63808d36c680 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d3e4d50 .param/l "i" 1 5 136, +C4<01100>;
S_0x63808d3c4370 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d36c680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4377e0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d437820 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001100>;
v0x63808d440040_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d444130_0 .net "enable", 0 0, L_0x63808d53cf10;  1 drivers
v0x63808d444470_0 .var "enable_next", 0 0;
v0x63808d448560_0 .net "microRot_dir_in", 0 0, L_0x63808d53d300;  1 drivers
v0x63808d4488a0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d44c990_0 .net/s "x_in", 37 0, L_0x63808d53cfe0;  1 drivers
v0x63808d44ccd0_0 .var/s "x_out", 37 0;
v0x63808d483d30_0 .net/s "y_in", 37 0, L_0x63808d53d230;  1 drivers
v0x63808d484880_0 .var/s "y_out", 37 0;
S_0x63808d40a470 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d4441f0 .param/l "i" 1 5 136, +C4<01101>;
S_0x63808d356dd0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d40a470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4851e0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d485220 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001101>;
v0x63808d486e00_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d487760_0 .net "enable", 0 0, L_0x63808d53d560;  1 drivers
v0x63808d4880c0_0 .var "enable_next", 0 0;
v0x63808d488a20_0 .net "microRot_dir_in", 0 0, L_0x63808d53d970;  1 drivers
v0x63808d489380_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d489ce0_0 .net/s "x_in", 37 0, L_0x63808d53d630;  1 drivers
v0x63808d48a640_0 .var/s "x_out", 37 0;
v0x63808d48afa0_0 .net/s "y_in", 37 0, L_0x63808d53d8a0;  1 drivers
v0x63808d48b900_0 .var/s "y_out", 37 0;
S_0x63808d37d7e0 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 5 136, 5 136 0, S_0x63808d448a30;
 .timescale -9 -12;
P_0x63808d487820 .param/l "i" 1 5 136, +C4<01110>;
S_0x63808d34a090 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d37d7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d48c260 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d48c2a0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001110>;
v0x63808d462e60_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d466e00_0 .net "enable", 0 0, L_0x63808d53dbf0;  1 drivers
v0x63808d46b240_0 .var "enable_next", 0 0;
v0x63808d483740_0 .net "microRot_dir_in", 0 0, L_0x63808d53e020;  1 drivers
v0x63808d4a66c0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4a6d40_0 .net/s "x_in", 37 0, L_0x63808d53dcc0;  1 drivers
v0x63808d4a72f0_0 .var/s "x_out", 37 0;
v0x63808d4a8440_0 .net/s "y_in", 37 0, L_0x63808d53df50;  1 drivers
v0x63808d4a88a0_0 .var/s "y_out", 37 0;
S_0x63808d3b92b0 .scope module, "Rot_Stage_0" "rot_block_first_stage" 5 121, 8 22 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x63808d466ec0 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000100110>;
v0x63808d438390_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d43c7c0_0 .net "enable", 0 0, L_0x63808d5458a0;  1 drivers
v0x63808d440bf0_0 .var "enable_next", 0 0;
v0x63808d445020_0 .net "microRot_dir_in", 0 0, L_0x63808d545c60;  1 drivers
v0x63808d449450_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d44d880_0 .var "rot_active", 0 0;
v0x63808d451d70_0 .net/s "x_in", 37 0, L_0x63808d545940;  1 drivers
v0x63808d433f00_0 .var/s "x_out", 37 0;
v0x63808d456160_0 .net/s "y_in", 37 0, L_0x63808d545bc0;  1 drivers
v0x63808d45a5b0_0 .var/s "y_out", 37 0;
S_0x63808d3b9850 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 5 156, 9 22 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x63808d396280 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000100110>;
P_0x63808d3962c0 .param/l "MICRO_ROT_STAGE" 0 9 24, +C4<00000000000000000000000000001111>;
v0x63808d3129d0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d312e30_0 .net "enable", 0 0, L_0x63808d546d80;  1 drivers
v0x63808d313290_0 .net "microRot_dir_in", 0 0, L_0x63808d547420;  1 drivers
v0x63808d2ab320_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4ba990_0 .var "op_valid", 0 0;
v0x63808d4bae20_0 .net/s "x_in", 37 0, L_0x63808d547060;  1 drivers
v0x63808d4bb600_0 .var/s "x_out", 37 0;
v0x63808d4b99b0_0 .net/s "y_in", 37 0, L_0x63808d547130;  1 drivers
v0x63808d4bbd80_0 .var/s "y_out", 37 0;
S_0x63808d3c3b70 .scope module, "ip_up" "ip_upscale" 5 90, 10 21 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x63808d4bc210 .param/l "CORDIC_WIDTH" 0 10 23, +C4<00000000000000000000000000100110>;
P_0x63808d4bc250 .param/l "DATA_WIDTH" 0 10 22, +C4<00000000000000000000000000100000>;
L_0x7b893289d5b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x63808d4bd1f0_0 .net/2u *"_ivl_0", 5 0, L_0x7b893289d5b8;  1 drivers
L_0x7b893289d600 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x63808d4bd680_0 .net/2u *"_ivl_4", 5 0, L_0x7b893289d600;  1 drivers
v0x63808d4be070_0 .net "enable", 0 0, v0x63808d515550_0;  alias, 1 drivers
v0x63808d4b9e40_0 .net "x_in", 31 0, v0x63808d3e97e0_0;  alias, 1 drivers
v0x63808d4be7f0_0 .net "x_out", 37 0, L_0x63808d53ea10;  alias, 1 drivers
v0x63808d4bec80_0 .net "y_in", 31 0, v0x63808d3f2c80_0;  alias, 1 drivers
v0x63808d4bf120_0 .net "y_out", 37 0, L_0x63808d53eb00;  alias, 1 drivers
L_0x63808d53ea10 .concat [ 6 32 0 0], L_0x7b893289d5b8, v0x63808d3e97e0_0;
L_0x63808d53eb00 .concat [ 6 32 0 0], L_0x7b893289d600, v0x63808d3f2c80_0;
S_0x63808d34e4c0 .scope module, "microRot_Gen" "micro_rot_gen" 5 104, 11 22 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x63808d4bca70 .param/l "ANGLE_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
P_0x63808d4bcab0 .param/l "CORDIC_STAGES" 0 11 24, +C4<00000000000000000000000000010000>;
v0x63808d3dab50_0 .net *"_ivl_109", 0 0, L_0x63808d5449e0;  1 drivers
v0x63808d3d6100_0 .net *"_ivl_114", 0 0, L_0x63808d5453c0;  1 drivers
v0x63808d42dc60_0 .net *"_ivl_116", 0 0, L_0x63808d545460;  1 drivers
v0x63808d40cb30_0 .net *"_ivl_117", 0 0, L_0x63808d5456a0;  1 drivers
v0x63808d4110f0 .array/s "angle_diff", 0 14, 15 0;
v0x63808d410e40_0 .net/s "angle_in", 15 0, v0x63808d4c6580_0;  alias, 1 drivers
v0x63808d401200_0 .net "angle_microRot_n", 0 0, v0x63808d5154b0_0;  alias, 1 drivers
v0x63808d4012a0_0 .var "angle_microRot_n_r", 14 0;
v0x63808d400f50 .array "atan", 0 15, 15 0;
v0x63808d3fc770_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3fc810_0 .net "enable_in", 0 0, v0x63808d515550_0;  alias, 1 drivers
v0x63808d3fc4c0_0 .net "micro_rot", 15 0, L_0x63808d544100;  1 drivers
v0x63808d3f7d10_0 .net "micro_rot_in", 15 0, L_0x63808d533900;  alias, 1 drivers
v0x63808d3f7a60_0 .net "micro_rot_out", 15 0, L_0x63808d544ad0;  alias, 1 drivers
v0x63808d3f3290_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
E_0x63808d129690 .event posedge, v0x63808d4caca0_0;
L_0x63808d53f960 .part v0x63808d4012a0_0, 0, 1;
L_0x63808d53fa60 .part L_0x63808d544100, 1, 1;
L_0x63808d53fb60 .part L_0x63808d533900, 1, 1;
L_0x63808d53fda0 .part v0x63808d4012a0_0, 1, 1;
L_0x63808d53fec0 .part L_0x63808d544100, 2, 1;
L_0x63808d53ffb0 .part L_0x63808d533900, 2, 1;
L_0x63808d540220 .part v0x63808d4012a0_0, 2, 1;
L_0x63808d5402c0 .part L_0x63808d544100, 3, 1;
L_0x63808d5403b0 .part L_0x63808d533900, 3, 1;
L_0x63808d5405e0 .part v0x63808d4012a0_0, 3, 1;
L_0x63808d5406e0 .part L_0x63808d544100, 4, 1;
L_0x63808d540810 .part L_0x63808d533900, 4, 1;
L_0x63808d5409c0 .part v0x63808d4012a0_0, 4, 1;
L_0x63808d540a60 .part L_0x63808d544100, 5, 1;
L_0x63808d540b80 .part L_0x63808d533900, 5, 1;
L_0x63808d540de0 .part v0x63808d4012a0_0, 5, 1;
L_0x63808d540f10 .part L_0x63808d544100, 6, 1;
L_0x63808d540fb0 .part L_0x63808d533900, 6, 1;
L_0x63808d5412b0 .part v0x63808d4012a0_0, 6, 1;
L_0x63808d541350 .part L_0x63808d544100, 7, 1;
L_0x63808d541050 .part L_0x63808d533900, 7, 1;
L_0x63808d541660 .part v0x63808d4012a0_0, 7, 1;
L_0x63808d5418d0 .part L_0x63808d544100, 8, 1;
L_0x63808d541a80 .part L_0x63808d533900, 8, 1;
L_0x63808d541db0 .part v0x63808d4012a0_0, 8, 1;
L_0x63808d541e50 .part L_0x63808d544100, 9, 1;
L_0x63808d541fd0 .part L_0x63808d533900, 9, 1;
L_0x63808d542230 .part v0x63808d4012a0_0, 9, 1;
L_0x63808d5423c0 .part L_0x63808d544100, 10, 1;
L_0x63808d542460 .part L_0x63808d533900, 10, 1;
L_0x63808d5427c0 .part v0x63808d4012a0_0, 10, 1;
L_0x63808d542860 .part L_0x63808d544100, 11, 1;
L_0x63808d542a10 .part L_0x63808d533900, 11, 1;
L_0x63808d542c70 .part v0x63808d4012a0_0, 11, 1;
L_0x63808d542e30 .part L_0x63808d544100, 12, 1;
L_0x63808d542ed0 .part L_0x63808d533900, 12, 1;
L_0x63808d543140 .part v0x63808d4012a0_0, 12, 1;
L_0x63808d5431e0 .part L_0x63808d544100, 13, 1;
L_0x63808d5433c0 .part L_0x63808d533900, 13, 1;
L_0x63808d543830 .part v0x63808d4012a0_0, 13, 1;
L_0x63808d543280 .part L_0x63808d544100, 14, 1;
L_0x63808d543320 .part L_0x63808d533900, 14, 1;
L_0x63808d543bf0 .part v0x63808d4012a0_0, 14, 1;
L_0x63808d543c90 .part L_0x63808d544100, 15, 1;
L_0x63808d543ea0 .part L_0x63808d533900, 15, 1;
LS_0x63808d544100_0_0 .concat8 [ 1 1 1 1], L_0x63808d5449e0, L_0x63808d53ec40, L_0x63808d53ece0, L_0x63808d53ed80;
LS_0x63808d544100_0_4 .concat8 [ 1 1 1 1], L_0x63808d53ee20, L_0x63808d53eec0, L_0x63808d53ef90, L_0x63808d53f090;
LS_0x63808d544100_0_8 .concat8 [ 1 1 1 1], L_0x63808d53f190, L_0x63808d53f290, L_0x63808d53f390, L_0x63808d53f490;
LS_0x63808d544100_0_12 .concat8 [ 1 1 1 1], L_0x63808d53f590, L_0x63808d53f690, L_0x63808d53f790, L_0x63808d53f860;
L_0x63808d544100 .concat8 [ 4 4 4 4], LS_0x63808d544100_0_0, LS_0x63808d544100_0_4, LS_0x63808d544100_0_8, LS_0x63808d544100_0_12;
L_0x63808d5449e0 .part v0x63808d4c6580_0, 15, 1;
LS_0x63808d544ad0_0_0 .concat8 [ 1 1 1 1], L_0x63808d5456a0, L_0x63808d53fc30, L_0x63808d540090, L_0x63808d540450;
LS_0x63808d544ad0_0_4 .concat8 [ 1 1 1 1], L_0x63808d540920, L_0x63808d540c20, L_0x63808d5410f0, L_0x63808d5414a0;
LS_0x63808d544ad0_0_8 .concat8 [ 1 1 1 1], L_0x63808d541bf0, L_0x63808d542070, L_0x63808d542600, L_0x63808d542ab0;
LS_0x63808d544ad0_0_12 .concat8 [ 1 1 1 1], L_0x63808d542d10, L_0x63808d543670, L_0x63808d543a30, L_0x63808d543f40;
L_0x63808d544ad0 .concat8 [ 4 4 4 4], LS_0x63808d544ad0_0_0, LS_0x63808d544ad0_0_4, LS_0x63808d544ad0_0_8, LS_0x63808d544ad0_0_12;
L_0x63808d5453c0 .part L_0x63808d544100, 0, 1;
L_0x63808d545460 .part L_0x63808d533900, 0, 1;
L_0x63808d5456a0 .functor MUXZ 1, L_0x63808d545460, L_0x63808d5453c0, v0x63808d5154b0_0, C4<>;
S_0x63808d3529a0 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4bed40 .param/l "i" 1 11 82, +C4<01>;
S_0x63808d379360 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d462f00 .param/l "i" 1 11 82, +C4<010>;
S_0x63808d2d7680 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4494f0 .param/l "i" 1 11 82, +C4<011>;
S_0x63808d370ad0 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4bfd30 .param/l "i" 1 11 82, +C4<0100>;
S_0x63808d374f20 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3bb2b0 .param/l "i" 1 11 82, +C4<0101>;
S_0x63808d4b21c0 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3924b0 .param/l "i" 1 11 82, +C4<0110>;
S_0x63808d4b3c50 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3938a0 .param/l "i" 1 11 82, +C4<0111>;
S_0x63808d4b69b0 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d394c90 .param/l "i" 1 11 82, +C4<01000>;
S_0x63808d4b8ca0 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3bb260 .param/l "i" 1 11 82, +C4<01001>;
S_0x63808d4ba440 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d396160 .param/l "i" 1 11 82, +C4<01010>;
S_0x63808d4ba100 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3c33e0 .param/l "i" 1 11 82, +C4<01011>;
S_0x63808d4bf3e0 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d415550 .param/l "i" 1 11 82, +C4<01100>;
S_0x63808d4be330 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4166c0 .param/l "i" 1 11 82, +C4<01101>;
S_0x63808d4bd940 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 11 82, 11 82 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4177d0 .param/l "i" 1 11 82, +C4<01110>;
S_0x63808d4bc4d0 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4188e0 .param/l "i" 1 11 100, +C4<01>;
v0x63808d4199a0_0 .net *"_ivl_2", 0 0, L_0x63808d53ec40;  1 drivers
v0x63808d4110f0_0 .array/port v0x63808d4110f0, 0;
L_0x63808d53ec40 .part v0x63808d4110f0_0, 15, 1;
S_0x63808d4bb8c0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d41aa90 .param/l "i" 1 11 100, +C4<010>;
v0x63808d41bb30_0 .net *"_ivl_2", 0 0, L_0x63808d53ece0;  1 drivers
v0x63808d4110f0_1 .array/port v0x63808d4110f0, 1;
L_0x63808d53ece0 .part v0x63808d4110f0_1, 15, 1;
S_0x63808d471a00 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d41dd50 .param/l "i" 1 11 100, +C4<011>;
v0x63808d41ee60_0 .net *"_ivl_2", 0 0, L_0x63808d53ed80;  1 drivers
v0x63808d4110f0_2 .array/port v0x63808d4110f0, 2;
L_0x63808d53ed80 .part v0x63808d4110f0_2, 15, 1;
S_0x63808d46d920 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d41de10 .param/l "i" 1 11 100, +C4<0100>;
v0x63808d420000_0 .net *"_ivl_2", 0 0, L_0x63808d53ee20;  1 drivers
v0x63808d4110f0_3 .array/port v0x63808d4110f0, 3;
L_0x63808d53ee20 .part v0x63808d4110f0_3, 15, 1;
S_0x63808d46cd10 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d421110 .param/l "i" 1 11 100, +C4<0101>;
v0x63808d4221d0_0 .net *"_ivl_2", 0 0, L_0x63808d53eec0;  1 drivers
v0x63808d4110f0_4 .array/port v0x63808d4110f0, 4;
L_0x63808d53eec0 .part v0x63808d4110f0_4, 15, 1;
S_0x63808d412bc0 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4232f0 .param/l "i" 1 11 100, +C4<0110>;
v0x63808d42d7d0_0 .net *"_ivl_2", 0 0, L_0x63808d53ef90;  1 drivers
v0x63808d4110f0_5 .array/port v0x63808d4110f0, 5;
L_0x63808d53ef90 .part v0x63808d4110f0_5, 15, 1;
S_0x63808d400490 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d42bf30 .param/l "i" 1 11 100, +C4<0111>;
v0x63808d42a470_0 .net *"_ivl_2", 0 0, L_0x63808d53f090;  1 drivers
v0x63808d4110f0_6 .array/port v0x63808d4110f0, 6;
L_0x63808d53f090 .part v0x63808d4110f0_6, 15, 1;
S_0x63808d408d20 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d42ef70 .param/l "i" 1 11 100, +C4<01000>;
v0x63808d42e3c0_0 .net *"_ivl_2", 0 0, L_0x63808d53f190;  1 drivers
v0x63808d4110f0_7 .array/port v0x63808d4110f0, 7;
L_0x63808d53f190 .part v0x63808d4110f0_7, 15, 1;
S_0x63808d408470 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d42f050 .param/l "i" 1 11 100, +C4<01001>;
v0x63808d46ea80_0 .net *"_ivl_2", 0 0, L_0x63808d53f290;  1 drivers
v0x63808d4110f0_8 .array/port v0x63808d4110f0, 8;
L_0x63808d53f290 .part v0x63808d4110f0_8, 15, 1;
S_0x63808d424ad0 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d473260 .param/l "i" 1 11 100, +C4<01010>;
v0x63808d474690_0 .net *"_ivl_2", 0 0, L_0x63808d53f390;  1 drivers
v0x63808d4110f0_9 .array/port v0x63808d4110f0, 9;
L_0x63808d53f390 .part v0x63808d4110f0_9, 15, 1;
S_0x63808d425bf0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d475a60 .param/l "i" 1 11 100, +C4<01011>;
v0x63808d476e00_0 .net *"_ivl_2", 0 0, L_0x63808d53f490;  1 drivers
v0x63808d4110f0_10 .array/port v0x63808d4110f0, 10;
L_0x63808d53f490 .part v0x63808d4110f0_10, 15, 1;
S_0x63808d384540 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d478220 .param/l "i" 1 11 100, +C4<01100>;
v0x63808d4795c0_0 .net *"_ivl_2", 0 0, L_0x63808d53f590;  1 drivers
v0x63808d4110f0_11 .array/port v0x63808d4110f0, 11;
L_0x63808d53f590 .part v0x63808d4110f0_11, 15, 1;
S_0x63808d3f74c0 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d47a9b0 .param/l "i" 1 11 100, +C4<01101>;
v0x63808d47bda0_0 .net *"_ivl_2", 0 0, L_0x63808d53f690;  1 drivers
v0x63808d4110f0_12 .array/port v0x63808d4110f0, 12;
L_0x63808d53f690 .part v0x63808d4110f0_12, 15, 1;
S_0x63808d34a5c0 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d47be80 .param/l "i" 1 11 100, +C4<01110>;
v0x63808d47d220_0 .net *"_ivl_2", 0 0, L_0x63808d53f790;  1 drivers
v0x63808d4110f0_13 .array/port v0x63808d4110f0, 13;
L_0x63808d53f790 .part v0x63808d4110f0_13, 15, 1;
S_0x63808d34e9f0 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 11 100, 11 100 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d47e630 .param/l "i" 1 11 100, +C4<01111>;
v0x63808d47fa00_0 .net *"_ivl_2", 0 0, L_0x63808d53f860;  1 drivers
v0x63808d4110f0_14 .array/port v0x63808d4110f0, 14;
L_0x63808d53f860 .part v0x63808d4110f0_14, 15, 1;
S_0x63808d352e30 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d480db0 .param/l "i" 1 11 108, +C4<01>;
v0x63808d482150_0 .net *"_ivl_0", 0 0, L_0x63808d53f960;  1 drivers
v0x63808d483540_0 .net *"_ivl_1", 0 0, L_0x63808d53fa60;  1 drivers
v0x63808d4b0990_0 .net *"_ivl_2", 0 0, L_0x63808d53fb60;  1 drivers
v0x63808d31a030_0 .net *"_ivl_3", 0 0, L_0x63808d53fc30;  1 drivers
L_0x63808d53fc30 .functor MUXZ 1, L_0x63808d53fb60, L_0x63808d53fa60, L_0x63808d53f960, C4<>;
S_0x63808d357260 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d483620 .param/l "i" 1 11 108, +C4<010>;
v0x63808d4bb0e0_0 .net *"_ivl_0", 0 0, L_0x63808d53fda0;  1 drivers
v0x63808d4d4bf0_0 .net *"_ivl_1", 0 0, L_0x63808d53fec0;  1 drivers
v0x63808d4d46e0_0 .net *"_ivl_2", 0 0, L_0x63808d53ffb0;  1 drivers
v0x63808d4d5e90_0 .net *"_ivl_3", 0 0, L_0x63808d540090;  1 drivers
L_0x63808d540090 .functor MUXZ 1, L_0x63808d53ffb0, L_0x63808d53fec0, L_0x63808d53fda0, C4<>;
S_0x63808d35b690 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4d4cd0 .param/l "i" 1 11 108, +C4<011>;
v0x63808d4d63a0_0 .net *"_ivl_0", 0 0, L_0x63808d540220;  1 drivers
v0x63808d4d7830_0 .net *"_ivl_1", 0 0, L_0x63808d5402c0;  1 drivers
v0x63808d4d7320_0 .net *"_ivl_2", 0 0, L_0x63808d5403b0;  1 drivers
v0x63808d4d8de0_0 .net *"_ivl_3", 0 0, L_0x63808d540450;  1 drivers
L_0x63808d540450 .functor MUXZ 1, L_0x63808d5403b0, L_0x63808d5402c0, L_0x63808d540220, C4<>;
S_0x63808d35fac0 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4d7910 .param/l "i" 1 11 108, +C4<0100>;
v0x63808d4d88d0_0 .net *"_ivl_0", 0 0, L_0x63808d5405e0;  1 drivers
v0x63808d4da390_0 .net *"_ivl_1", 0 0, L_0x63808d5406e0;  1 drivers
v0x63808d4d9e80_0 .net *"_ivl_2", 0 0, L_0x63808d540810;  1 drivers
v0x63808d4db430_0 .net *"_ivl_3", 0 0, L_0x63808d540920;  1 drivers
L_0x63808d540920 .functor MUXZ 1, L_0x63808d540810, L_0x63808d5406e0, L_0x63808d5405e0, C4<>;
S_0x63808d3dae20 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4da470 .param/l "i" 1 11 108, +C4<0101>;
v0x63808d4db940_0 .net *"_ivl_0", 0 0, L_0x63808d5409c0;  1 drivers
v0x63808d4a6320_0 .net *"_ivl_1", 0 0, L_0x63808d540a60;  1 drivers
v0x63808d46a900_0 .net *"_ivl_2", 0 0, L_0x63808d540b80;  1 drivers
v0x63808d466480_0 .net *"_ivl_3", 0 0, L_0x63808d540c20;  1 drivers
L_0x63808d540c20 .functor MUXZ 1, L_0x63808d540b80, L_0x63808d540a60, L_0x63808d5409c0, C4<>;
S_0x63808d3df870 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4a6400 .param/l "i" 1 11 108, +C4<0110>;
v0x63808d462070_0 .net *"_ivl_0", 0 0, L_0x63808d540de0;  1 drivers
v0x63808d466c60_0 .net *"_ivl_1", 0 0, L_0x63808d540f10;  1 drivers
v0x63808d462820_0 .net *"_ivl_2", 0 0, L_0x63808d540fb0;  1 drivers
v0x63808d461ce0_0 .net *"_ivl_3", 0 0, L_0x63808d5410f0;  1 drivers
L_0x63808d5410f0 .functor MUXZ 1, L_0x63808d540fb0, L_0x63808d540f10, L_0x63808d540de0, C4<>;
S_0x63808d3e42c0 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d466d40 .param/l "i" 1 11 108, +C4<0111>;
v0x63808d45d890_0 .net *"_ivl_0", 0 0, L_0x63808d5412b0;  1 drivers
v0x63808d459440_0 .net *"_ivl_1", 0 0, L_0x63808d541350;  1 drivers
v0x63808d454ff0_0 .net *"_ivl_2", 0 0, L_0x63808d541050;  1 drivers
v0x63808d450b80_0 .net *"_ivl_3", 0 0, L_0x63808d5414a0;  1 drivers
L_0x63808d5414a0 .functor MUXZ 1, L_0x63808d541050, L_0x63808d541350, L_0x63808d5412b0, C4<>;
S_0x63808d3fbc10 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d459520 .param/l "i" 1 11 108, +C4<01000>;
v0x63808d43b3b0_0 .net *"_ivl_0", 0 0, L_0x63808d541660;  1 drivers
v0x63808d436f80_0 .net *"_ivl_1", 0 0, L_0x63808d5418d0;  1 drivers
v0x63808d40de30_0 .net *"_ivl_2", 0 0, L_0x63808d541a80;  1 drivers
v0x63808d3e8430_0 .net *"_ivl_3", 0 0, L_0x63808d541bf0;  1 drivers
L_0x63808d541bf0 .functor MUXZ 1, L_0x63808d541a80, L_0x63808d5418d0, L_0x63808d541660, C4<>;
S_0x63808d3ccf30 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d43b490 .param/l "i" 1 11 108, +C4<01001>;
v0x63808d40c790_0 .net *"_ivl_0", 0 0, L_0x63808d541db0;  1 drivers
v0x63808d3fbf60_0 .net *"_ivl_1", 0 0, L_0x63808d541e50;  1 drivers
v0x63808d3e88e0_0 .net *"_ivl_2", 0 0, L_0x63808d541fd0;  1 drivers
v0x63808d3d11c0_0 .net *"_ivl_3", 0 0, L_0x63808d542070;  1 drivers
L_0x63808d542070 .functor MUXZ 1, L_0x63808d541fd0, L_0x63808d541e50, L_0x63808d541db0, C4<>;
S_0x63808d3d1980 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3e8510 .param/l "i" 1 11 108, +C4<01010>;
v0x63808d3cc770_0 .net *"_ivl_0", 0 0, L_0x63808d542230;  1 drivers
v0x63808d405cb0_0 .net *"_ivl_1", 0 0, L_0x63808d5423c0;  1 drivers
v0x63808d3bad90_0 .net *"_ivl_2", 0 0, L_0x63808d542460;  1 drivers
v0x63808d3b8c70_0 .net *"_ivl_3", 0 0, L_0x63808d542600;  1 drivers
L_0x63808d542600 .functor MUXZ 1, L_0x63808d542460, L_0x63808d5423c0, L_0x63808d542230, C4<>;
S_0x63808d437ea0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3d12a0 .param/l "i" 1 11 108, +C4<01011>;
v0x63808d37d440_0 .net *"_ivl_0", 0 0, L_0x63808d5427c0;  1 drivers
v0x63808d378fc0_0 .net *"_ivl_1", 0 0, L_0x63808d542860;  1 drivers
v0x63808d374bb0_0 .net *"_ivl_2", 0 0, L_0x63808d542a10;  1 drivers
v0x63808d3797a0_0 .net *"_ivl_3", 0 0, L_0x63808d542ab0;  1 drivers
L_0x63808d542ab0 .functor MUXZ 1, L_0x63808d542a10, L_0x63808d542860, L_0x63808d5427c0, C4<>;
S_0x63808d43c2d0 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d3790a0 .param/l "i" 1 11 108, +C4<01100>;
v0x63808d375360_0 .net *"_ivl_0", 0 0, L_0x63808d542c70;  1 drivers
v0x63808d374820_0 .net *"_ivl_1", 0 0, L_0x63808d542e30;  1 drivers
v0x63808d3703d0_0 .net *"_ivl_2", 0 0, L_0x63808d542ed0;  1 drivers
v0x63808d36bf80_0 .net *"_ivl_3", 0 0, L_0x63808d542d10;  1 drivers
L_0x63808d542d10 .functor MUXZ 1, L_0x63808d542ed0, L_0x63808d542e30, L_0x63808d542c70, C4<>;
S_0x63808d440660 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d375440 .param/l "i" 1 11 108, +C4<01101>;
v0x63808d367b30_0 .net *"_ivl_0", 0 0, L_0x63808d543140;  1 drivers
v0x63808d3636c0_0 .net *"_ivl_1", 0 0, L_0x63808d5431e0;  1 drivers
v0x63808d34dad0_0 .net *"_ivl_2", 0 0, L_0x63808d5433c0;  1 drivers
v0x63808d3496a0_0 .net *"_ivl_3", 0 0, L_0x63808d543670;  1 drivers
L_0x63808d543670 .functor MUXZ 1, L_0x63808d5433c0, L_0x63808d5431e0, L_0x63808d543140, C4<>;
S_0x63808d444a90 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d36c060 .param/l "i" 1 11 108, +C4<01110>;
v0x63808d4b0f50_0 .net *"_ivl_0", 0 0, L_0x63808d543830;  1 drivers
v0x63808d2f64b0_0 .net *"_ivl_1", 0 0, L_0x63808d543280;  1 drivers
v0x63808d4af230_0 .net *"_ivl_2", 0 0, L_0x63808d543320;  1 drivers
v0x63808d4af520_0 .net *"_ivl_3", 0 0, L_0x63808d543a30;  1 drivers
L_0x63808d543a30 .functor MUXZ 1, L_0x63808d543320, L_0x63808d543280, L_0x63808d543830, C4<>;
S_0x63808d448ec0 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 11 108, 11 108 0, S_0x63808d34e4c0;
 .timescale -9 -12;
P_0x63808d4af320 .param/l "i" 1 11 108, +C4<01111>;
v0x63808d46b6f0_0 .net *"_ivl_0", 0 0, L_0x63808d543bf0;  1 drivers
v0x63808d4672b0_0 .net *"_ivl_1", 0 0, L_0x63808d543c90;  1 drivers
v0x63808d3e3ff0_0 .net *"_ivl_2", 0 0, L_0x63808d543ea0;  1 drivers
v0x63808d3df5a0_0 .net *"_ivl_3", 0 0, L_0x63808d543f40;  1 drivers
L_0x63808d543f40 .functor MUXZ 1, L_0x63808d543ea0, L_0x63808d543c90, L_0x63808d543bf0, C4<>;
S_0x63808d44d2f0 .scope module, "op_down" "op_downscale" 5 181, 12 21 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 38 "x_in";
    .port_info 3 /INPUT 38 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 32 "x_out";
    .port_info 6 /OUTPUT 32 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x63808d4b1010 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000100110>;
P_0x63808d4b1050 .param/l "DATA_WIDTH" 0 12 23, +C4<00000000000000000000000000100000>;
v0x63808d3f2fe0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3f3080_0 .net "enable", 0 0, v0x63808d4ba990_0;  alias, 1 drivers
v0x63808d3ee810_0 .var "enable_r", 0 0;
v0x63808d3ee560_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3ee600_0 .net "op_vld", 0 0, v0x63808d3ee810_0;  alias, 1 drivers
v0x63808d3e9df0_0 .var/s "x_downscaled", 31 0;
v0x63808d3e9e90_0 .net "x_in", 37 0, v0x63808d3dba70_0;  alias, 1 drivers
v0x63808d3e9b40_0 .net "x_out", 31 0, v0x63808d3e9df0_0;  alias, 1 drivers
v0x63808d3e51c0_0 .var/s "y_downscaled", 31 0;
v0x63808d3e4f10_0 .net "y_in", 37 0, v0x63808d3d7370_0;  alias, 1 drivers
v0x63808d3e0770_0 .net "y_out", 31 0, v0x63808d3e51c0_0;  alias, 1 drivers
S_0x63808d3ecc90 .scope module, "scaling" "output_scale" 5 170, 13 21 0, S_0x63808d448a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 38 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x63808d3e4ff0 .param/l "CORDIC_WIDTH" 0 13 22, +C4<00000000000000000000000000100110>;
v0x63808d3e04c0_0 .net "en", 0 0, v0x63808d4ba990_0;  alias, 1 drivers
v0x63808d3dbd20_0 .net/s "x_in", 37 0, v0x63808d4bb600_0;  alias, 1 drivers
v0x63808d3dba70_0 .var/s "x_out", 37 0;
v0x63808d3d72d0_0 .net/s "y_in", 37 0, v0x63808d4bbd80_0;  alias, 1 drivers
v0x63808d3d7370_0 .var/s "y_out", 37 0;
E_0x63808d45a690 .event anyedge, v0x63808d4ba990_0, v0x63808d4bb600_0, v0x63808d4bbd80_0;
S_0x63808d3fac10 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 4 119, 14 21 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 32 "x_vec_in";
    .port_info 4 /INPUT 32 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 32 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x63808d41cc40 .param/l "ANGLE_WIDTH" 0 14 25, +C4<00000000000000000000000000010000>;
P_0x63808d41cc80 .param/l "CORDIC_STAGES" 0 14 24, +C4<00000000000000000000000000010000>;
P_0x63808d41ccc0 .param/l "CORDIC_WIDTH" 0 14 23, +C4<00000000000000000000000000100110>;
P_0x63808d41cd00 .param/l "DATA_WIDTH" 0 14 22, +C4<00000000000000000000000000100000>;
L_0x63808d54c620 .functor BUFZ 1, v0x63808d5166d0_0, C4<0>, C4<0>, C4<0>;
L_0x63808d54c690 .functor BUFZ 38, L_0x63808d54c490, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x63808d54c700 .functor BUFZ 38, L_0x63808d54c530, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x63808d54fe70 .functor BUFZ 32, v0x63808d4e49f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63808d54fff0 .functor BUFZ 1, v0x63808d4e4790_0, C4<0>, C4<0>, C4<0>;
v0x63808d4e53b0_0 .net *"_ivl_161", 0 0, L_0x63808d54c620;  1 drivers
v0x63808d4e5490_0 .net *"_ivl_165", 37 0, L_0x63808d54c690;  1 drivers
v0x63808d4e5570_0 .net *"_ivl_169", 37 0, L_0x63808d54c700;  1 drivers
v0x63808d4e5660_0 .net *"_ivl_197", 14 0, L_0x63808d54e8f0;  1 drivers
v0x63808d4e5740_0 .net *"_ivl_198", 15 0, L_0x63808d54e9c0;  1 drivers
L_0x7b893289d6d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d4e5870_0 .net/2u *"_ivl_200", 15 0, L_0x7b893289d6d8;  1 drivers
v0x63808d4e5950_0 .net *"_ivl_205", 0 0, L_0x63808d54ee80;  1 drivers
v0x63808d4e5a30_0 .net *"_ivl_206", 1 0, L_0x63808d54f100;  1 drivers
L_0x7b893289d720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63808d4e5b10_0 .net *"_ivl_209", 0 0, L_0x7b893289d720;  1 drivers
L_0x7b893289d768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4e5bf0_0 .net/2u *"_ivl_210", 1 0, L_0x7b893289d768;  1 drivers
v0x63808d4e5cd0_0 .net *"_ivl_212", 1 0, L_0x63808d54f240;  1 drivers
v0x63808d4e5db0_0 .net "angle_calc_enable", 15 0, L_0x63808d54ed40;  1 drivers
v0x63808d4e5e70_0 .net "angle_calc_enable_in", 0 0, v0x63808d516540_0;  alias, 1 drivers
v0x63808d4e5f10_0 .net "angle_calc_quad_vld", 0 0, L_0x63808d54f5b0;  1 drivers
v0x63808d4e5fe0_0 .net/s "angle_out", 15 0, v0x63808d4e2960_0;  alias, 1 drivers
v0x63808d4e60b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4e6150_0 .net "downscale_vld", 0 0, v0x63808d4e4790_0;  1 drivers
v0x63808d4e6330_0 .net "micro_angle_o", 15 0, L_0x63808d54e450;  alias, 1 drivers
v0x63808d4e6400_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4e64a0_0 .net "output_valid_o", 0 0, L_0x63808d54fff0;  alias, 1 drivers
v0x63808d4e6540_0 .net "quad_out", 1 0, L_0x63808d54c110;  alias, 1 drivers
v0x63808d4e65e0_0 .net "vec_en", 0 0, v0x63808d5166d0_0;  alias, 1 drivers
v0x63808d4e66d0_0 .net "vec_microRot_out_start", 0 0, v0x63808d1910e0_0;  alias, 1 drivers
v0x63808d4e6770_0 .net "vec_op_vld", 0 0, v0x63808d1cba60_0;  1 drivers
v0x63808d4e6810_0 .net "vect_stage_enable", 15 0, L_0x63808d54dbb0;  1 drivers
v0x63808d4e68d0_0 .net "vect_stage_xin", 607 0, L_0x63808d54ccd0;  1 drivers
v0x63808d4e69b0_0 .net "vect_stage_yin", 607 0, L_0x63808d54d400;  1 drivers
v0x63808d4e6a90_0 .net "x_abs", 31 0, v0x63808d1e1eb0_0;  1 drivers
v0x63808d4e6ba0_0 .net/s "x_downscale", 31 0, v0x63808d4e49f0_0;  1 drivers
v0x63808d4e6c60_0 .net/s "x_last_stage_out", 37 0, L_0x63808d54e050;  1 drivers
v0x63808d4e6d50_0 .net/s "x_scaled_o", 37 0, v0x63808d4e51b0_0;  1 drivers
v0x63808d4e6e60_0 .net "x_upscaled", 37 0, L_0x63808d54c490;  1 drivers
v0x63808d4e6f20_0 .net/s "x_vec_in", 31 0, v0x63808d516ac0_0;  alias, 1 drivers
v0x63808d4e6fc0_0 .net/s "x_vec_out", 31 0, L_0x63808d54fe70;  alias, 1 drivers
v0x63808d4e7080_0 .net "y_abs", 31 0, v0x63808d1e2080_0;  1 drivers
v0x63808d4e7190_0 .net "y_upscaled", 37 0, L_0x63808d54c530;  1 drivers
v0x63808d4e7250_0 .net/s "y_vec_in", 31 0, v0x63808d516c40_0;  alias, 1 drivers
L_0x63808d547a60 .part L_0x63808d54dbb0, 1, 1;
L_0x63808d547b60 .part L_0x63808d54ccd0, 38, 38;
L_0x63808d547c60 .part L_0x63808d54d400, 38, 38;
L_0x63808d547f00 .part L_0x63808d54dbb0, 2, 1;
L_0x63808d548050 .part L_0x63808d54ccd0, 76, 38;
L_0x63808d548140 .part L_0x63808d54d400, 76, 38;
L_0x63808d5483b0 .part L_0x63808d54dbb0, 3, 1;
L_0x63808d548480 .part L_0x63808d54ccd0, 114, 38;
L_0x63808d5485a0 .part L_0x63808d54d400, 114, 38;
L_0x63808d548810 .part L_0x63808d54dbb0, 4, 1;
L_0x63808d5489d0 .part L_0x63808d54ccd0, 152, 38;
L_0x63808d548b30 .part L_0x63808d54d400, 152, 38;
L_0x63808d548ea0 .part L_0x63808d54dbb0, 5, 1;
L_0x63808d548f70 .part L_0x63808d54ccd0, 190, 38;
L_0x63808d5490c0 .part L_0x63808d54d400, 190, 38;
L_0x63808d5492c0 .part L_0x63808d54dbb0, 6, 1;
L_0x63808d549420 .part L_0x63808d54ccd0, 228, 38;
L_0x63808d5494f0 .part L_0x63808d54d400, 228, 38;
L_0x63808d5497d0 .part L_0x63808d54dbb0, 7, 1;
L_0x63808d5498a0 .part L_0x63808d54ccd0, 266, 38;
L_0x63808d5495c0 .part L_0x63808d54d400, 266, 38;
L_0x63808d549bc0 .part L_0x63808d54dbb0, 8, 1;
L_0x63808d549d50 .part L_0x63808d54ccd0, 304, 38;
L_0x63808d549e20 .part L_0x63808d54d400, 304, 38;
L_0x63808d54a160 .part L_0x63808d54dbb0, 9, 1;
L_0x63808d54a230 .part L_0x63808d54ccd0, 342, 38;
L_0x63808d54a3e0 .part L_0x63808d54d400, 342, 38;
L_0x63808d54a650 .part L_0x63808d54dbb0, 10, 1;
L_0x63808d54a810 .part L_0x63808d54ccd0, 380, 38;
L_0x63808d54a8e0 .part L_0x63808d54d400, 380, 38;
L_0x63808d54ac50 .part L_0x63808d54dbb0, 11, 1;
L_0x63808d54ad20 .part L_0x63808d54ccd0, 418, 38;
L_0x63808d54af00 .part L_0x63808d54d400, 418, 38;
L_0x63808d54b170 .part L_0x63808d54dbb0, 12, 1;
L_0x63808d54b360 .part L_0x63808d54ccd0, 456, 38;
L_0x63808d54b430 .part L_0x63808d54d400, 456, 38;
L_0x63808d54b6d0 .part L_0x63808d54dbb0, 13, 1;
L_0x63808d54b7a0 .part L_0x63808d54ccd0, 494, 38;
L_0x63808d54b9b0 .part L_0x63808d54d400, 494, 38;
L_0x63808d54bc20 .part L_0x63808d54dbb0, 14, 1;
L_0x63808d54b870 .part L_0x63808d54ccd0, 532, 38;
L_0x63808d54be40 .part L_0x63808d54d400, 532, 38;
L_0x63808d54c1e0 .part v0x63808d516ac0_0, 31, 1;
L_0x63808d54c280 .part v0x63808d516c40_0, 31, 1;
L_0x63808d54c8e0 .part L_0x63808d54dbb0, 0, 1;
L_0x63808d54c9b0 .part L_0x63808d54ccd0, 0, 38;
L_0x63808d54cc00 .part L_0x63808d54d400, 0, 38;
LS_0x63808d54ccd0_0_0 .concat8 [ 38 38 38 38], L_0x63808d54c690, v0x63808d197620_0, v0x63808d450410_0, v0x63808d40cf80_0;
LS_0x63808d54ccd0_0_4 .concat8 [ 38 38 38 38], v0x63808d35ba60_0, v0x63808d36b890_0, v0x63808d465fa0_0, v0x63808d3edff0_0;
LS_0x63808d54ccd0_0_8 .concat8 [ 38 38 38 38], v0x63808d37d0c0_0, v0x63808d3cd270_0, v0x63808d404c20_0, v0x63808d45e460_0;
LS_0x63808d54ccd0_0_12 .concat8 [ 38 38 38 38], v0x63808d4daa00_0, v0x63808d3e8c10_0, v0x63808d166e70_0, v0x63808d1863b0_0;
L_0x63808d54ccd0 .concat8 [ 152 152 152 152], LS_0x63808d54ccd0_0_0, LS_0x63808d54ccd0_0_4, LS_0x63808d54ccd0_0_8, LS_0x63808d54ccd0_0_12;
LS_0x63808d54d400_0_0 .concat8 [ 38 38 38 38], L_0x63808d54c700, v0x63808d1978c0_0, v0x63808d443780_0, v0x63808d406a30_0;
LS_0x63808d54d400_0_4 .concat8 [ 38 38 38 38], v0x63808d34ed20_0, v0x63808d35e7b0_0, v0x63808d3c1910_0, v0x63808d3e96b0_0;
LS_0x63808d54d400_0_8 .concat8 [ 38 38 38 38], v0x63808d3fb320_0, v0x63808d3c8ae0_0, v0x63808d450fc0_0, v0x63808d45a030_0;
LS_0x63808d54d400_0_12 .concat8 [ 38 38 38 38], v0x63808d4d9450_0, v0x63808d3c87e0_0, v0x63808d167110_0, v0x63808d186630_0;
L_0x63808d54d400 .concat8 [ 152 152 152 152], LS_0x63808d54d400_0_0, LS_0x63808d54d400_0_4, LS_0x63808d54d400_0_8, LS_0x63808d54d400_0_12;
LS_0x63808d54dbb0_0_0 .concat8 [ 1 1 1 1], L_0x63808d54c620, v0x63808d190e90_0, v0x63808d4615f0_0, v0x63808d433570_0;
LS_0x63808d54dbb0_0_4 .concat8 [ 1 1 1 1], v0x63808d367ec0_0, v0x63808d378c80_0, v0x63808d349210_0, v0x63808d3fb690_0;
LS_0x63808d54dbb0_0_8 .concat8 [ 1 1 1 1], v0x63808d4048d0_0, v0x63808d3db120_0, v0x63808d3ffca0_0, v0x63808d455c80_0;
LS_0x63808d54dbb0_0_12 .concat8 [ 1 1 1 1], v0x63808d36cbf0_0, v0x63808d4d53a0_0, v0x63808d1642e0_0, v0x63808d17b700_0;
L_0x63808d54dbb0 .concat8 [ 4 4 4 4], LS_0x63808d54dbb0_0_0, LS_0x63808d54dbb0_0_4, LS_0x63808d54dbb0_0_8, LS_0x63808d54dbb0_0_12;
L_0x63808d54e0c0 .part L_0x63808d54dbb0, 15, 1;
L_0x63808d54e160 .part L_0x63808d54ccd0, 570, 38;
L_0x63808d54e3b0 .part L_0x63808d54d400, 570, 38;
LS_0x63808d54e450_0_0 .concat8 [ 1 1 1 1], v0x63808d190f30_0, v0x63808d45d1a0_0, v0x63808d433630_0, v0x63808d367f80_0;
LS_0x63808d54e450_0_4 .concat8 [ 1 1 1 1], v0x63808d378d40_0, v0x63808d3492d0_0, v0x63808d3fb750_0, v0x63808d383d00_0;
LS_0x63808d54e450_0_8 .concat8 [ 1 1 1 1], v0x63808d3db210_0, v0x63808d3ffd70_0, v0x63808d451710_0, v0x63808d4dbed0_0;
LS_0x63808d54e450_0_12 .concat8 [ 1 1 1 1], v0x63808d4d39b0_0, v0x63808d1643b0_0, v0x63808d17b7f0_0, v0x63808d1cb8f0_0;
L_0x63808d54e450 .concat8 [ 4 4 4 4], LS_0x63808d54e450_0_0, LS_0x63808d54e450_0_4, LS_0x63808d54e450_0_8, LS_0x63808d54e450_0_12;
L_0x63808d54e8f0 .part L_0x63808d54dbb0, 1, 15;
L_0x63808d54e9c0 .concat [ 15 1 0 0], L_0x63808d54e8f0, v0x63808d1cba60_0;
L_0x63808d54ed40 .functor MUXZ 16, L_0x7b893289d6d8, L_0x63808d54e9c0, v0x63808d516540_0, C4<>;
L_0x63808d54ee80 .part L_0x63808d54dbb0, 0, 1;
L_0x63808d54f100 .concat [ 1 1 0 0], L_0x63808d54ee80, L_0x7b893289d720;
L_0x63808d54f240 .functor MUXZ 2, L_0x7b893289d768, L_0x63808d54f100, v0x63808d516540_0, C4<>;
L_0x63808d54f5b0 .part L_0x63808d54f240, 0, 1;
S_0x63808d3f6190 .scope module, "Vec_Quad_chk" "vec_quad_check" 14 57, 15 22 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x63808d4b12a0_0 .net *"_ivl_0", 1 0, L_0x63808d54c040;  1 drivers
v0x63808d4a8d20_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4a8de0_0 .net "enable", 0 0, v0x63808d5166d0_0;  alias, 1 drivers
v0x63808d4bcd70_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4bce10_0 .var "quad", 1 0;
v0x63808d4d2d60_0 .net "quad_out", 1 0, L_0x63808d54c110;  alias, 1 drivers
v0x63808d45dc20_0 .net "x_in_MSB", 0 0, L_0x63808d54c1e0;  1 drivers
v0x63808d45dce0_0 .net "y_in_MSB", 0 0, L_0x63808d54c280;  1 drivers
L_0x63808d54c040 .concat [ 1 1 0 0], L_0x63808d54c1e0, L_0x63808d54c280;
L_0x63808d54c110 .functor MUXZ 2, v0x63808d4bce10_0, L_0x63808d54c040, v0x63808d5166d0_0, C4<>;
S_0x63808d3f1710 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d379eb0 .param/l "i" 1 14 111, +C4<01>;
S_0x63808d4dc210 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d3f1710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d401010 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d401050 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000001>;
v0x63808d465a50_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d465af0_0 .net "enable", 0 0, L_0x63808d547a60;  1 drivers
v0x63808d4615f0_0 .var "enable_next_stage", 0 0;
v0x63808d45d1a0_0 .var "micro_rot_o", 0 0;
v0x63808d45d260_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d458d50_0 .net/s "x_in", 37 0, L_0x63808d547b60;  1 drivers
v0x63808d454900_0 .net/s "x_out", 37 0, v0x63808d450410_0;  1 drivers
v0x63808d450410_0 .var/s "x_temp_out", 37 0;
v0x63808d44bfe0_0 .net/s "y_in", 37 0, L_0x63808d547c60;  1 drivers
v0x63808d447bb0_0 .net/s "y_out", 37 0, v0x63808d443780_0;  1 drivers
v0x63808d443780_0 .var/s "y_temp_out", 37 0;
S_0x63808d4dac60 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d4549e0 .param/l "i" 1 14 111, +C4<010>;
S_0x63808d4d96b0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d4dac60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d4616c0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d461700 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000010>;
v0x63808d436af0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d436bb0_0 .net "enable", 0 0, L_0x63808d547f00;  1 drivers
v0x63808d433570_0 .var "enable_next_stage", 0 0;
v0x63808d433630_0 .var "micro_rot_o", 0 0;
v0x63808d4325f0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d40d990_0 .net/s "x_in", 37 0, L_0x63808d548050;  1 drivers
v0x63808d40da50_0 .net/s "x_out", 37 0, v0x63808d40cf80_0;  1 drivers
v0x63808d40cf80_0 .var/s "x_temp_out", 37 0;
v0x63808d40c010_0 .net/s "y_in", 37 0, L_0x63808d548140;  1 drivers
v0x63808d406e60_0 .net/s "y_out", 37 0, v0x63808d406a30_0;  1 drivers
v0x63808d406a30_0 .var/s "y_temp_out", 37 0;
S_0x63808d4d8100 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d432700 .param/l "i" 1 14 111, +C4<011>;
S_0x63808d4d6c70 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d4d8100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d4040c0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d404100 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000011>;
v0x63808d36c310_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d36c3d0_0 .net "enable", 0 0, L_0x63808d5483b0;  1 drivers
v0x63808d367ec0_0 .var "enable_next_stage", 0 0;
v0x63808d367f80_0 .var "micro_rot_o", 0 0;
v0x63808d346460_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d35fe90_0 .net/s "x_in", 37 0, L_0x63808d548480;  1 drivers
v0x63808d35ff50_0 .net/s "x_out", 37 0, v0x63808d35ba60_0;  1 drivers
v0x63808d35ba60_0 .var/s "x_temp_out", 37 0;
v0x63808d357630_0 .net/s "y_in", 37 0, L_0x63808d5485a0;  1 drivers
v0x63808d353200_0 .net/s "y_out", 37 0, v0x63808d34ed20_0;  1 drivers
v0x63808d34ed20_0 .var/s "y_temp_out", 37 0;
S_0x63808d4d54c0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d4041a0 .param/l "i" 1 14 111, +C4<0100>;
S_0x63808d4d3cf0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d4d54c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d34a8f0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d34a930 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000100>;
v0x63808d37c9d0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d37ca90_0 .net "enable", 0 0, L_0x63808d548810;  1 drivers
v0x63808d378c80_0 .var "enable_next_stage", 0 0;
v0x63808d378d40_0 .var "micro_rot_o", 0 0;
v0x63808d378590_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d374130_0 .net/s "x_in", 37 0, L_0x63808d5489d0;  1 drivers
v0x63808d36fce0_0 .net/s "x_out", 37 0, v0x63808d36b890_0;  1 drivers
v0x63808d36b890_0 .var/s "x_temp_out", 37 0;
v0x63808d367440_0 .net/s "y_in", 37 0, L_0x63808d548b30;  1 drivers
v0x63808d362be0_0 .net/s "y_out", 37 0, v0x63808d35e7b0_0;  1 drivers
v0x63808d35e7b0_0 .var/s "y_temp_out", 37 0;
S_0x63808d4711c0 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d3786a0 .param/l "i" 1 14 111, +C4<0101>;
S_0x63808d4141d0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d4711c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d35a380 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d35a3c0 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000101>;
v0x63808d34d640_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d34d700_0 .net "enable", 0 0, L_0x63808d548ea0;  1 drivers
v0x63808d349210_0 .var "enable_next_stage", 0 0;
v0x63808d3492d0_0 .var "micro_rot_o", 0 0;
v0x63808d4339b0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4aefa0_0 .net/s "x_in", 37 0, L_0x63808d548f70;  1 drivers
v0x63808d4af060_0 .net/s "x_out", 37 0, v0x63808d465fa0_0;  1 drivers
v0x63808d465fa0_0 .var/s "x_temp_out", 37 0;
v0x63808d40cd80_0 .net/s "y_in", 37 0, L_0x63808d5490c0;  1 drivers
v0x63808d3460d0_0 .net/s "y_out", 37 0, v0x63808d3c1910_0;  1 drivers
v0x63808d3c1910_0 .var/s "y_temp_out", 37 0;
S_0x63808d424f10 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d370840 .param/l "i" 1 14 111, +C4<0110>;
S_0x63808d426a60 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d424f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d378ae0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d378b20 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000110>;
v0x63808d3c4040_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3c4100_0 .net "enable", 0 0, L_0x63808d5492c0;  1 drivers
v0x63808d3fb690_0 .var "enable_next_stage", 0 0;
v0x63808d3fb750_0 .var "micro_rot_o", 0 0;
v0x63808d432fa0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3f2a70_0 .net/s "x_in", 37 0, L_0x63808d549420;  1 drivers
v0x63808d3f2b50_0 .net/s "x_out", 37 0, v0x63808d3edff0_0;  1 drivers
v0x63808d3edff0_0 .var/s "x_temp_out", 37 0;
v0x63808d3ee0d0_0 .net/s "y_in", 37 0, L_0x63808d5494f0;  1 drivers
v0x63808d3e95d0_0 .net/s "y_out", 37 0, v0x63808d3e96b0_0;  1 drivers
v0x63808d3e96b0_0 .var/s "y_temp_out", 37 0;
S_0x63808d4256e0 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d35a460 .param/l "i" 1 14 111, +C4<0111>;
S_0x63808d4254c0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d4256e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d4054f0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d405530 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000000111>;
v0x63808d313ed0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4047f0_0 .net "enable", 0 0, L_0x63808d5497d0;  1 drivers
v0x63808d4048d0_0 .var "enable_next_stage", 0 0;
v0x63808d383d00_0 .var "micro_rot_o", 0 0;
v0x63808d383dc0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d46a580_0 .net/s "x_in", 37 0, L_0x63808d5498a0;  1 drivers
v0x63808d46a660_0 .net/s "x_out", 37 0, v0x63808d37d0c0_0;  1 drivers
v0x63808d37d0c0_0 .var/s "x_temp_out", 37 0;
v0x63808d37d1a0_0 .net/s "y_in", 37 0, L_0x63808d5495c0;  1 drivers
v0x63808d3fb240_0 .net/s "y_out", 37 0, v0x63808d3fb320_0;  1 drivers
v0x63808d3fb320_0 .var/s "y_temp_out", 37 0;
S_0x63808d3f67c0 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d406f40 .param/l "i" 1 14 111, +C4<01000>;
S_0x63808d3ed2c0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d3f67c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d3f1e60 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d3f1ea0 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001000>;
v0x63808d3dfc50_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3e46f0_0 .net "enable", 0 0, L_0x63808d549bc0;  1 drivers
v0x63808d3db120_0 .var "enable_next_stage", 0 0;
v0x63808d3db210_0 .var "micro_rot_o", 0 0;
v0x63808d3d1be0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d3d1c80_0 .net/s "x_in", 37 0, L_0x63808d549d50;  1 drivers
v0x63808d3cd190_0 .net/s "x_out", 37 0, v0x63808d3cd270_0;  1 drivers
v0x63808d3cd270_0 .var/s "x_temp_out", 37 0;
v0x63808d3dfef0_0 .net/s "y_in", 37 0, L_0x63808d549e20;  1 drivers
v0x63808d3dffd0_0 .net/s "y_out", 37 0, v0x63808d3c8ae0_0;  1 drivers
v0x63808d3c8ae0_0 .var/s "y_temp_out", 37 0;
S_0x63808d3e4940 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d3e4af0 .param/l "i" 1 14 111, +C4<01001>;
S_0x63808d400000 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d3e4940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d3ed670 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d3ed6b0 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001001>;
v0x63808d3d64b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d3d6550_0 .net "enable", 0 0, L_0x63808d54a160;  1 drivers
v0x63808d3ffca0_0 .var "enable_next_stage", 0 0;
v0x63808d3ffd70_0 .var "micro_rot_o", 0 0;
v0x63808d3ffe10_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d404a60_0 .net/s "x_in", 37 0, L_0x63808d54a230;  1 drivers
v0x63808d404b40_0 .net/s "x_out", 37 0, v0x63808d404c20_0;  1 drivers
v0x63808d404c20_0 .var/s "x_temp_out", 37 0;
v0x63808d450e00_0 .net/s "y_in", 37 0, L_0x63808d54a3e0;  1 drivers
v0x63808d450ee0_0 .net/s "y_out", 37 0, v0x63808d450fc0_0;  1 drivers
v0x63808d450fc0_0 .var/s "y_temp_out", 37 0;
S_0x63808d363940 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d363af0 .param/l "i" 1 14 111, +C4<01010>;
S_0x63808d3f20a0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d363940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d3f22a0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d3f22e0 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001010>;
v0x63808d455b00_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d455bc0_0 .net "enable", 0 0, L_0x63808d54a650;  1 drivers
v0x63808d455c80_0 .var "enable_next_stage", 0 0;
v0x63808d451710_0 .var "micro_rot_o", 0 0;
v0x63808d4517d0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4518c0_0 .net/s "x_in", 37 0, L_0x63808d54a810;  1 drivers
v0x63808d45e3a0_0 .net/s "x_out", 37 0, v0x63808d45e460_0;  1 drivers
v0x63808d45e460_0 .var/s "x_temp_out", 37 0;
v0x63808d45e540_0 .net/s "y_in", 37 0, L_0x63808d54a8e0;  1 drivers
v0x63808d459f50_0 .net/s "y_out", 37 0, v0x63808d45a030_0;  1 drivers
v0x63808d45a030_0 .var/s "y_temp_out", 37 0;
S_0x63808d368640 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d3687f0 .param/l "i" 1 14 111, +C4<01011>;
S_0x63808d364250 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d368640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d3d68e0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d3d6920 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001011>;
v0x63808d36ca90_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d36cb30_0 .net "enable", 0 0, L_0x63808d54ac50;  1 drivers
v0x63808d36cbf0_0 .var "enable_next_stage", 0 0;
v0x63808d4dbed0_0 .var "micro_rot_o", 0 0;
v0x63808d4dbf90_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4dc080_0 .net/s "x_in", 37 0, L_0x63808d54ad20;  1 drivers
v0x63808d4da920_0 .net/s "x_out", 37 0, v0x63808d4daa00_0;  1 drivers
v0x63808d4daa00_0 .var/s "x_temp_out", 37 0;
v0x63808d4daae0_0 .net/s "y_in", 37 0, L_0x63808d54af00;  1 drivers
v0x63808d4d9370_0 .net/s "y_out", 37 0, v0x63808d4d9450_0;  1 drivers
v0x63808d4d9450_0 .var/s "y_temp_out", 37 0;
S_0x63808d4d7dc0 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d4dabc0 .param/l "i" 1 14 111, +C4<01100>;
S_0x63808d4d6930 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d4d7dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d4d6b10 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d4d6b50 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001100>;
v0x63808d4d5260_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4d5300_0 .net "enable", 0 0, L_0x63808d54b170;  1 drivers
v0x63808d4d53a0_0 .var "enable_next_stage", 0 0;
v0x63808d4d39b0_0 .var "micro_rot_o", 0 0;
v0x63808d4d3a70_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4d3b60_0 .net/s "x_in", 37 0, L_0x63808d54b360;  1 drivers
v0x63808d3e8b30_0 .net/s "x_out", 37 0, v0x63808d3e8c10_0;  1 drivers
v0x63808d3e8c10_0 .var/s "x_temp_out", 37 0;
v0x63808d3e8cf0_0 .net/s "y_in", 37 0, L_0x63808d54b430;  1 drivers
v0x63808d3c8700_0 .net/s "y_out", 37 0, v0x63808d3c87e0_0;  1 drivers
v0x63808d3c87e0_0 .var/s "y_temp_out", 37 0;
S_0x63808d1a6a20 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d1a6bd0 .param/l "i" 1 14 111, +C4<01101>;
S_0x63808d1a6cb0 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d1a6a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d105490 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d1054d0 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001101>;
v0x63808d1057b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d105870_0 .net "enable", 0 0, L_0x63808d54b6d0;  1 drivers
v0x63808d1642e0_0 .var "enable_next_stage", 0 0;
v0x63808d1643b0_0 .var "micro_rot_o", 0 0;
v0x63808d164450_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d164540_0 .net/s "x_in", 37 0, L_0x63808d54b7a0;  1 drivers
v0x63808d164620_0 .net/s "x_out", 37 0, v0x63808d166e70_0;  1 drivers
v0x63808d166e70_0 .var/s "x_temp_out", 37 0;
v0x63808d166f50_0 .net/s "y_in", 37 0, L_0x63808d54b9b0;  1 drivers
v0x63808d167030_0 .net/s "y_out", 37 0, v0x63808d167110_0;  1 drivers
v0x63808d167110_0 .var/s "y_temp_out", 37 0;
S_0x63808d209f00 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 14 111, 14 111 0, S_0x63808d3fac10;
 .timescale -9 -12;
P_0x63808d20a090 .param/l "i" 1 14 111, +C4<01110>;
S_0x63808d20a170 .scope module, "Vect_Block" "vec_block" 14 115, 16 22 0, S_0x63808d209f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x63808d175870 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
P_0x63808d1758b0 .param/l "MICRO_ROT_STAGE" 0 16 24, +C4<00000000000000000000000000001110>;
v0x63808d175b60_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d175c20_0 .net "enable", 0 0, L_0x63808d54bc20;  1 drivers
v0x63808d17b700_0 .var "enable_next_stage", 0 0;
v0x63808d17b7f0_0 .var "micro_rot_o", 0 0;
v0x63808d17b8b0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d17b9a0_0 .net/s "x_in", 37 0, L_0x63808d54b870;  1 drivers
v0x63808d17ba80_0 .net/s "x_out", 37 0, v0x63808d1863b0_0;  1 drivers
v0x63808d1863b0_0 .var/s "x_temp_out", 37 0;
v0x63808d186470_0 .net/s "y_in", 37 0, L_0x63808d54be40;  1 drivers
v0x63808d186550_0 .net/s "y_out", 37 0, v0x63808d186630_0;  1 drivers
v0x63808d186630_0 .var/s "y_temp_out", 37 0;
S_0x63808d19ef90 .scope module, "Vec_Stage_0" "vec_block_first_stage" 14 96, 17 22 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x63808d19f120 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000100110>;
v0x63808d19f350_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d190dd0_0 .net "enable", 0 0, L_0x63808d54c8e0;  1 drivers
v0x63808d190e90_0 .var "enable_next_stage", 0 0;
v0x63808d190f30_0 .var "micro_rot_o", 0 0;
v0x63808d190ff0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d1910e0_0 .var "vec_microRot_out_start", 0 0;
v0x63808d1911a0_0 .net/s "x_in", 37 0, L_0x63808d54c9b0;  1 drivers
v0x63808d197560_0 .net/s "x_out", 37 0, v0x63808d197620_0;  1 drivers
v0x63808d197620_0 .var/s "x_temp_out", 37 0;
v0x63808d197700_0 .net/s "y_in", 37 0, L_0x63808d54cc00;  1 drivers
v0x63808d1977e0_0 .net/s "y_out", 37 0, v0x63808d1978c0_0;  1 drivers
v0x63808d1978c0_0 .var/s "y_temp_out", 37 0;
S_0x63808d242b70 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 14 132, 18 22 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x63808d3f1d40 .param/l "CORDIC_WIDTH" 0 18 23, +C4<00000000000000000000000000100110>;
P_0x63808d3f1d80 .param/l "MICRO_ROT_STAGE" 0 18 24, +C4<000000000000000000000000000001111>;
L_0x63808d54e050 .functor BUFZ 38, v0x63808d1e84f0_0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
v0x63808d1cb770_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d1cb830_0 .net "enable", 0 0, L_0x63808d54e0c0;  1 drivers
v0x63808d1cb8f0_0 .var "micro_rot_o", 0 0;
v0x63808d1cb9c0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d1cba60_0 .var "op_valid", 0 0;
v0x63808d1e8330_0 .net/s "x_in", 37 0, L_0x63808d54e160;  1 drivers
v0x63808d1e8410_0 .net/s "x_out", 37 0, L_0x63808d54e050;  alias, 1 drivers
v0x63808d1e84f0_0 .var/s "x_temp_out", 37 0;
v0x63808d1e85d0_0 .net/s "y_in", 37 0, L_0x63808d54e3b0;  1 drivers
S_0x63808d1db890 .scope module, "abs" "absolute_value" 14 68, 19 22 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /OUTPUT 32 "x_out";
    .port_info 3 /OUTPUT 32 "y_out";
P_0x63808d1dba20 .param/l "DATA_WIDTH" 0 19 23, +C4<00000000000000000000000000100000>;
v0x63808d1dbbc0_0 .net/s "x_in", 31 0, v0x63808d516ac0_0;  alias, 1 drivers
v0x63808d1e1eb0_0 .var "x_out", 31 0;
v0x63808d1e1f90_0 .net/s "y_in", 31 0, v0x63808d516c40_0;  alias, 1 drivers
v0x63808d1e2080_0 .var "y_out", 31 0;
E_0x63808d40cc40 .event anyedge, v0x63808d1dbbc0_0, v0x63808d1e1f90_0;
S_0x63808d1f08a0 .scope module, "angle_calculation" "vec_angle_calc" 14 176, 20 22 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x63808d1dbac0 .param/l "ANGLE_WIDTH" 0 20 23, +C4<00000000000000000000000000010000>;
P_0x63808d1dbb00 .param/l "CORDIC_STAGES" 0 20 24, +C4<00000000000000000000000000010000>;
L_0x63808d54f830 .functor AND 1, L_0x63808d54f6f0, L_0x63808d54f790, C4<1>, C4<1>;
L_0x63808d54f9e0 .functor NOT 16, L_0x63808d54fbf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x63808d4e20e0_0 .net *"_ivl_1", 0 0, L_0x63808d54f6f0;  1 drivers
v0x63808d4e21c0_0 .net *"_ivl_12", 15 0, L_0x63808d54fa50;  1 drivers
v0x63808d4e22a0_0 .net *"_ivl_16", 15 0, L_0x63808d54f9e0;  1 drivers
L_0x7b893289d7b0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x63808d4e2360_0 .net/2u *"_ivl_18", 15 0, L_0x7b893289d7b0;  1 drivers
v0x63808d4e2440_0 .net *"_ivl_3", 0 0, L_0x63808d54f790;  1 drivers
v0x63808d4e2570_0 .net *"_ivl_5", 0 0, L_0x63808d54f830;  1 drivers
v0x63808d4e2630_0 .net *"_ivl_8", 15 0, L_0x63808d54f940;  1 drivers
v0x63808d4e2710_0 .net/s "angle_final", 15 0, L_0x63808d54fbf0;  1 drivers
v0x63808d4e27f0_0 .net/s "angle_final_neg", 15 0, L_0x63808d54fdd0;  1 drivers
v0x63808d4e2960_0 .var/s "angle_out", 15 0;
v0x63808d4e2a40 .array/s "angle_temp", 0 14, 15 0;
v0x63808d4e2ce0 .array "atan", 0 15, 15 0;
v0x63808d4e3030_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4e30d0_0 .net "enable_in", 15 0, L_0x63808d54ed40;  alias, 1 drivers
v0x63808d4e31b0_0 .var/i "k", 31 0;
v0x63808d4e3290_0 .net "micro_rot_dir_in", 15 0, L_0x63808d54e450;  alias, 1 drivers
v0x63808d4e3370_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4e3520_0 .net "quad_in", 1 0, L_0x63808d54c110;  alias, 1 drivers
v0x63808d4e35e0 .array "quad_r", 0 15, 1 0;
v0x63808d4e3680_0 .net "quad_vld_in", 0 0, L_0x63808d54f5b0;  alias, 1 drivers
L_0x63808d54f6f0 .part L_0x63808d54ed40, 15, 1;
L_0x63808d54f790 .part L_0x63808d54e450, 15, 1;
v0x63808d4e2a40_14 .array/port v0x63808d4e2a40, 14;
v0x63808d4e2ce0_15 .array/port v0x63808d4e2ce0, 15;
L_0x63808d54f940 .arith/sub 16, v0x63808d4e2a40_14, v0x63808d4e2ce0_15;
L_0x63808d54fa50 .arith/sum 16, v0x63808d4e2a40_14, v0x63808d4e2ce0_15;
L_0x63808d54fbf0 .functor MUXZ 16, L_0x63808d54fa50, L_0x63808d54f940, L_0x63808d54f830, C4<>;
L_0x63808d54fdd0 .arith/sum 16, L_0x63808d54f9e0, L_0x7b893289d7b0;
S_0x63808d1f0b90 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d3d1d60 .param/l "i" 1 20 76, +C4<01>;
S_0x63808d1f4df0 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d1f5010 .param/l "i" 1 20 76, +C4<010>;
S_0x63808d1f50d0 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d36ccc0 .param/l "i" 1 20 76, +C4<011>;
S_0x63808d1f78c0 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d1f7aa0 .param/l "i" 1 20 76, +C4<0100>;
S_0x63808d1f7b80 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d1e22b0 .param/l "i" 1 20 76, +C4<0101>;
S_0x63808d235900 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d235ae0 .param/l "i" 1 20 76, +C4<0110>;
S_0x63808d1404f0 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d1406d0 .param/l "i" 1 20 76, +C4<0111>;
S_0x63808d1407b0 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d235c10 .param/l "i" 1 20 76, +C4<01000>;
S_0x63808d4e1130 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d1e2260 .param/l "i" 1 20 76, +C4<01001>;
S_0x63808d4e1360 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d4e1540 .param/l "i" 1 20 76, +C4<01010>;
S_0x63808d4e15e0 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d4e17c0 .param/l "i" 1 20 76, +C4<01011>;
S_0x63808d4e18a0 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d4e1a80 .param/l "i" 1 20 76, +C4<01100>;
S_0x63808d4e1b60 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d4e1d40 .param/l "i" 1 20 76, +C4<01101>;
S_0x63808d4e1e20 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 20 76, 20 76 0, S_0x63808d1f08a0;
 .timescale -9 -12;
P_0x63808d4e2000 .param/l "i" 1 20 76, +C4<01110>;
S_0x63808d4e3820 .scope module, "ip_up" "ip_upscale" 14 78, 10 21 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x63808d4e2890 .param/l "CORDIC_WIDTH" 0 10 23, +C4<00000000000000000000000000100110>;
P_0x63808d4e28d0 .param/l "DATA_WIDTH" 0 10 22, +C4<00000000000000000000000000100000>;
L_0x7b893289d648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x63808d4e3b10_0 .net/2u *"_ivl_0", 5 0, L_0x7b893289d648;  1 drivers
L_0x7b893289d690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x63808d4e3c10_0 .net/2u *"_ivl_4", 5 0, L_0x7b893289d690;  1 drivers
v0x63808d4e3cf0_0 .net "enable", 0 0, v0x63808d5166d0_0;  alias, 1 drivers
v0x63808d4e3df0_0 .net "x_in", 31 0, v0x63808d1e1eb0_0;  alias, 1 drivers
v0x63808d4e3ec0_0 .net "x_out", 37 0, L_0x63808d54c490;  alias, 1 drivers
v0x63808d4e3fb0_0 .net "y_in", 31 0, v0x63808d1e2080_0;  alias, 1 drivers
v0x63808d4e4070_0 .net "y_out", 37 0, L_0x63808d54c530;  alias, 1 drivers
L_0x63808d54c490 .concat [ 6 32 0 0], L_0x7b893289d648, v0x63808d1e1eb0_0;
L_0x63808d54c530 .concat [ 6 32 0 0], L_0x7b893289d690, v0x63808d1e2080_0;
S_0x63808d4e4200 .scope module, "op_down" "vec_op_downscale" 14 154, 21 22 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /OUTPUT 32 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x63808d4e3a00 .param/l "CORDIC_WIDTH" 0 21 23, +C4<00000000000000000000000000100110>;
P_0x63808d4e3a40 .param/l "DATA_WIDTH" 0 21 24, +C4<00000000000000000000000000100000>;
v0x63808d4e45e0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4e46a0_0 .net "enable", 0 0, v0x63808d1cba60_0;  alias, 1 drivers
v0x63808d4e4790_0 .var "enable_r", 0 0;
v0x63808d4e4860_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4e4900_0 .net "op_vld", 0 0, v0x63808d4e4790_0;  alias, 1 drivers
v0x63808d4e49f0_0 .var/s "x_downscaled", 31 0;
v0x63808d4e4ab0_0 .net/s "x_in", 37 0, v0x63808d4e51b0_0;  alias, 1 drivers
v0x63808d4e4b90_0 .net/s "x_out", 31 0, v0x63808d4e49f0_0;  alias, 1 drivers
S_0x63808d4e4d70 .scope module, "scaling" "vec_scaling" 14 145, 22 21 0, S_0x63808d3fac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 38 "scale_out";
P_0x63808d4e4f50 .param/l "CORDIC_WIDTH" 0 22 22, +C4<00000000000000000000000000100110>;
v0x63808d4e50a0_0 .net "en", 0 0, v0x63808d1cba60_0;  alias, 1 drivers
v0x63808d4e51b0_0 .var/s "scale_out", 37 0;
v0x63808d4e5270_0 .net/s "x_in", 37 0, L_0x63808d54e050;  alias, 1 drivers
E_0x63808d4dffa0 .event anyedge, v0x63808d1cba60_0, v0x63808d1e8410_0;
S_0x63808d4e7450 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4e7680 .param/l "i" 1 4 86, +C4<00>;
L_0x7b893289d0f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x63808d4e7760_0 .net *"_ivl_0", 0 0, L_0x7b893289d0f0;  1 drivers
v0x63808d4e7840_0 .net *"_ivl_10", 0 0, L_0x63808d532310;  1 drivers
v0x63808d4e7920_0 .net *"_ivl_2", 1 0, L_0x63808d531eb0;  1 drivers
L_0x7b893289d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4e79e0_0 .net/2u *"_ivl_4", 1 0, L_0x7b893289d138;  1 drivers
v0x63808d4e7ac0_0 .net *"_ivl_6", 0 0, L_0x63808d532040;  1 drivers
v0x63808d4e7bd0_0 .net *"_ivl_8", 0 0, L_0x63808d532180;  1 drivers
v0x63808d4e7cb0_0 .net *"_ivl_9", 0 0, L_0x63808d532270;  1 drivers
L_0x63808d531eb0 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x7b893289d0f0;
L_0x63808d532040 .cmp/ne 2, L_0x63808d531eb0, L_0x7b893289d138;
L_0x63808d532310 .functor MUXZ 1, L_0x63808d532270, L_0x63808d532180, L_0x63808d532040, C4<>;
S_0x63808d4e7d90 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4e7f90 .param/l "i" 1 4 86, +C4<01>;
v0x63808d4e8070_0 .net *"_ivl_0", 0 0, L_0x63808d5324a0;  1 drivers
v0x63808d4e8150_0 .net *"_ivl_1", 1 0, L_0x63808d532540;  1 drivers
L_0x7b893289d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4e8230_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d180;  1 drivers
v0x63808d4e82f0_0 .net *"_ivl_5", 0 0, L_0x63808d532630;  1 drivers
v0x63808d4e83b0_0 .net *"_ivl_7", 0 0, L_0x63808d532770;  1 drivers
v0x63808d4e84e0_0 .net *"_ivl_8", 0 0, L_0x63808d532840;  1 drivers
v0x63808d4e85c0_0 .net *"_ivl_9", 0 0, L_0x63808d5328e0;  1 drivers
L_0x63808d532540 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d5324a0;
L_0x63808d532630 .cmp/ne 2, L_0x63808d532540, L_0x7b893289d180;
L_0x63808d5328e0 .functor MUXZ 1, L_0x63808d532840, L_0x63808d532770, L_0x63808d532630, C4<>;
S_0x63808d4e86a0 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4e88f0 .param/l "i" 1 4 86, +C4<010>;
v0x63808d4e89d0_0 .net *"_ivl_0", 0 0, L_0x63808d532aa0;  1 drivers
v0x63808d4e8ab0_0 .net *"_ivl_1", 1 0, L_0x63808d532bd0;  1 drivers
L_0x7b893289d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4e8b90_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d1c8;  1 drivers
v0x63808d4e8c50_0 .net *"_ivl_5", 0 0, L_0x63808d532d00;  1 drivers
v0x63808d4e8d10_0 .net *"_ivl_7", 0 0, L_0x63808d532e40;  1 drivers
v0x63808d4e8e40_0 .net *"_ivl_8", 0 0, L_0x63808d532f70;  1 drivers
v0x63808d4e8f20_0 .net *"_ivl_9", 0 0, L_0x63808d533170;  1 drivers
L_0x63808d532bd0 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d532aa0;
L_0x63808d532d00 .cmp/ne 2, L_0x63808d532bd0, L_0x7b893289d1c8;
L_0x63808d533170 .functor MUXZ 1, L_0x63808d532f70, L_0x63808d532e40, L_0x63808d532d00, C4<>;
S_0x63808d4e9000 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4e9200 .param/l "i" 1 4 86, +C4<011>;
v0x63808d4e92e0_0 .net *"_ivl_0", 0 0, L_0x63808d5332b0;  1 drivers
v0x63808d4e93c0_0 .net *"_ivl_1", 1 0, L_0x63808d533350;  1 drivers
L_0x7b893289d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4e94a0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d210;  1 drivers
v0x63808d4e9560_0 .net *"_ivl_5", 0 0, L_0x63808d533440;  1 drivers
v0x63808d4e9620_0 .net *"_ivl_7", 0 0, L_0x63808d533580;  1 drivers
v0x63808d4e9750_0 .net *"_ivl_8", 0 0, L_0x63808d533680;  1 drivers
v0x63808d4e9830_0 .net *"_ivl_9", 0 0, L_0x63808d533720;  1 drivers
L_0x63808d533350 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d5332b0;
L_0x63808d533440 .cmp/ne 2, L_0x63808d533350, L_0x7b893289d210;
L_0x63808d533720 .functor MUXZ 1, L_0x63808d533680, L_0x63808d533580, L_0x63808d533440, C4<>;
S_0x63808d4e9910 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4e9b10 .param/l "i" 1 4 86, +C4<0100>;
v0x63808d4e9bf0_0 .net *"_ivl_0", 0 0, L_0x63808d533860;  1 drivers
v0x63808d4e9cd0_0 .net *"_ivl_1", 1 0, L_0x63808d533970;  1 drivers
L_0x7b893289d258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4e9db0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d258;  1 drivers
v0x63808d4e9e70_0 .net *"_ivl_5", 0 0, L_0x63808d533aa0;  1 drivers
v0x63808d4e9f30_0 .net *"_ivl_7", 0 0, L_0x63808d533b90;  1 drivers
v0x63808d4ea060_0 .net *"_ivl_8", 0 0, L_0x63808d533c30;  1 drivers
v0x63808d4ea140_0 .net *"_ivl_9", 0 0, L_0x63808d533d50;  1 drivers
L_0x63808d533970 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d533860;
L_0x63808d533aa0 .cmp/ne 2, L_0x63808d533970, L_0x7b893289d258;
L_0x63808d533d50 .functor MUXZ 1, L_0x63808d533c30, L_0x63808d533b90, L_0x63808d533aa0, C4<>;
S_0x63808d4ea220 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4ea420 .param/l "i" 1 4 86, +C4<0101>;
v0x63808d4ea500_0 .net *"_ivl_0", 0 0, L_0x63808d533f10;  1 drivers
v0x63808d4ea5e0_0 .net *"_ivl_1", 1 0, L_0x63808d533fb0;  1 drivers
L_0x7b893289d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4ea6c0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d2a0;  1 drivers
v0x63808d4ea780_0 .net *"_ivl_5", 0 0, L_0x63808d5340a0;  1 drivers
v0x63808d4ea840_0 .net *"_ivl_7", 0 0, L_0x63808d5341e0;  1 drivers
v0x63808d4ea970_0 .net *"_ivl_8", 0 0, L_0x63808d534310;  1 drivers
v0x63808d4eaa50_0 .net *"_ivl_9", 0 0, L_0x63808d5343b0;  1 drivers
L_0x63808d533fb0 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d533f10;
L_0x63808d5340a0 .cmp/ne 2, L_0x63808d533fb0, L_0x7b893289d2a0;
L_0x63808d5343b0 .functor MUXZ 1, L_0x63808d534310, L_0x63808d5341e0, L_0x63808d5340a0, C4<>;
S_0x63808d4eab30 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4e88a0 .param/l "i" 1 4 86, +C4<0110>;
v0x63808d4eadc0_0 .net *"_ivl_0", 0 0, L_0x63808d534570;  1 drivers
v0x63808d4eaea0_0 .net *"_ivl_1", 1 0, L_0x63808d5346b0;  1 drivers
L_0x7b893289d2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4eaf80_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d2e8;  1 drivers
v0x63808d4eb040_0 .net *"_ivl_5", 0 0, L_0x63808d5348b0;  1 drivers
v0x63808d4eb100_0 .net *"_ivl_7", 0 0, L_0x63808d5349f0;  1 drivers
v0x63808d4eb230_0 .net *"_ivl_8", 0 0, L_0x63808d534ba0;  1 drivers
v0x63808d4eb310_0 .net *"_ivl_9", 0 0, L_0x63808d534610;  1 drivers
L_0x63808d5346b0 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d534570;
L_0x63808d5348b0 .cmp/ne 2, L_0x63808d5346b0, L_0x7b893289d2e8;
L_0x63808d534610 .functor MUXZ 1, L_0x63808d534ba0, L_0x63808d5349f0, L_0x63808d5348b0, C4<>;
S_0x63808d4eb3f0 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4eb5f0 .param/l "i" 1 4 86, +C4<0111>;
v0x63808d4eb6d0_0 .net *"_ivl_0", 0 0, L_0x63808d534e10;  1 drivers
v0x63808d4eb7b0_0 .net *"_ivl_1", 1 0, L_0x63808d534eb0;  1 drivers
L_0x7b893289d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4eb890_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d330;  1 drivers
v0x63808d4eb950_0 .net *"_ivl_5", 0 0, L_0x63808d534fa0;  1 drivers
v0x63808d4eba10_0 .net *"_ivl_7", 0 0, L_0x63808d5350e0;  1 drivers
v0x63808d4ebb40_0 .net *"_ivl_8", 0 0, L_0x63808d535240;  1 drivers
v0x63808d4ebc20_0 .net *"_ivl_9", 0 0, L_0x63808d5352e0;  1 drivers
L_0x63808d534eb0 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d534e10;
L_0x63808d534fa0 .cmp/ne 2, L_0x63808d534eb0, L_0x7b893289d330;
L_0x63808d5352e0 .functor MUXZ 1, L_0x63808d535240, L_0x63808d5350e0, L_0x63808d534fa0, C4<>;
S_0x63808d4ebd00 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4ebf00 .param/l "i" 1 4 86, +C4<01000>;
v0x63808d4ebfe0_0 .net *"_ivl_0", 0 0, L_0x63808d5354a0;  1 drivers
v0x63808d4ec0c0_0 .net *"_ivl_1", 1 0, L_0x63808d535720;  1 drivers
L_0x7b893289d378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4ec1a0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d378;  1 drivers
v0x63808d4ec260_0 .net *"_ivl_5", 0 0, L_0x63808d535810;  1 drivers
v0x63808d4ec320_0 .net *"_ivl_7", 0 0, L_0x63808d535950;  1 drivers
v0x63808d4ec450_0 .net *"_ivl_8", 0 0, L_0x63808d5359f0;  1 drivers
v0x63808d4ec530_0 .net *"_ivl_9", 0 0, L_0x63808d535b70;  1 drivers
L_0x63808d535720 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d5354a0;
L_0x63808d535810 .cmp/ne 2, L_0x63808d535720, L_0x7b893289d378;
L_0x63808d535b70 .functor MUXZ 1, L_0x63808d5359f0, L_0x63808d535950, L_0x63808d535810, C4<>;
S_0x63808d4ec610 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4ec810 .param/l "i" 1 4 86, +C4<01001>;
v0x63808d4ec8f0_0 .net *"_ivl_0", 0 0, L_0x63808d535d30;  1 drivers
v0x63808d4ec9d0_0 .net *"_ivl_1", 1 0, L_0x63808d535dd0;  1 drivers
L_0x7b893289d3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4ecab0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d3c0;  1 drivers
v0x63808d4ecb70_0 .net *"_ivl_5", 0 0, L_0x63808d535ec0;  1 drivers
v0x63808d4ecc30_0 .net *"_ivl_7", 0 0, L_0x63808d536000;  1 drivers
v0x63808d4ecd60_0 .net *"_ivl_8", 0 0, L_0x63808d536190;  1 drivers
v0x63808d4ece40_0 .net *"_ivl_9", 0 0, L_0x63808d536230;  1 drivers
L_0x63808d535dd0 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d535d30;
L_0x63808d535ec0 .cmp/ne 2, L_0x63808d535dd0, L_0x7b893289d3c0;
L_0x63808d536230 .functor MUXZ 1, L_0x63808d536190, L_0x63808d536000, L_0x63808d535ec0, C4<>;
S_0x63808d4ecf20 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4ed120 .param/l "i" 1 4 86, +C4<01010>;
v0x63808d4ed200_0 .net *"_ivl_0", 0 0, L_0x63808d5363f0;  1 drivers
v0x63808d4ed2e0_0 .net *"_ivl_1", 1 0, L_0x63808d536590;  1 drivers
L_0x7b893289d408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4ed3c0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d408;  1 drivers
v0x63808d4ed480_0 .net *"_ivl_5", 0 0, L_0x63808d536680;  1 drivers
v0x63808d4ed540_0 .net *"_ivl_7", 0 0, L_0x63808d5367c0;  1 drivers
v0x63808d4ed670_0 .net *"_ivl_8", 0 0, L_0x63808d536860;  1 drivers
v0x63808d4ed750_0 .net *"_ivl_9", 0 0, L_0x63808d536c20;  1 drivers
L_0x63808d536590 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d5363f0;
L_0x63808d536680 .cmp/ne 2, L_0x63808d536590, L_0x7b893289d408;
L_0x63808d536c20 .functor MUXZ 1, L_0x63808d536860, L_0x63808d5367c0, L_0x63808d536680, C4<>;
S_0x63808d4ed830 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4eda30 .param/l "i" 1 4 86, +C4<01011>;
v0x63808d4edb10_0 .net *"_ivl_0", 0 0, L_0x63808d536de0;  1 drivers
v0x63808d4edbf0_0 .net *"_ivl_1", 1 0, L_0x63808d536e80;  1 drivers
L_0x7b893289d450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4edcd0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d450;  1 drivers
v0x63808d4edd90_0 .net *"_ivl_5", 0 0, L_0x63808d536f70;  1 drivers
v0x63808d4ede50_0 .net *"_ivl_7", 0 0, L_0x63808d5370b0;  1 drivers
v0x63808d4edf80_0 .net *"_ivl_8", 0 0, L_0x63808d537270;  1 drivers
v0x63808d4ee060_0 .net *"_ivl_9", 0 0, L_0x63808d537310;  1 drivers
L_0x63808d536e80 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d536de0;
L_0x63808d536f70 .cmp/ne 2, L_0x63808d536e80, L_0x7b893289d450;
L_0x63808d537310 .functor MUXZ 1, L_0x63808d537270, L_0x63808d5370b0, L_0x63808d536f70, C4<>;
S_0x63808d4ee140 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4ee340 .param/l "i" 1 4 86, +C4<01100>;
v0x63808d4ee420_0 .net *"_ivl_0", 0 0, L_0x63808d5374d0;  1 drivers
v0x63808d4ee500_0 .net *"_ivl_1", 1 0, L_0x63808d537150;  1 drivers
L_0x7b893289d498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4ee5e0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d498;  1 drivers
v0x63808d4ee6a0_0 .net *"_ivl_5", 0 0, L_0x63808d5376a0;  1 drivers
v0x63808d4ee760_0 .net *"_ivl_7", 0 0, L_0x63808d5377e0;  1 drivers
v0x63808d4ee890_0 .net *"_ivl_8", 0 0, L_0x63808d537880;  1 drivers
v0x63808d4ee970_0 .net *"_ivl_9", 0 0, L_0x63808d537a60;  1 drivers
L_0x63808d537150 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d5374d0;
L_0x63808d5376a0 .cmp/ne 2, L_0x63808d537150, L_0x7b893289d498;
L_0x63808d537a60 .functor MUXZ 1, L_0x63808d537880, L_0x63808d5377e0, L_0x63808d5376a0, C4<>;
S_0x63808d4eea50 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4eec50 .param/l "i" 1 4 86, +C4<01101>;
v0x63808d4eed30_0 .net *"_ivl_0", 0 0, L_0x63808d537bf0;  1 drivers
v0x63808d4eee10_0 .net *"_ivl_1", 1 0, L_0x63808d537c90;  1 drivers
L_0x7b893289d4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4eeef0_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d4e0;  1 drivers
v0x63808d4eefb0_0 .net *"_ivl_5", 0 0, L_0x63808d537d80;  1 drivers
v0x63808d4ef070_0 .net *"_ivl_7", 0 0, L_0x63808d537ec0;  1 drivers
v0x63808d4ef1a0_0 .net *"_ivl_8", 0 0, L_0x63808d5380b0;  1 drivers
v0x63808d4ef280_0 .net *"_ivl_9", 0 0, L_0x63808d538150;  1 drivers
L_0x63808d537c90 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d537bf0;
L_0x63808d537d80 .cmp/ne 2, L_0x63808d537c90, L_0x7b893289d4e0;
L_0x63808d538150 .functor MUXZ 1, L_0x63808d5380b0, L_0x63808d537ec0, L_0x63808d537d80, C4<>;
S_0x63808d4ef360 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4ef560 .param/l "i" 1 4 86, +C4<01110>;
v0x63808d4ef640_0 .net *"_ivl_0", 0 0, L_0x63808d538310;  1 drivers
v0x63808d4ef720_0 .net *"_ivl_1", 1 0, L_0x63808d538510;  1 drivers
L_0x7b893289d528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4ef800_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d528;  1 drivers
v0x63808d4ef8c0_0 .net *"_ivl_5", 0 0, L_0x63808d538810;  1 drivers
v0x63808d4ef980_0 .net *"_ivl_7", 0 0, L_0x63808d538950;  1 drivers
v0x63808d4efab0_0 .net *"_ivl_8", 0 0, L_0x63808d538c00;  1 drivers
v0x63808d4efb90_0 .net *"_ivl_9", 0 0, L_0x63808d538e10;  1 drivers
L_0x63808d538510 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d538310;
L_0x63808d538810 .cmp/ne 2, L_0x63808d538510, L_0x7b893289d528;
L_0x63808d538e10 .functor MUXZ 1, L_0x63808d538c00, L_0x63808d538950, L_0x63808d538810, C4<>;
S_0x63808d4efc70 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 4 86, 4 86 0, S_0x63808d2b9fd0;
 .timescale -9 -12;
P_0x63808d4efe70 .param/l "i" 1 4 86, +C4<01111>;
v0x63808d4eff50_0 .net *"_ivl_0", 0 0, L_0x63808d539520;  1 drivers
v0x63808d4f0030_0 .net *"_ivl_1", 1 0, L_0x63808d539740;  1 drivers
L_0x7b893289d570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63808d4f0110_0 .net/2u *"_ivl_3", 1 0, L_0x7b893289d570;  1 drivers
v0x63808d4f01d0_0 .net *"_ivl_5", 0 0, L_0x63808d539830;  1 drivers
v0x63808d4f0290_0 .net *"_ivl_7", 0 0, L_0x63808d539970;  1 drivers
v0x63808d4f03c0_0 .net *"_ivl_8", 0 0, L_0x63808d539a10;  1 drivers
v0x63808d4f04a0_0 .net *"_ivl_9", 0 0, L_0x63808d539c40;  1 drivers
L_0x63808d539740 .concat [ 1 1 0 0], v0x63808d515690_0, L_0x63808d539520;
L_0x63808d539830 .cmp/ne 2, L_0x63808d539740, L_0x7b893289d570;
L_0x63808d539c40 .functor MUXZ 1, L_0x63808d539a10, L_0x63808d539970, L_0x63808d539830, C4<>;
S_0x63808d4f1fb0 .scope module, "CORDIC2_Rotation_Mode" "CORDIC_Rotation_top" 3 315, 5 21 0, S_0x63808d4556f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 32 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x63808d4f21b0 .param/l "ANGLE_WIDTH" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x63808d4f21f0 .param/l "CORDIC_STAGES" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x63808d4f2230 .param/l "CORDIC_WIDTH" 0 5 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f2270 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000100000>;
L_0x63808d556d80 .functor BUFZ 38, L_0x63808d554f30, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x63808d55b600 .functor BUFZ 38, L_0x63808d555070, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x63808d55b670 .functor BUFZ 1, v0x63808d515e40_0, C4<0>, C4<0>, C4<0>;
L_0x63808d55d220 .functor BUFZ 32, v0x63808d512530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63808d55d310 .functor BUFZ 32, v0x63808d5127b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63808d55d3d0 .functor BUFZ 1, v0x63808d5122d0_0, C4<0>, C4<0>, C4<0>;
v0x63808d513420_0 .net *"_ivl_143", 37 0, L_0x63808d556d80;  1 drivers
v0x63808d513520_0 .net *"_ivl_147", 37 0, L_0x63808d55b600;  1 drivers
v0x63808d513600_0 .net *"_ivl_151", 0 0, L_0x63808d55b670;  1 drivers
v0x63808d5136c0_0 .net/s "angle", 15 0, v0x63808d4f31e0_0;  1 drivers
v0x63808d5137d0_0 .net/s "angle_in", 15 0, v0x63808d515c90_0;  1 drivers
v0x63808d5138e0_0 .net "angle_microRot_n", 0 0, v0x63808d515da0_0;  1 drivers
v0x63808d5139d0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d513a70_0 .net "downscale_vld", 0 0, v0x63808d5122d0_0;  1 drivers
v0x63808d513b10_0 .net "enable", 15 0, L_0x63808d55c530;  1 drivers
v0x63808d513bb0_0 .net "enable_in", 0 0, v0x63808d515e40_0;  1 drivers
v0x63808d513c50_0 .net "microRot_dir", 15 0, L_0x63808d55ac10;  1 drivers
v0x63808d513d10_0 .net "microRot_dir_in", 15 0, v0x63808d515f70_0;  1 drivers
v0x63808d513de0_0 .net "micro_rot_quadChk_out", 15 0, L_0x63808d554e70;  1 drivers
v0x63808d513e80_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d513f20_0 .net "output_valid_o", 0 0, L_0x63808d55d3d0;  alias, 1 drivers
v0x63808d513fe0_0 .net "quad_in", 1 0, v0x63808d5160d0_0;  1 drivers
v0x63808d5140a0_0 .net "rot_LastStage_opvld", 0 0, v0x63808d5037a0_0;  1 drivers
v0x63808d514140_0 .net "rot_active_o", 0 0, v0x63808d502a00_0;  1 drivers
v0x63808d514210_0 .net/s "rot_lastStage_xout", 37 0, v0x63808d503990_0;  1 drivers
v0x63808d514300_0 .net/s "rot_lastStage_yout", 37 0, v0x63808d503b50_0;  1 drivers
v0x63808d5143f0_0 .net "rot_stage_xin", 607 0, L_0x63808d55bd30;  1 drivers
v0x63808d5144d0_0 .net "rot_stage_yin", 607 0, L_0x63808d55c030;  1 drivers
v0x63808d5145b0_0 .net/s "x_downscale", 31 0, v0x63808d512530_0;  1 drivers
v0x63808d514670_0 .net/s "x_in", 31 0, v0x63808d5161c0_0;  1 drivers
v0x63808d514710_0 .net/s "x_out", 31 0, L_0x63808d55d220;  alias, 1 drivers
v0x63808d5147d0_0 .net/s "x_quadChk_out", 31 0, v0x63808d4f3b10_0;  1 drivers
v0x63808d5148e0_0 .net/s "x_scaled_out", 37 0, v0x63808d5130d0_0;  1 drivers
v0x63808d5149f0_0 .net/s "x_upscaled", 37 0, L_0x63808d554f30;  1 drivers
v0x63808d514ab0_0 .net/s "y_downscale", 31 0, v0x63808d5127b0_0;  1 drivers
v0x63808d514b50_0 .net/s "y_in", 31 0, v0x63808d516390_0;  1 drivers
v0x63808d514c20_0 .net/s "y_out", 31 0, L_0x63808d55d310;  alias, 1 drivers
v0x63808d514ce0_0 .net/s "y_quadChk_out", 31 0, v0x63808d4f3cd0_0;  1 drivers
v0x63808d514df0_0 .net/s "y_scaled_out", 37 0, v0x63808d5132a0_0;  1 drivers
v0x63808d515110_0 .net/s "y_upscaled", 37 0, L_0x63808d555070;  1 drivers
L_0x63808d550060 .part L_0x63808d55c530, 1, 1;
L_0x63808d550100 .part L_0x63808d55bd30, 38, 38;
L_0x63808d5501a0 .part L_0x63808d55c030, 38, 38;
L_0x63808d550270 .part L_0x63808d55ac10, 1, 1;
L_0x63808d5503c0 .part L_0x63808d55c530, 2, 1;
L_0x63808d5504b0 .part L_0x63808d55bd30, 76, 38;
L_0x63808d5505e0 .part L_0x63808d55c030, 76, 38;
L_0x63808d5506d0 .part L_0x63808d55ac10, 2, 1;
L_0x63808d5507c0 .part L_0x63808d55c530, 3, 1;
L_0x63808d550860 .part L_0x63808d55bd30, 114, 38;
L_0x63808d550990 .part L_0x63808d55c030, 114, 38;
L_0x63808d550a60 .part L_0x63808d55ac10, 3, 1;
L_0x63808d550c30 .part L_0x63808d55c530, 4, 1;
L_0x63808d550d90 .part L_0x63808d55bd30, 152, 38;
L_0x63808d550f70 .part L_0x63808d55c030, 152, 38;
L_0x63808d5510d0 .part L_0x63808d55ac10, 4, 1;
L_0x63808d551230 .part L_0x63808d55c530, 5, 1;
L_0x63808d551300 .part L_0x63808d55bd30, 190, 38;
L_0x63808d551470 .part L_0x63808d55c030, 190, 38;
L_0x63808d551540 .part L_0x63808d55ac10, 5, 1;
L_0x63808d5513d0 .part L_0x63808d55c530, 6, 1;
L_0x63808d5516f0 .part L_0x63808d55bd30, 228, 38;
L_0x63808d551880 .part L_0x63808d55c030, 228, 38;
L_0x63808d551950 .part L_0x63808d55ac10, 6, 1;
L_0x63808d551af0 .part L_0x63808d55c530, 7, 1;
L_0x63808d551bc0 .part L_0x63808d55bd30, 266, 38;
L_0x63808d551a20 .part L_0x63808d55c030, 266, 38;
L_0x63808d551d70 .part L_0x63808d55ac10, 7, 1;
L_0x63808d551f30 .part L_0x63808d55c530, 8, 1;
L_0x63808d552000 .part L_0x63808d55bd30, 304, 38;
L_0x63808d5521d0 .part L_0x63808d55c030, 304, 38;
L_0x63808d5522a0 .part L_0x63808d55ac10, 8, 1;
L_0x63808d552480 .part L_0x63808d55c530, 9, 1;
L_0x63808d552550 .part L_0x63808d55bd30, 342, 38;
L_0x63808d552740 .part L_0x63808d55c030, 342, 38;
L_0x63808d552810 .part L_0x63808d55ac10, 9, 1;
L_0x63808d552620 .part L_0x63808d55c530, 10, 1;
L_0x63808d552a10 .part L_0x63808d55bd30, 380, 38;
L_0x63808d552bf0 .part L_0x63808d55c030, 380, 38;
L_0x63808d552cc0 .part L_0x63808d55ac10, 10, 1;
L_0x63808d552ab0 .part L_0x63808d55c530, 11, 1;
L_0x63808d552ee0 .part L_0x63808d55bd30, 418, 38;
L_0x63808d5530e0 .part L_0x63808d55c030, 418, 38;
L_0x63808d553180 .part L_0x63808d55ac10, 11, 1;
L_0x63808d5533c0 .part L_0x63808d55c530, 12, 1;
L_0x63808d553490 .part L_0x63808d55bd30, 456, 38;
L_0x63808d5536e0 .part L_0x63808d55c030, 456, 38;
L_0x63808d5537b0 .part L_0x63808d55ac10, 12, 1;
L_0x63808d553a10 .part L_0x63808d55c530, 13, 1;
L_0x63808d553ae0 .part L_0x63808d55bd30, 494, 38;
L_0x63808d553d50 .part L_0x63808d55c030, 494, 38;
L_0x63808d553e20 .part L_0x63808d55ac10, 13, 1;
L_0x63808d5540a0 .part L_0x63808d55c530, 14, 1;
L_0x63808d554170 .part L_0x63808d55bd30, 532, 38;
L_0x63808d554400 .part L_0x63808d55c030, 532, 38;
L_0x63808d5544d0 .part L_0x63808d55ac10, 14, 1;
L_0x63808d55b6e0 .part L_0x63808d55c530, 0, 1;
L_0x63808d55b780 .part L_0x63808d55bd30, 0, 38;
L_0x63808d55ba00 .part L_0x63808d55c030, 0, 38;
L_0x63808d55baa0 .part L_0x63808d55ac10, 0, 1;
LS_0x63808d55bd30_0_0 .concat8 [ 38 38 38 38], L_0x63808d556d80, v0x63808d502ba0_0, v0x63808d4f4ba0_0, v0x63808d4f5be0_0;
LS_0x63808d55bd30_0_4 .concat8 [ 38 38 38 38], v0x63808d4f6c10_0, v0x63808d4f7c60_0, v0x63808d4f8c90_0, v0x63808d4f9cc0_0;
LS_0x63808d55bd30_0_8 .concat8 [ 38 38 38 38], v0x63808d4facf0_0, v0x63808d4fbd60_0, v0x63808d4fcd90_0, v0x63808d4fddc0_0;
LS_0x63808d55bd30_0_12 .concat8 [ 38 38 38 38], v0x63808d4fedf0_0, v0x63808d4ffe20_0, v0x63808d500e50_0, v0x63808d501e80_0;
L_0x63808d55bd30 .concat8 [ 152 152 152 152], LS_0x63808d55bd30_0_0, LS_0x63808d55bd30_0_4, LS_0x63808d55bd30_0_8, LS_0x63808d55bd30_0_12;
LS_0x63808d55c030_0_0 .concat8 [ 38 38 38 38], L_0x63808d55b600, v0x63808d502d60_0, v0x63808d4f4d60_0, v0x63808d4f5da0_0;
LS_0x63808d55c030_0_4 .concat8 [ 38 38 38 38], v0x63808d4f6dd0_0, v0x63808d4f7e20_0, v0x63808d4f8e50_0, v0x63808d4f9e80_0;
LS_0x63808d55c030_0_8 .concat8 [ 38 38 38 38], v0x63808d4faeb0_0, v0x63808d4fbf20_0, v0x63808d4fcf50_0, v0x63808d4fdf80_0;
LS_0x63808d55c030_0_12 .concat8 [ 38 38 38 38], v0x63808d4fefb0_0, v0x63808d4fffe0_0, v0x63808d501010_0, v0x63808d502040_0;
L_0x63808d55c030 .concat8 [ 152 152 152 152], LS_0x63808d55c030_0_0, LS_0x63808d55c030_0_4, LS_0x63808d55c030_0_8, LS_0x63808d55c030_0_12;
LS_0x63808d55c530_0_0 .concat8 [ 1 1 1 1], L_0x63808d55b670, v0x63808d502780_0, v0x63808d4f4840_0, v0x63808d4f5880_0;
LS_0x63808d55c530_0_4 .concat8 [ 1 1 1 1], v0x63808d4f68b0_0, v0x63808d4f7900_0, v0x63808d4f8930_0, v0x63808d4f9960_0;
LS_0x63808d55c530_0_8 .concat8 [ 1 1 1 1], v0x63808d4fa990_0, v0x63808d4fba00_0, v0x63808d4fca30_0, v0x63808d4fda60_0;
LS_0x63808d55c530_0_12 .concat8 [ 1 1 1 1], v0x63808d4fea90_0, v0x63808d4ffac0_0, v0x63808d500af0_0, v0x63808d501b20_0;
L_0x63808d55c530 .concat8 [ 4 4 4 4], LS_0x63808d55c530_0_0, LS_0x63808d55c530_0_4, LS_0x63808d55c530_0_8, LS_0x63808d55c530_0_12;
L_0x63808d55c870 .part L_0x63808d55c530, 15, 1;
L_0x63808d55cb50 .part L_0x63808d55bd30, 570, 38;
L_0x63808d55cc20 .part L_0x63808d55c030, 570, 38;
L_0x63808d55cf10 .part L_0x63808d55ac10, 15, 1;
S_0x63808d4f2530 .scope module, "Quad" "quad_chk" 5 71, 6 21 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 32 "x_in";
    .port_info 3 /INPUT 32 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x63808d444cf0 .param/l "ANGLE_WIDTH" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x63808d444d30 .param/l "CORDIC_STAGES" 0 6 24, +C4<00000000000000000000000000010000>;
P_0x63808d444d70 .param/l "DATA_WIDTH" 0 6 22, +C4<00000000000000000000000000100000>;
L_0x63808d550bc0 .functor XOR 1, L_0x63808d554910, L_0x63808d5549e0, C4<0>, C4<0>;
L_0x63808d554e70 .functor XOR 16, L_0x63808d554d30, v0x63808d515f70_0, C4<0000000000000000>, C4<0000000000000000>;
v0x63808d4f28c0_0 .net *"_ivl_1", 1 0, L_0x63808d554770;  1 drivers
v0x63808d4f29c0_0 .net *"_ivl_10", 1 0, L_0x63808d554b10;  1 drivers
v0x63808d4f2aa0_0 .net *"_ivl_15", 0 0, L_0x63808d554c90;  1 drivers
v0x63808d4f2b90_0 .net *"_ivl_16", 15 0, L_0x63808d554d30;  1 drivers
v0x63808d4f2c70_0 .net *"_ivl_3", 0 0, L_0x63808d554840;  1 drivers
v0x63808d4f2da0_0 .net *"_ivl_5", 0 0, L_0x63808d554910;  1 drivers
v0x63808d4f2e80_0 .net *"_ivl_7", 0 0, L_0x63808d5549e0;  1 drivers
v0x63808d4f2f60_0 .net *"_ivl_8", 0 0, L_0x63808d550bc0;  1 drivers
v0x63808d4f3040_0 .net/s "angle_in", 15 0, v0x63808d515c90_0;  alias, 1 drivers
v0x63808d4f3120_0 .net "angle_microRot_n", 0 0, v0x63808d515da0_0;  alias, 1 drivers
v0x63808d4f31e0_0 .var/s "angle_out", 15 0;
v0x63808d4f32c0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f3360_0 .net "enable", 0 0, v0x63808d515e40_0;  alias, 1 drivers
v0x63808d4f3420_0 .net "micro_rot_in", 15 0, v0x63808d515f70_0;  alias, 1 drivers
v0x63808d4f3500_0 .net "micro_rot_out", 15 0, L_0x63808d554e70;  alias, 1 drivers
v0x63808d4f35e0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f3680_0 .net "quad", 1 0, L_0x63808d554bb0;  1 drivers
v0x63808d4f3870_0 .net "quad_in", 1 0, v0x63808d5160d0_0;  alias, 1 drivers
v0x63808d4f3950_0 .var "quad_r", 14 0;
v0x63808d4f3a30_0 .net/s "x_in", 31 0, v0x63808d5161c0_0;  alias, 1 drivers
v0x63808d4f3b10_0 .var/s "x_out", 31 0;
v0x63808d4f3bf0_0 .net/s "y_in", 31 0, v0x63808d516390_0;  alias, 1 drivers
v0x63808d4f3cd0_0 .var/s "y_out", 31 0;
E_0x63808d4f2830/0 .event anyedge, v0x63808d4f3360_0, v0x63808d4f3680_0, v0x63808d4f3a30_0, v0x63808d4f3bf0_0;
E_0x63808d4f2830/1 .event anyedge, v0x63808d4f3040_0;
E_0x63808d4f2830 .event/or E_0x63808d4f2830/0, E_0x63808d4f2830/1;
L_0x63808d554770 .part v0x63808d515c90_0, 14, 2;
L_0x63808d554840 .part v0x63808d5160d0_0, 1, 1;
L_0x63808d554910 .part v0x63808d5160d0_0, 1, 1;
L_0x63808d5549e0 .part v0x63808d5160d0_0, 0, 1;
L_0x63808d554b10 .concat [ 1 1 0 0], L_0x63808d550bc0, L_0x63808d554840;
L_0x63808d554bb0 .functor MUXZ 2, L_0x63808d554b10, L_0x63808d554770, v0x63808d515da0_0, C4<>;
L_0x63808d554c90 .part L_0x63808d554bb0, 0, 1;
L_0x63808d554d30 .concat [ 1 15 0 0], L_0x63808d554c90, v0x63808d4f3950_0;
S_0x63808d4f3fc0 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f4190 .param/l "i" 1 5 136, +C4<01>;
S_0x63808d4f4250 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4f3fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4f0ca0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f0ce0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000001>;
v0x63808d4f46c0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f4780_0 .net "enable", 0 0, L_0x63808d550060;  1 drivers
v0x63808d4f4840_0 .var "enable_next", 0 0;
v0x63808d4f4910_0 .net "microRot_dir_in", 0 0, L_0x63808d550270;  1 drivers
v0x63808d4f49d0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f4ac0_0 .net/s "x_in", 37 0, L_0x63808d550100;  1 drivers
v0x63808d4f4ba0_0 .var/s "x_out", 37 0;
v0x63808d4f4c80_0 .net/s "y_in", 37 0, L_0x63808d5501a0;  1 drivers
v0x63808d4f4d60_0 .var/s "y_out", 37 0;
S_0x63808d4f4f60 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f5110 .param/l "i" 1 5 136, +C4<010>;
S_0x63808d4f51d0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4f4f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4f53b0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f53f0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000010>;
v0x63808d4f5700_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f57c0_0 .net "enable", 0 0, L_0x63808d5503c0;  1 drivers
v0x63808d4f5880_0 .var "enable_next", 0 0;
v0x63808d4f5950_0 .net "microRot_dir_in", 0 0, L_0x63808d5506d0;  1 drivers
v0x63808d4f5a10_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f5b00_0 .net/s "x_in", 37 0, L_0x63808d5504b0;  1 drivers
v0x63808d4f5be0_0 .var/s "x_out", 37 0;
v0x63808d4f5cc0_0 .net/s "y_in", 37 0, L_0x63808d5505e0;  1 drivers
v0x63808d4f5da0_0 .var/s "y_out", 37 0;
S_0x63808d4f5fa0 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f6150 .param/l "i" 1 5 136, +C4<011>;
S_0x63808d4f6230 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4f5fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4f6410 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f6450 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000011>;
v0x63808d4f6730_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f67f0_0 .net "enable", 0 0, L_0x63808d5507c0;  1 drivers
v0x63808d4f68b0_0 .var "enable_next", 0 0;
v0x63808d4f6980_0 .net "microRot_dir_in", 0 0, L_0x63808d550a60;  1 drivers
v0x63808d4f6a40_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f6b30_0 .net/s "x_in", 37 0, L_0x63808d550860;  1 drivers
v0x63808d4f6c10_0 .var/s "x_out", 37 0;
v0x63808d4f6cf0_0 .net/s "y_in", 37 0, L_0x63808d550990;  1 drivers
v0x63808d4f6dd0_0 .var/s "y_out", 37 0;
S_0x63808d4f6fd0 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f71d0 .param/l "i" 1 5 136, +C4<0100>;
S_0x63808d4f72b0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4f6fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4f7490 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f74d0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000100>;
v0x63808d4f7780_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f7840_0 .net "enable", 0 0, L_0x63808d550c30;  1 drivers
v0x63808d4f7900_0 .var "enable_next", 0 0;
v0x63808d4f79d0_0 .net "microRot_dir_in", 0 0, L_0x63808d5510d0;  1 drivers
v0x63808d4f7a90_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f7b80_0 .net/s "x_in", 37 0, L_0x63808d550d90;  1 drivers
v0x63808d4f7c60_0 .var/s "x_out", 37 0;
v0x63808d4f7d40_0 .net/s "y_in", 37 0, L_0x63808d550f70;  1 drivers
v0x63808d4f7e20_0 .var/s "y_out", 37 0;
S_0x63808d4f8020 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f81d0 .param/l "i" 1 5 136, +C4<0101>;
S_0x63808d4f82b0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4f8020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4f8490 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f84d0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000101>;
v0x63808d4f87b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f8870_0 .net "enable", 0 0, L_0x63808d551230;  1 drivers
v0x63808d4f8930_0 .var "enable_next", 0 0;
v0x63808d4f8a00_0 .net "microRot_dir_in", 0 0, L_0x63808d551540;  1 drivers
v0x63808d4f8ac0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f8bb0_0 .net/s "x_in", 37 0, L_0x63808d551300;  1 drivers
v0x63808d4f8c90_0 .var/s "x_out", 37 0;
v0x63808d4f8d70_0 .net/s "y_in", 37 0, L_0x63808d551470;  1 drivers
v0x63808d4f8e50_0 .var/s "y_out", 37 0;
S_0x63808d4f9050 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f9200 .param/l "i" 1 5 136, +C4<0110>;
S_0x63808d4f92e0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4f9050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4f94c0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4f9500 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000110>;
v0x63808d4f97e0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4f98a0_0 .net "enable", 0 0, L_0x63808d5513d0;  1 drivers
v0x63808d4f9960_0 .var "enable_next", 0 0;
v0x63808d4f9a30_0 .net "microRot_dir_in", 0 0, L_0x63808d551950;  1 drivers
v0x63808d4f9af0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4f9be0_0 .net/s "x_in", 37 0, L_0x63808d5516f0;  1 drivers
v0x63808d4f9cc0_0 .var/s "x_out", 37 0;
v0x63808d4f9da0_0 .net/s "y_in", 37 0, L_0x63808d551880;  1 drivers
v0x63808d4f9e80_0 .var/s "y_out", 37 0;
S_0x63808d4fa080 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4fa230 .param/l "i" 1 5 136, +C4<0111>;
S_0x63808d4fa310 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4fa080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4fa4f0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4fa530 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000000111>;
v0x63808d4fa810_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4fa8d0_0 .net "enable", 0 0, L_0x63808d551af0;  1 drivers
v0x63808d4fa990_0 .var "enable_next", 0 0;
v0x63808d4faa60_0 .net "microRot_dir_in", 0 0, L_0x63808d551d70;  1 drivers
v0x63808d4fab20_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4fac10_0 .net/s "x_in", 37 0, L_0x63808d551bc0;  1 drivers
v0x63808d4facf0_0 .var/s "x_out", 37 0;
v0x63808d4fadd0_0 .net/s "y_in", 37 0, L_0x63808d551a20;  1 drivers
v0x63808d4faeb0_0 .var/s "y_out", 37 0;
S_0x63808d4fb0b0 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4f7180 .param/l "i" 1 5 136, +C4<01000>;
S_0x63808d4fb380 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4fb0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4fb560 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4fb5a0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001000>;
v0x63808d4fb880_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4fb940_0 .net "enable", 0 0, L_0x63808d551f30;  1 drivers
v0x63808d4fba00_0 .var "enable_next", 0 0;
v0x63808d4fbad0_0 .net "microRot_dir_in", 0 0, L_0x63808d5522a0;  1 drivers
v0x63808d4fbb90_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4fbc80_0 .net/s "x_in", 37 0, L_0x63808d552000;  1 drivers
v0x63808d4fbd60_0 .var/s "x_out", 37 0;
v0x63808d4fbe40_0 .net/s "y_in", 37 0, L_0x63808d5521d0;  1 drivers
v0x63808d4fbf20_0 .var/s "y_out", 37 0;
S_0x63808d4fc120 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4fc2d0 .param/l "i" 1 5 136, +C4<01001>;
S_0x63808d4fc3b0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4fc120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4fc590 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4fc5d0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001001>;
v0x63808d4fc8b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4fc970_0 .net "enable", 0 0, L_0x63808d552480;  1 drivers
v0x63808d4fca30_0 .var "enable_next", 0 0;
v0x63808d4fcb00_0 .net "microRot_dir_in", 0 0, L_0x63808d552810;  1 drivers
v0x63808d4fcbc0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4fccb0_0 .net/s "x_in", 37 0, L_0x63808d552550;  1 drivers
v0x63808d4fcd90_0 .var/s "x_out", 37 0;
v0x63808d4fce70_0 .net/s "y_in", 37 0, L_0x63808d552740;  1 drivers
v0x63808d4fcf50_0 .var/s "y_out", 37 0;
S_0x63808d4fd150 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4fd300 .param/l "i" 1 5 136, +C4<01010>;
S_0x63808d4fd3e0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4fd150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4fd5c0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4fd600 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001010>;
v0x63808d4fd8e0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4fd9a0_0 .net "enable", 0 0, L_0x63808d552620;  1 drivers
v0x63808d4fda60_0 .var "enable_next", 0 0;
v0x63808d4fdb30_0 .net "microRot_dir_in", 0 0, L_0x63808d552cc0;  1 drivers
v0x63808d4fdbf0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4fdce0_0 .net/s "x_in", 37 0, L_0x63808d552a10;  1 drivers
v0x63808d4fddc0_0 .var/s "x_out", 37 0;
v0x63808d4fdea0_0 .net/s "y_in", 37 0, L_0x63808d552bf0;  1 drivers
v0x63808d4fdf80_0 .var/s "y_out", 37 0;
S_0x63808d4fe180 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4fe330 .param/l "i" 1 5 136, +C4<01011>;
S_0x63808d4fe410 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4fe180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4fe5f0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4fe630 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001011>;
v0x63808d4fe910_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4fe9d0_0 .net "enable", 0 0, L_0x63808d552ab0;  1 drivers
v0x63808d4fea90_0 .var "enable_next", 0 0;
v0x63808d4feb60_0 .net "microRot_dir_in", 0 0, L_0x63808d553180;  1 drivers
v0x63808d4fec20_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4fed10_0 .net/s "x_in", 37 0, L_0x63808d552ee0;  1 drivers
v0x63808d4fedf0_0 .var/s "x_out", 37 0;
v0x63808d4feed0_0 .net/s "y_in", 37 0, L_0x63808d5530e0;  1 drivers
v0x63808d4fefb0_0 .var/s "y_out", 37 0;
S_0x63808d4ff1b0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d4ff360 .param/l "i" 1 5 136, +C4<01100>;
S_0x63808d4ff440 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d4ff1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d4ff620 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d4ff660 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001100>;
v0x63808d4ff940_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d4ffa00_0 .net "enable", 0 0, L_0x63808d5533c0;  1 drivers
v0x63808d4ffac0_0 .var "enable_next", 0 0;
v0x63808d4ffb90_0 .net "microRot_dir_in", 0 0, L_0x63808d5537b0;  1 drivers
v0x63808d4ffc50_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d4ffd40_0 .net/s "x_in", 37 0, L_0x63808d553490;  1 drivers
v0x63808d4ffe20_0 .var/s "x_out", 37 0;
v0x63808d4fff00_0 .net/s "y_in", 37 0, L_0x63808d5536e0;  1 drivers
v0x63808d4fffe0_0 .var/s "y_out", 37 0;
S_0x63808d5001e0 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d500390 .param/l "i" 1 5 136, +C4<01101>;
S_0x63808d500470 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d5001e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d500650 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d500690 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001101>;
v0x63808d500970_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d500a30_0 .net "enable", 0 0, L_0x63808d553a10;  1 drivers
v0x63808d500af0_0 .var "enable_next", 0 0;
v0x63808d500bc0_0 .net "microRot_dir_in", 0 0, L_0x63808d553e20;  1 drivers
v0x63808d500c80_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d500d70_0 .net/s "x_in", 37 0, L_0x63808d553ae0;  1 drivers
v0x63808d500e50_0 .var/s "x_out", 37 0;
v0x63808d500f30_0 .net/s "y_in", 37 0, L_0x63808d553d50;  1 drivers
v0x63808d501010_0 .var/s "y_out", 37 0;
S_0x63808d501210 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 5 136, 5 136 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
P_0x63808d5013c0 .param/l "i" 1 5 136, +C4<01110>;
S_0x63808d5014a0 .scope module, "MicroRot_Stage" "rot_block" 5 140, 7 22 0, S_0x63808d501210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x63808d501680 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
P_0x63808d5016c0 .param/l "MICRO_ROT_STAGE" 0 7 24, +C4<00000000000000000000000000001110>;
v0x63808d5019a0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d501a60_0 .net "enable", 0 0, L_0x63808d5540a0;  1 drivers
v0x63808d501b20_0 .var "enable_next", 0 0;
v0x63808d501bf0_0 .net "microRot_dir_in", 0 0, L_0x63808d5544d0;  1 drivers
v0x63808d501cb0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d501da0_0 .net/s "x_in", 37 0, L_0x63808d554170;  1 drivers
v0x63808d501e80_0 .var/s "x_out", 37 0;
v0x63808d501f60_0 .net/s "y_in", 37 0, L_0x63808d554400;  1 drivers
v0x63808d502040_0 .var/s "y_out", 37 0;
S_0x63808d502240 .scope module, "Rot_Stage_0" "rot_block_first_stage" 5 121, 8 22 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x63808d5023d0 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000100110>;
v0x63808d502600_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d5026c0_0 .net "enable", 0 0, L_0x63808d55b6e0;  1 drivers
v0x63808d502780_0 .var "enable_next", 0 0;
v0x63808d502850_0 .net "microRot_dir_in", 0 0, L_0x63808d55baa0;  1 drivers
v0x63808d502910_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d502a00_0 .var "rot_active", 0 0;
v0x63808d502ac0_0 .net/s "x_in", 37 0, L_0x63808d55b780;  1 drivers
v0x63808d502ba0_0 .var/s "x_out", 37 0;
v0x63808d502c80_0 .net/s "y_in", 37 0, L_0x63808d55ba00;  1 drivers
v0x63808d502d60_0 .var/s "y_out", 37 0;
S_0x63808d502f80 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 5 156, 9 22 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x63808d4fb260 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000100110>;
P_0x63808d4fb2a0 .param/l "MICRO_ROT_STAGE" 0 9 24, +C4<00000000000000000000000000001111>;
v0x63808d5034b0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d503570_0 .net "enable", 0 0, L_0x63808d55c870;  1 drivers
v0x63808d503630_0 .net "microRot_dir_in", 0 0, L_0x63808d55cf10;  1 drivers
v0x63808d503700_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d5037a0_0 .var "op_valid", 0 0;
v0x63808d5038b0_0 .net/s "x_in", 37 0, L_0x63808d55cb50;  1 drivers
v0x63808d503990_0 .var/s "x_out", 37 0;
v0x63808d503a70_0 .net/s "y_in", 37 0, L_0x63808d55cc20;  1 drivers
v0x63808d503b50_0 .var/s "y_out", 37 0;
S_0x63808d503d50 .scope module, "ip_up" "ip_upscale" 5 90, 10 21 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x63808d503ee0 .param/l "CORDIC_WIDTH" 0 10 23, +C4<00000000000000000000000000100110>;
P_0x63808d503f20 .param/l "DATA_WIDTH" 0 10 22, +C4<00000000000000000000000000100000>;
L_0x7b893289d7f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x63808d504100_0 .net/2u *"_ivl_0", 5 0, L_0x7b893289d7f8;  1 drivers
L_0x7b893289d840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x63808d504200_0 .net/2u *"_ivl_4", 5 0, L_0x7b893289d840;  1 drivers
v0x63808d5042e0_0 .net "enable", 0 0, v0x63808d515e40_0;  alias, 1 drivers
v0x63808d5043e0_0 .net "x_in", 31 0, v0x63808d4f3b10_0;  alias, 1 drivers
v0x63808d5044b0_0 .net "x_out", 37 0, L_0x63808d554f30;  alias, 1 drivers
v0x63808d5045a0_0 .net "y_in", 31 0, v0x63808d4f3cd0_0;  alias, 1 drivers
v0x63808d504660_0 .net "y_out", 37 0, L_0x63808d555070;  alias, 1 drivers
L_0x63808d554f30 .concat [ 6 32 0 0], L_0x7b893289d7f8, v0x63808d4f3b10_0;
L_0x63808d555070 .concat [ 6 32 0 0], L_0x7b893289d840, v0x63808d4f3cd0_0;
S_0x63808d5047f0 .scope module, "microRot_Gen" "micro_rot_gen" 5 104, 11 22 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x63808d503fc0 .param/l "ANGLE_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
P_0x63808d504000 .param/l "CORDIC_STAGES" 0 11 24, +C4<00000000000000000000000000010000>;
v0x63808d510de0_0 .net *"_ivl_109", 0 0, L_0x63808d55ab20;  1 drivers
v0x63808d510ee0_0 .net *"_ivl_114", 0 0, L_0x63808d55b190;  1 drivers
v0x63808d510fc0_0 .net *"_ivl_116", 0 0, L_0x63808d55b230;  1 drivers
v0x63808d5110b0_0 .net *"_ivl_117", 0 0, L_0x63808d55b470;  1 drivers
v0x63808d511190 .array/s "angle_diff", 0 14, 15 0;
v0x63808d511480_0 .net/s "angle_in", 15 0, v0x63808d4f31e0_0;  alias, 1 drivers
v0x63808d511540_0 .net "angle_microRot_n", 0 0, v0x63808d515da0_0;  alias, 1 drivers
v0x63808d511610_0 .var "angle_microRot_n_r", 14 0;
v0x63808d5116b0 .array "atan", 0 15, 15 0;
v0x63808d511770_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d511810_0 .net "enable_in", 0 0, v0x63808d515e40_0;  alias, 1 drivers
v0x63808d5118b0_0 .net "micro_rot", 15 0, L_0x63808d55a240;  1 drivers
v0x63808d511990_0 .net "micro_rot_in", 15 0, L_0x63808d554e70;  alias, 1 drivers
v0x63808d511a50_0 .net "micro_rot_out", 15 0, L_0x63808d55ac10;  alias, 1 drivers
v0x63808d511b10_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
L_0x63808d555f60 .part v0x63808d511610_0, 0, 1;
L_0x63808d556060 .part L_0x63808d55a240, 1, 1;
L_0x63808d556160 .part L_0x63808d554e70, 1, 1;
L_0x63808d5563a0 .part v0x63808d511610_0, 1, 1;
L_0x63808d5564c0 .part L_0x63808d55a240, 2, 1;
L_0x63808d5565b0 .part L_0x63808d554e70, 2, 1;
L_0x63808d5567e0 .part v0x63808d511610_0, 2, 1;
L_0x63808d556880 .part L_0x63808d55a240, 3, 1;
L_0x63808d556970 .part L_0x63808d554e70, 3, 1;
L_0x63808d556ba0 .part v0x63808d511610_0, 3, 1;
L_0x63808d556c40 .part L_0x63808d55a240, 4, 1;
L_0x63808d556ce0 .part L_0x63808d554e70, 4, 1;
L_0x63808d556e90 .part v0x63808d511610_0, 4, 1;
L_0x63808d556f30 .part L_0x63808d55a240, 5, 1;
L_0x63808d557050 .part L_0x63808d554e70, 5, 1;
L_0x63808d5572b0 .part v0x63808d511610_0, 5, 1;
L_0x63808d5573e0 .part L_0x63808d55a240, 6, 1;
L_0x63808d557480 .part L_0x63808d554e70, 6, 1;
L_0x63808d557780 .part v0x63808d511610_0, 6, 1;
L_0x63808d557820 .part L_0x63808d55a240, 7, 1;
L_0x63808d557520 .part L_0x63808d554e70, 7, 1;
L_0x63808d557b30 .part v0x63808d511610_0, 7, 1;
L_0x63808d5578c0 .part L_0x63808d55a240, 8, 1;
L_0x63808d557c90 .part L_0x63808d554e70, 8, 1;
L_0x63808d557fc0 .part v0x63808d511610_0, 8, 1;
L_0x63808d558060 .part L_0x63808d55a240, 9, 1;
L_0x63808d557d30 .part L_0x63808d554e70, 9, 1;
L_0x63808d558370 .part v0x63808d511610_0, 9, 1;
L_0x63808d558500 .part L_0x63808d55a240, 10, 1;
L_0x63808d5585a0 .part L_0x63808d554e70, 10, 1;
L_0x63808d558900 .part v0x63808d511610_0, 10, 1;
L_0x63808d5589a0 .part L_0x63808d55a240, 11, 1;
L_0x63808d558b50 .part L_0x63808d554e70, 11, 1;
L_0x63808d558db0 .part v0x63808d511610_0, 11, 1;
L_0x63808d558f70 .part L_0x63808d55a240, 12, 1;
L_0x63808d559010 .part L_0x63808d554e70, 12, 1;
L_0x63808d559280 .part v0x63808d511610_0, 12, 1;
L_0x63808d559320 .part L_0x63808d55a240, 13, 1;
L_0x63808d559500 .part L_0x63808d554e70, 13, 1;
L_0x63808d559970 .part v0x63808d511610_0, 13, 1;
L_0x63808d5593c0 .part L_0x63808d55a240, 14, 1;
L_0x63808d559460 .part L_0x63808d554e70, 14, 1;
L_0x63808d559d30 .part v0x63808d511610_0, 14, 1;
L_0x63808d559dd0 .part L_0x63808d55a240, 15, 1;
L_0x63808d559fe0 .part L_0x63808d554e70, 15, 1;
LS_0x63808d55a240_0_0 .concat8 [ 1 1 1 1], L_0x63808d55ab20, L_0x63808d5551b0, L_0x63808d555250, L_0x63808d5552f0;
LS_0x63808d55a240_0_4 .concat8 [ 1 1 1 1], L_0x63808d555390, L_0x63808d555460, L_0x63808d555560, L_0x63808d555660;
LS_0x63808d55a240_0_8 .concat8 [ 1 1 1 1], L_0x63808d555760, L_0x63808d555860, L_0x63808d555960, L_0x63808d555a60;
LS_0x63808d55a240_0_12 .concat8 [ 1 1 1 1], L_0x63808d555b60, L_0x63808d555c60, L_0x63808d555d60, L_0x63808d555e60;
L_0x63808d55a240 .concat8 [ 4 4 4 4], LS_0x63808d55a240_0_0, LS_0x63808d55a240_0_4, LS_0x63808d55a240_0_8, LS_0x63808d55a240_0_12;
L_0x63808d55ab20 .part v0x63808d4f31e0_0, 15, 1;
LS_0x63808d55ac10_0_0 .concat8 [ 1 1 1 1], L_0x63808d55b470, L_0x63808d556230, L_0x63808d556650, L_0x63808d556a10;
LS_0x63808d55ac10_0_4 .concat8 [ 1 1 1 1], L_0x63808d556df0, L_0x63808d5570f0, L_0x63808d5575c0, L_0x63808d557970;
LS_0x63808d55ac10_0_8 .concat8 [ 1 1 1 1], L_0x63808d557e00, L_0x63808d5581e0, L_0x63808d558740, L_0x63808d558bf0;
LS_0x63808d55ac10_0_12 .concat8 [ 1 1 1 1], L_0x63808d558e50, L_0x63808d5597b0, L_0x63808d559b70, L_0x63808d55a080;
L_0x63808d55ac10 .concat8 [ 4 4 4 4], LS_0x63808d55ac10_0_0, LS_0x63808d55ac10_0_4, LS_0x63808d55ac10_0_8, LS_0x63808d55ac10_0_12;
L_0x63808d55b190 .part L_0x63808d55a240, 0, 1;
L_0x63808d55b230 .part L_0x63808d554e70, 0, 1;
L_0x63808d55b470 .functor MUXZ 1, L_0x63808d55b230, L_0x63808d55b190, v0x63808d515da0_0, C4<>;
S_0x63808d504b70 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d504d90 .param/l "i" 1 11 82, +C4<01>;
S_0x63808d504e70 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d505070 .param/l "i" 1 11 82, +C4<010>;
S_0x63808d505130 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d505340 .param/l "i" 1 11 82, +C4<011>;
S_0x63808d505400 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d5055e0 .param/l "i" 1 11 82, +C4<0100>;
S_0x63808d5056c0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d5058f0 .param/l "i" 1 11 82, +C4<0101>;
S_0x63808d5059d0 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d505bb0 .param/l "i" 1 11 82, +C4<0110>;
S_0x63808d505c90 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d505e70 .param/l "i" 1 11 82, +C4<0111>;
S_0x63808d505f50 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d506130 .param/l "i" 1 11 82, +C4<01000>;
S_0x63808d506210 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d5058a0 .param/l "i" 1 11 82, +C4<01001>;
S_0x63808d506480 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d506660 .param/l "i" 1 11 82, +C4<01010>;
S_0x63808d506740 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d506920 .param/l "i" 1 11 82, +C4<01011>;
S_0x63808d506a00 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d506be0 .param/l "i" 1 11 82, +C4<01100>;
S_0x63808d506cc0 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d506ea0 .param/l "i" 1 11 82, +C4<01101>;
S_0x63808d506f80 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 11 82, 11 82 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d507160 .param/l "i" 1 11 82, +C4<01110>;
S_0x63808d507240 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d507420 .param/l "i" 1 11 100, +C4<01>;
v0x63808d507500_0 .net *"_ivl_2", 0 0, L_0x63808d5551b0;  1 drivers
v0x63808d511190_0 .array/port v0x63808d511190, 0;
L_0x63808d5551b0 .part v0x63808d511190_0, 15, 1;
S_0x63808d5075e0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d5077e0 .param/l "i" 1 11 100, +C4<010>;
v0x63808d5078c0_0 .net *"_ivl_2", 0 0, L_0x63808d555250;  1 drivers
v0x63808d511190_1 .array/port v0x63808d511190, 1;
L_0x63808d555250 .part v0x63808d511190_1, 15, 1;
S_0x63808d5079a0 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d507cb0 .param/l "i" 1 11 100, +C4<011>;
v0x63808d507d90_0 .net *"_ivl_2", 0 0, L_0x63808d5552f0;  1 drivers
v0x63808d511190_2 .array/port v0x63808d511190, 2;
L_0x63808d5552f0 .part v0x63808d511190_2, 15, 1;
S_0x63808d507e70 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d508070 .param/l "i" 1 11 100, +C4<0100>;
v0x63808d508150_0 .net *"_ivl_2", 0 0, L_0x63808d555390;  1 drivers
v0x63808d511190_3 .array/port v0x63808d511190, 3;
L_0x63808d555390 .part v0x63808d511190_3, 15, 1;
S_0x63808d508230 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d508430 .param/l "i" 1 11 100, +C4<0101>;
v0x63808d508510_0 .net *"_ivl_2", 0 0, L_0x63808d555460;  1 drivers
v0x63808d511190_4 .array/port v0x63808d511190, 4;
L_0x63808d555460 .part v0x63808d511190_4, 15, 1;
S_0x63808d5085f0 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d5087f0 .param/l "i" 1 11 100, +C4<0110>;
v0x63808d5088d0_0 .net *"_ivl_2", 0 0, L_0x63808d555560;  1 drivers
v0x63808d511190_5 .array/port v0x63808d511190, 5;
L_0x63808d555560 .part v0x63808d511190_5, 15, 1;
S_0x63808d5089b0 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d508bb0 .param/l "i" 1 11 100, +C4<0111>;
v0x63808d508c90_0 .net *"_ivl_2", 0 0, L_0x63808d555660;  1 drivers
v0x63808d511190_6 .array/port v0x63808d511190, 6;
L_0x63808d555660 .part v0x63808d511190_6, 15, 1;
S_0x63808d508d70 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d508f70 .param/l "i" 1 11 100, +C4<01000>;
v0x63808d509050_0 .net *"_ivl_2", 0 0, L_0x63808d555760;  1 drivers
v0x63808d511190_7 .array/port v0x63808d511190, 7;
L_0x63808d555760 .part v0x63808d511190_7, 15, 1;
S_0x63808d509130 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d509330 .param/l "i" 1 11 100, +C4<01001>;
v0x63808d509410_0 .net *"_ivl_2", 0 0, L_0x63808d555860;  1 drivers
v0x63808d511190_8 .array/port v0x63808d511190, 8;
L_0x63808d555860 .part v0x63808d511190_8, 15, 1;
S_0x63808d5094f0 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d5096f0 .param/l "i" 1 11 100, +C4<01010>;
v0x63808d5097d0_0 .net *"_ivl_2", 0 0, L_0x63808d555960;  1 drivers
v0x63808d511190_9 .array/port v0x63808d511190, 9;
L_0x63808d555960 .part v0x63808d511190_9, 15, 1;
S_0x63808d5098b0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d509ab0 .param/l "i" 1 11 100, +C4<01011>;
v0x63808d509b90_0 .net *"_ivl_2", 0 0, L_0x63808d555a60;  1 drivers
v0x63808d511190_10 .array/port v0x63808d511190, 10;
L_0x63808d555a60 .part v0x63808d511190_10, 15, 1;
S_0x63808d509c70 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d509e70 .param/l "i" 1 11 100, +C4<01100>;
v0x63808d509f50_0 .net *"_ivl_2", 0 0, L_0x63808d555b60;  1 drivers
v0x63808d511190_11 .array/port v0x63808d511190, 11;
L_0x63808d555b60 .part v0x63808d511190_11, 15, 1;
S_0x63808d50a030 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50a230 .param/l "i" 1 11 100, +C4<01101>;
v0x63808d50a310_0 .net *"_ivl_2", 0 0, L_0x63808d555c60;  1 drivers
v0x63808d511190_12 .array/port v0x63808d511190, 12;
L_0x63808d555c60 .part v0x63808d511190_12, 15, 1;
S_0x63808d50a3f0 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50a5f0 .param/l "i" 1 11 100, +C4<01110>;
v0x63808d50a6d0_0 .net *"_ivl_2", 0 0, L_0x63808d555d60;  1 drivers
v0x63808d511190_13 .array/port v0x63808d511190, 13;
L_0x63808d555d60 .part v0x63808d511190_13, 15, 1;
S_0x63808d50a7b0 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 11 100, 11 100 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50a9b0 .param/l "i" 1 11 100, +C4<01111>;
v0x63808d50aa90_0 .net *"_ivl_2", 0 0, L_0x63808d555e60;  1 drivers
v0x63808d511190_14 .array/port v0x63808d511190, 14;
L_0x63808d555e60 .part v0x63808d511190_14, 15, 1;
S_0x63808d50ab70 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50ad70 .param/l "i" 1 11 108, +C4<01>;
v0x63808d50ae50_0 .net *"_ivl_0", 0 0, L_0x63808d555f60;  1 drivers
v0x63808d50af30_0 .net *"_ivl_1", 0 0, L_0x63808d556060;  1 drivers
v0x63808d50b010_0 .net *"_ivl_2", 0 0, L_0x63808d556160;  1 drivers
v0x63808d50b0d0_0 .net *"_ivl_3", 0 0, L_0x63808d556230;  1 drivers
L_0x63808d556230 .functor MUXZ 1, L_0x63808d556160, L_0x63808d556060, L_0x63808d555f60, C4<>;
S_0x63808d50b1b0 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50b3b0 .param/l "i" 1 11 108, +C4<010>;
v0x63808d50b490_0 .net *"_ivl_0", 0 0, L_0x63808d5563a0;  1 drivers
v0x63808d50b570_0 .net *"_ivl_1", 0 0, L_0x63808d5564c0;  1 drivers
v0x63808d50b650_0 .net *"_ivl_2", 0 0, L_0x63808d5565b0;  1 drivers
v0x63808d50b740_0 .net *"_ivl_3", 0 0, L_0x63808d556650;  1 drivers
L_0x63808d556650 .functor MUXZ 1, L_0x63808d5565b0, L_0x63808d5564c0, L_0x63808d5563a0, C4<>;
S_0x63808d50b820 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50ba20 .param/l "i" 1 11 108, +C4<011>;
v0x63808d50bb00_0 .net *"_ivl_0", 0 0, L_0x63808d5567e0;  1 drivers
v0x63808d50bbe0_0 .net *"_ivl_1", 0 0, L_0x63808d556880;  1 drivers
v0x63808d50bcc0_0 .net *"_ivl_2", 0 0, L_0x63808d556970;  1 drivers
v0x63808d50bdb0_0 .net *"_ivl_3", 0 0, L_0x63808d556a10;  1 drivers
L_0x63808d556a10 .functor MUXZ 1, L_0x63808d556970, L_0x63808d556880, L_0x63808d5567e0, C4<>;
S_0x63808d50be90 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50c2a0 .param/l "i" 1 11 108, +C4<0100>;
v0x63808d50c380_0 .net *"_ivl_0", 0 0, L_0x63808d556ba0;  1 drivers
v0x63808d50c460_0 .net *"_ivl_1", 0 0, L_0x63808d556c40;  1 drivers
v0x63808d50c540_0 .net *"_ivl_2", 0 0, L_0x63808d556ce0;  1 drivers
v0x63808d50c630_0 .net *"_ivl_3", 0 0, L_0x63808d556df0;  1 drivers
L_0x63808d556df0 .functor MUXZ 1, L_0x63808d556ce0, L_0x63808d556c40, L_0x63808d556ba0, C4<>;
S_0x63808d50c710 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50c910 .param/l "i" 1 11 108, +C4<0101>;
v0x63808d50c9f0_0 .net *"_ivl_0", 0 0, L_0x63808d556e90;  1 drivers
v0x63808d50cad0_0 .net *"_ivl_1", 0 0, L_0x63808d556f30;  1 drivers
v0x63808d50cbb0_0 .net *"_ivl_2", 0 0, L_0x63808d557050;  1 drivers
v0x63808d50cca0_0 .net *"_ivl_3", 0 0, L_0x63808d5570f0;  1 drivers
L_0x63808d5570f0 .functor MUXZ 1, L_0x63808d557050, L_0x63808d556f30, L_0x63808d556e90, C4<>;
S_0x63808d50cd80 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50cf80 .param/l "i" 1 11 108, +C4<0110>;
v0x63808d50d060_0 .net *"_ivl_0", 0 0, L_0x63808d5572b0;  1 drivers
v0x63808d50d140_0 .net *"_ivl_1", 0 0, L_0x63808d5573e0;  1 drivers
v0x63808d50d220_0 .net *"_ivl_2", 0 0, L_0x63808d557480;  1 drivers
v0x63808d50d310_0 .net *"_ivl_3", 0 0, L_0x63808d5575c0;  1 drivers
L_0x63808d5575c0 .functor MUXZ 1, L_0x63808d557480, L_0x63808d5573e0, L_0x63808d5572b0, C4<>;
S_0x63808d50d3f0 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50d5f0 .param/l "i" 1 11 108, +C4<0111>;
v0x63808d50d6d0_0 .net *"_ivl_0", 0 0, L_0x63808d557780;  1 drivers
v0x63808d50d7b0_0 .net *"_ivl_1", 0 0, L_0x63808d557820;  1 drivers
v0x63808d50d890_0 .net *"_ivl_2", 0 0, L_0x63808d557520;  1 drivers
v0x63808d50d980_0 .net *"_ivl_3", 0 0, L_0x63808d557970;  1 drivers
L_0x63808d557970 .functor MUXZ 1, L_0x63808d557520, L_0x63808d557820, L_0x63808d557780, C4<>;
S_0x63808d50da60 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50dc60 .param/l "i" 1 11 108, +C4<01000>;
v0x63808d50dd40_0 .net *"_ivl_0", 0 0, L_0x63808d557b30;  1 drivers
v0x63808d50de20_0 .net *"_ivl_1", 0 0, L_0x63808d5578c0;  1 drivers
v0x63808d50df00_0 .net *"_ivl_2", 0 0, L_0x63808d557c90;  1 drivers
v0x63808d50dff0_0 .net *"_ivl_3", 0 0, L_0x63808d557e00;  1 drivers
L_0x63808d557e00 .functor MUXZ 1, L_0x63808d557c90, L_0x63808d5578c0, L_0x63808d557b30, C4<>;
S_0x63808d50e0d0 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50e2d0 .param/l "i" 1 11 108, +C4<01001>;
v0x63808d50e3b0_0 .net *"_ivl_0", 0 0, L_0x63808d557fc0;  1 drivers
v0x63808d50e490_0 .net *"_ivl_1", 0 0, L_0x63808d558060;  1 drivers
v0x63808d50e570_0 .net *"_ivl_2", 0 0, L_0x63808d557d30;  1 drivers
v0x63808d50e660_0 .net *"_ivl_3", 0 0, L_0x63808d5581e0;  1 drivers
L_0x63808d5581e0 .functor MUXZ 1, L_0x63808d557d30, L_0x63808d558060, L_0x63808d557fc0, C4<>;
S_0x63808d50e740 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50e940 .param/l "i" 1 11 108, +C4<01010>;
v0x63808d50ea20_0 .net *"_ivl_0", 0 0, L_0x63808d558370;  1 drivers
v0x63808d50eb00_0 .net *"_ivl_1", 0 0, L_0x63808d558500;  1 drivers
v0x63808d50ebe0_0 .net *"_ivl_2", 0 0, L_0x63808d5585a0;  1 drivers
v0x63808d50ecd0_0 .net *"_ivl_3", 0 0, L_0x63808d558740;  1 drivers
L_0x63808d558740 .functor MUXZ 1, L_0x63808d5585a0, L_0x63808d558500, L_0x63808d558370, C4<>;
S_0x63808d50edb0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50efb0 .param/l "i" 1 11 108, +C4<01011>;
v0x63808d50f090_0 .net *"_ivl_0", 0 0, L_0x63808d558900;  1 drivers
v0x63808d50f170_0 .net *"_ivl_1", 0 0, L_0x63808d5589a0;  1 drivers
v0x63808d50f250_0 .net *"_ivl_2", 0 0, L_0x63808d558b50;  1 drivers
v0x63808d50f340_0 .net *"_ivl_3", 0 0, L_0x63808d558bf0;  1 drivers
L_0x63808d558bf0 .functor MUXZ 1, L_0x63808d558b50, L_0x63808d5589a0, L_0x63808d558900, C4<>;
S_0x63808d50f420 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50f620 .param/l "i" 1 11 108, +C4<01100>;
v0x63808d50f700_0 .net *"_ivl_0", 0 0, L_0x63808d558db0;  1 drivers
v0x63808d50f7e0_0 .net *"_ivl_1", 0 0, L_0x63808d558f70;  1 drivers
v0x63808d50f8c0_0 .net *"_ivl_2", 0 0, L_0x63808d559010;  1 drivers
v0x63808d50f9b0_0 .net *"_ivl_3", 0 0, L_0x63808d558e50;  1 drivers
L_0x63808d558e50 .functor MUXZ 1, L_0x63808d559010, L_0x63808d558f70, L_0x63808d558db0, C4<>;
S_0x63808d50fa90 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d50fc90 .param/l "i" 1 11 108, +C4<01101>;
v0x63808d50fd70_0 .net *"_ivl_0", 0 0, L_0x63808d559280;  1 drivers
v0x63808d50fe50_0 .net *"_ivl_1", 0 0, L_0x63808d559320;  1 drivers
v0x63808d50ff30_0 .net *"_ivl_2", 0 0, L_0x63808d559500;  1 drivers
v0x63808d510020_0 .net *"_ivl_3", 0 0, L_0x63808d5597b0;  1 drivers
L_0x63808d5597b0 .functor MUXZ 1, L_0x63808d559500, L_0x63808d559320, L_0x63808d559280, C4<>;
S_0x63808d510100 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d510300 .param/l "i" 1 11 108, +C4<01110>;
v0x63808d5103e0_0 .net *"_ivl_0", 0 0, L_0x63808d559970;  1 drivers
v0x63808d5104c0_0 .net *"_ivl_1", 0 0, L_0x63808d5593c0;  1 drivers
v0x63808d5105a0_0 .net *"_ivl_2", 0 0, L_0x63808d559460;  1 drivers
v0x63808d510690_0 .net *"_ivl_3", 0 0, L_0x63808d559b70;  1 drivers
L_0x63808d559b70 .functor MUXZ 1, L_0x63808d559460, L_0x63808d5593c0, L_0x63808d559970, C4<>;
S_0x63808d510770 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 11 108, 11 108 0, S_0x63808d5047f0;
 .timescale -9 -12;
P_0x63808d510970 .param/l "i" 1 11 108, +C4<01111>;
v0x63808d510a50_0 .net *"_ivl_0", 0 0, L_0x63808d559d30;  1 drivers
v0x63808d510b30_0 .net *"_ivl_1", 0 0, L_0x63808d559dd0;  1 drivers
v0x63808d510c10_0 .net *"_ivl_2", 0 0, L_0x63808d559fe0;  1 drivers
v0x63808d510d00_0 .net *"_ivl_3", 0 0, L_0x63808d55a080;  1 drivers
L_0x63808d55a080 .functor MUXZ 1, L_0x63808d559fe0, L_0x63808d559dd0, L_0x63808d559d30, C4<>;
S_0x63808d511cd0 .scope module, "op_down" "op_downscale" 5 181, 12 21 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 38 "x_in";
    .port_info 3 /INPUT 38 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 32 "x_out";
    .port_info 6 /OUTPUT 32 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x63808d511eb0 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000100110>;
P_0x63808d511ef0 .param/l "DATA_WIDTH" 0 12 23, +C4<00000000000000000000000000100000>;
v0x63808d512120_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d5121e0_0 .net "enable", 0 0, v0x63808d5037a0_0;  alias, 1 drivers
v0x63808d5122d0_0 .var "enable_r", 0 0;
v0x63808d5123a0_0 .net "nreset", 0 0, v0x63808d51ab80_0;  alias, 1 drivers
v0x63808d512440_0 .net "op_vld", 0 0, v0x63808d5122d0_0;  alias, 1 drivers
v0x63808d512530_0 .var/s "x_downscaled", 31 0;
v0x63808d5125f0_0 .net "x_in", 37 0, v0x63808d5130d0_0;  alias, 1 drivers
v0x63808d5126d0_0 .net "x_out", 31 0, v0x63808d512530_0;  alias, 1 drivers
v0x63808d5127b0_0 .var/s "y_downscaled", 31 0;
v0x63808d512890_0 .net "y_in", 37 0, v0x63808d5132a0_0;  alias, 1 drivers
v0x63808d512970_0 .net "y_out", 31 0, v0x63808d5127b0_0;  alias, 1 drivers
S_0x63808d512b50 .scope module, "scaling" "output_scale" 5 170, 13 21 0, S_0x63808d4f1fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 38 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x63808d512ce0 .param/l "CORDIC_WIDTH" 0 13 22, +C4<00000000000000000000000000100110>;
v0x63808d512f00_0 .net "en", 0 0, v0x63808d5037a0_0;  alias, 1 drivers
v0x63808d513010_0 .net/s "x_in", 37 0, v0x63808d503990_0;  alias, 1 drivers
v0x63808d5130d0_0 .var/s "x_out", 37 0;
v0x63808d5131d0_0 .net/s "y_in", 37 0, v0x63808d503b50_0;  alias, 1 drivers
v0x63808d5132a0_0 .var/s "y_out", 37 0;
E_0x63808d504b30 .event anyedge, v0x63808d5037a0_0, v0x63808d503990_0, v0x63808d503b50_0;
S_0x63808d5199c0 .scope module, "uut" "norm_5d" 2 196, 23 3 0, S_0x63808d4401d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 160 "w_in";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /OUTPUT 160 "W_out";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "ica_cordic_vec_en";
    .port_info 7 /OUTPUT 32 "ica_cordic_vec_xin";
    .port_info 8 /OUTPUT 32 "ica_cordic_vec_yin";
    .port_info 9 /OUTPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 10 /OUTPUT 1 "ica_cordic_rot1_en";
    .port_info 11 /OUTPUT 32 "ica_cordic_rot1_xin";
    .port_info 12 /OUTPUT 32 "ica_cordic_rot1_yin";
    .port_info 13 /OUTPUT 16 "ica_cordic_rot1_microRot_in";
    .port_info 14 /OUTPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 15 /OUTPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 16 /OUTPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 17 /OUTPUT 1 "cordic_nrst";
    .port_info 18 /INPUT 1 "cordic_vec_opvld";
    .port_info 19 /INPUT 32 "cordic_vec_xout";
    .port_info 20 /INPUT 16 "cordic_vec_microRot_out";
    .port_info 21 /INPUT 2 "cordic_vec_quad_out";
    .port_info 22 /INPUT 1 "cordic_vec_microRot_out_start";
    .port_info 23 /INPUT 16 "cordic_vec_angle_out";
    .port_info 24 /INPUT 1 "cordic_rot1_opvld";
    .port_info 25 /INPUT 32 "cordic_rot1_xout";
    .port_info 26 /INPUT 32 "cordic_rot1_yout";
P_0x63808d519bc0 .param/l "ANGLE_WIDTH" 0 23 8, +C4<00000000000000000000000000010000>;
P_0x63808d519c00 .param/l "CHECK" 1 23 69, C4<0001>;
P_0x63808d519c40 .param/l "CORDIC_STAGES" 0 23 7, +C4<00000000000000000000000000010000>;
P_0x63808d519c80 .param/l "CORDIC_WIDTH" 0 23 6, +C4<00000000000000000000000000100110>;
P_0x63808d519cc0 .param/l "DATA_WIDTH" 0 23 5, +C4<00000000000000000000000000100000>;
P_0x63808d519d00 .param/l "DIMENSIONS" 0 23 4, +C4<00000000000000000000000000000101>;
P_0x63808d519d40 .param/l "DONE" 1 23 78, C4<1010>;
P_0x63808d519d80 .param/l "FRAC_WIDTH" 0 23 9, +C4<00000000000000000000000000010100>;
P_0x63808d519dc0 .param/l "IDLE" 1 23 68, C4<0000>;
P_0x63808d519e00 .param/l "ROT_1" 1 23 74, C4<0110>;
P_0x63808d519e40 .param/l "ROT_2" 1 23 75, C4<0111>;
P_0x63808d519e80 .param/l "ROT_3" 1 23 76, C4<1000>;
P_0x63808d519ec0 .param/l "ROT_4" 1 23 77, C4<1001>;
P_0x63808d519f00 .param/l "VEC_1" 1 23 70, C4<0010>;
P_0x63808d519f40 .param/l "VEC_2" 1 23 71, C4<0011>;
P_0x63808d519f80 .param/l "VEC_3" 1 23 72, C4<0100>;
P_0x63808d519fc0 .param/l "VEC_4" 1 23 73, C4<0101>;
v0x63808d51a900_0 .var "W_out", 159 0;
L_0x7b893289d0a8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x63808d51aa00_0 .net/2u *"_ivl_14", 3 0, L_0x7b893289d0a8;  1 drivers
v0x63808d51aae0_0 .net "clk", 0 0, v0x63808d51d910_0;  alias, 1 drivers
v0x63808d51ab80_0 .var "cordic_nrst", 0 0;
v0x63808d51ac20_0 .net "cordic_rot1_opvld", 0 0, L_0x63808d547840;  alias, 1 drivers
v0x63808d51ad10_0 .net/s "cordic_rot1_xout", 31 0, L_0x63808d547730;  alias, 1 drivers
v0x63808d51adb0_0 .net/s "cordic_rot1_yout", 31 0, L_0x63808d5477d0;  alias, 1 drivers
v0x63808d51ae70_0 .net/s "cordic_vec_angle_out", 15 0, v0x63808d4e2960_0;  alias, 1 drivers
v0x63808d51af30_0 .net "cordic_vec_microRot_out", 15 0, L_0x63808d54e450;  alias, 1 drivers
v0x63808d51b110_0 .net "cordic_vec_microRot_out_start", 0 0, v0x63808d1910e0_0;  alias, 1 drivers
v0x63808d51b240_0 .net "cordic_vec_opvld", 0 0, L_0x63808d54fff0;  alias, 1 drivers
v0x63808d51b2e0_0 .net "cordic_vec_quad_out", 1 0, L_0x63808d54c110;  alias, 1 drivers
v0x63808d51b3a0_0 .net/s "cordic_vec_xout", 31 0, L_0x63808d54fe70;  alias, 1 drivers
v0x63808d51b460_0 .var "current_state", 3 0;
v0x63808d51b540_0 .net "done", 0 0, L_0x63808d531d80;  alias, 1 drivers
v0x63808d51b600_0 .var "ica_cordic_rot1_angle_microRot_n", 0 0;
v0x63808d51b6a0_0 .var "ica_cordic_rot1_en", 0 0;
v0x63808d51b770_0 .var "ica_cordic_rot1_microRot_ext_vld", 0 0;
v0x63808d51b840_0 .var "ica_cordic_rot1_microRot_in", 15 0;
v0x63808d51b910_0 .var "ica_cordic_rot1_quad_in", 1 0;
v0x63808d51b9e0_0 .var/s "ica_cordic_rot1_xin", 31 0;
v0x63808d51bab0_0 .var/s "ica_cordic_rot1_yin", 31 0;
v0x63808d51bb80_0 .var "ica_cordic_vec_angle_calc_en", 0 0;
v0x63808d51bc50_0 .var "ica_cordic_vec_en", 0 0;
v0x63808d51bd20_0 .var/s "ica_cordic_vec_xin", 31 0;
v0x63808d51bdf0_0 .var/s "ica_cordic_vec_yin", 31 0;
v0x63808d51bec0_0 .var "next_state", 3 0;
v0x63808d51bf60_0 .net "nreset", 0 0, v0x63808d51edf0_0;  1 drivers
v0x63808d51c000_0 .var "quad_1", 1 0;
v0x63808d51c0a0_0 .var "quad_2", 1 0;
v0x63808d51c180_0 .var "quad_3", 1 0;
v0x63808d51c260_0 .var "quad_4", 1 0;
v0x63808d51c340_0 .var "rot_x1_to_y2_fb", 31 0;
v0x63808d51c420_0 .var "rot_x2_to_y3_fb", 31 0;
v0x63808d51c500_0 .var "rot_x3_to_y4_fb", 31 0;
v0x63808d51c5e0_0 .net "start", 0 0, v0x63808d51ef30_0;  1 drivers
v0x63808d51c6a0_0 .var "theta_1", 15 0;
v0x63808d51c780_0 .var "theta_2", 15 0;
v0x63808d51c860_0 .var "theta_3", 15 0;
v0x63808d51c940_0 .var "theta_4", 15 0;
v0x63808d51ca20_0 .var "vec_x1_to_y2_ff", 31 0;
v0x63808d51cb00_0 .var "vec_x2_to_y3_ff", 31 0;
v0x63808d51cbe0_0 .var "vec_x3_to_y4_ff", 31 0;
v0x63808d51ccc0_0 .net/s "w1", 31 0, L_0x63808d5219c0;  1 drivers
v0x63808d51cda0_0 .net/s "w2", 31 0, L_0x63808d521a60;  1 drivers
v0x63808d51ce80_0 .net/s "w3", 31 0, L_0x63808d521b00;  1 drivers
v0x63808d51cf60_0 .net/s "w4", 31 0, L_0x63808d521ba0;  1 drivers
v0x63808d51d040_0 .net/s "w5", 31 0, L_0x63808d521c40;  1 drivers
v0x63808d51d120_0 .net "w_in", 159 0, v0x63808d51f070_0;  1 drivers
L_0x7b893289d018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d51d200_0 .net "x_zero", 31 0, L_0x7b893289d018;  1 drivers
L_0x7b893289d060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63808d51d2e0_0 .net "y_one", 31 0, L_0x7b893289d060;  1 drivers
E_0x63808d51a830/0 .event negedge, v0x63808d51bf60_0;
E_0x63808d51a830/1 .event posedge, v0x63808d4caca0_0;
E_0x63808d51a830 .event/or E_0x63808d51a830/0, E_0x63808d51a830/1;
E_0x63808d51a890/0 .event anyedge, v0x63808d51b460_0, v0x63808d51c5e0_0, v0x63808d51d120_0, v0x63808d4e64a0_0;
E_0x63808d51a890/1 .event anyedge, v0x63808d379df0_0;
E_0x63808d51a890 .event/or E_0x63808d51a890/0, E_0x63808d51a890/1;
L_0x63808d5219c0 .part v0x63808d51f070_0, 0, 32;
L_0x63808d521a60 .part v0x63808d51f070_0, 32, 32;
L_0x63808d521b00 .part v0x63808d51f070_0, 64, 32;
L_0x63808d521ba0 .part v0x63808d51f070_0, 96, 32;
L_0x63808d521c40 .part v0x63808d51f070_0, 128, 32;
L_0x63808d531d80 .cmp/eq 4, v0x63808d51b460_0, L_0x7b893289d0a8;
S_0x63808d444600 .scope module, "w_diff_norm" "w_diff_norm" 24 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 224 "w_in";
    .port_info 4 /INPUT 1 "cordic_vec_opvld";
    .port_info 5 /INPUT 32 "cordic_vec_xout";
    .port_info 6 /OUTPUT 1 "ica_cordic_vec_en";
    .port_info 7 /OUTPUT 32 "ica_cordic_vec_xin";
    .port_info 8 /OUTPUT 32 "ica_cordic_vec_yin";
    .port_info 9 /OUTPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 10 /OUTPUT 32 "norm_out";
    .port_info 11 /OUTPUT 1 "output_valid";
P_0x63808d4bc7c0 .param/l "ANGLE_WIDTH" 0 24 5, +C4<00000000000000000000000000010000>;
P_0x63808d4bc800 .param/l "CORDIC_STAGES" 0 24 6, +C4<00000000000000000000000000010000>;
P_0x63808d4bc840 .param/l "DATA_WIDTH" 0 24 4, +C4<00000000000000000000000000100000>;
P_0x63808d4bc880 .param/l "N" 0 24 3, +C4<00000000000000000000000000000111>;
v0x63808d520540_0 .var "active", 0 0;
o0x7b89328f8b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x63808d520600_0 .net "clk", 0 0, o0x7b89328f8b88;  0 drivers
o0x7b89328f8bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63808d5206c0_0 .net "cordic_vec_opvld", 0 0, o0x7b89328f8bb8;  0 drivers
o0x7b89328f8be8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63808d520760_0 .net/s "cordic_vec_xout", 31 0, o0x7b89328f8be8;  0 drivers
v0x63808d520840_0 .var "counter", 2 0;
v0x63808d520970 .array "diff_wire", 6 0;
v0x63808d520970_0 .net/s v0x63808d520970 0, 31 0, L_0x63808d55da00; 1 drivers
v0x63808d520970_1 .net/s v0x63808d520970 1, 31 0, L_0x63808d55ddf0; 1 drivers
v0x63808d520970_2 .net/s v0x63808d520970 2, 31 0, L_0x63808d55e0b0; 1 drivers
v0x63808d520970_3 .net/s v0x63808d520970 3, 31 0, L_0x63808d55e4a0; 1 drivers
v0x63808d520970_4 .net/s v0x63808d520970 4, 31 0, L_0x63808d55e6e0; 1 drivers
v0x63808d520970_5 .net/s v0x63808d520970 5, 31 0, L_0x63808d55e9b0; 1 drivers
v0x63808d520970_6 .net/s v0x63808d520970 6, 31 0, L_0x63808d55ece0; 1 drivers
o0x7b89328f8d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x63808d520b50_0 .net "en", 0 0, o0x7b89328f8d98;  0 drivers
v0x63808d520c10_0 .var "ica_cordic_vec_angle_calc_en", 0 0;
v0x63808d520cd0_0 .var "ica_cordic_vec_en", 0 0;
v0x63808d520d90_0 .var/s "ica_cordic_vec_xin", 31 0;
v0x63808d520e70_0 .var/s "ica_cordic_vec_yin", 31 0;
v0x63808d520f50_0 .var/s "norm_out", 31 0;
v0x63808d521030_0 .var "output_valid", 0 0;
o0x7b89328f8ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63808d5210f0_0 .net "rst_n", 0 0, o0x7b89328f8ee8;  0 drivers
o0x7b89328f8f18 .functor BUFZ 224, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63808d5211b0_0 .net "w_in", 223 0, o0x7b89328f8f18;  0 drivers
v0x63808d521290 .array "w_in_wire", 6 0;
v0x63808d521290_0 .net/s v0x63808d521290 0, 31 0, L_0x63808d55d800; 1 drivers
v0x63808d521290_1 .net/s v0x63808d521290 1, 31 0, L_0x63808d55dbe0; 1 drivers
v0x63808d521290_2 .net/s v0x63808d521290 2, 31 0, L_0x63808d55df30; 1 drivers
v0x63808d521290_3 .net/s v0x63808d521290 3, 31 0, L_0x63808d55e1f0; 1 drivers
v0x63808d521290_4 .net/s v0x63808d521290 4, 31 0, L_0x63808d55e540; 1 drivers
v0x63808d521290_5 .net/s v0x63808d521290 5, 31 0, L_0x63808d55e800; 1 drivers
v0x63808d521290_6 .net/s v0x63808d521290 6, 31 0, L_0x63808d55eb20; 1 drivers
v0x63808d521470_0 .var "w_prev", 223 0;
v0x63808d521660 .array "w_prev_wire", 6 0;
v0x63808d521660_0 .net/s v0x63808d521660 0, 31 0, L_0x63808d55d900; 1 drivers
v0x63808d521660_1 .net/s v0x63808d521660 1, 31 0, L_0x63808d55dcd0; 1 drivers
v0x63808d521660_2 .net/s v0x63808d521660 2, 31 0, L_0x63808d55dfd0; 1 drivers
v0x63808d521660_3 .net/s v0x63808d521660 3, 31 0, L_0x63808d55e320; 1 drivers
v0x63808d521660_4 .net/s v0x63808d521660 4, 31 0, L_0x63808d55e5e0; 1 drivers
v0x63808d521660_5 .net/s v0x63808d521660 5, 31 0, L_0x63808d55e8a0; 1 drivers
v0x63808d521660_6 .net/s v0x63808d521660 6, 31 0, L_0x63808d55ebc0; 1 drivers
E_0x63808d51f130/0 .event negedge, v0x63808d5210f0_0;
E_0x63808d51f130/1 .event posedge, v0x63808d520600_0;
E_0x63808d51f130 .event/or E_0x63808d51f130/0, E_0x63808d51f130/1;
L_0x63808d55d800 .part o0x7b89328f8f18, 0, 32;
L_0x63808d55d900 .part v0x63808d521470_0, 0, 32;
L_0x63808d55dbe0 .part o0x7b89328f8f18, 32, 32;
L_0x63808d55dcd0 .part v0x63808d521470_0, 32, 32;
L_0x63808d55df30 .part o0x7b89328f8f18, 64, 32;
L_0x63808d55dfd0 .part v0x63808d521470_0, 64, 32;
L_0x63808d55e1f0 .part o0x7b89328f8f18, 96, 32;
L_0x63808d55e320 .part v0x63808d521470_0, 96, 32;
L_0x63808d55e540 .part o0x7b89328f8f18, 128, 32;
L_0x63808d55e5e0 .part v0x63808d521470_0, 128, 32;
L_0x63808d55e800 .part o0x7b89328f8f18, 160, 32;
L_0x63808d55e8a0 .part v0x63808d521470_0, 160, 32;
L_0x63808d55eb20 .part o0x7b89328f8f18, 192, 32;
L_0x63808d55ebc0 .part v0x63808d521470_0, 192, 32;
S_0x63808d51f190 .scope generate, "gen_wires[0]" "gen_wires[0]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d51f3b0 .param/l "i" 1 24 35, +C4<00>;
L_0x63808d55da00 .arith/sub 32, L_0x63808d55d800, L_0x63808d55d900;
S_0x63808d51f490 .scope generate, "gen_wires[1]" "gen_wires[1]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d51f690 .param/l "i" 1 24 35, +C4<01>;
L_0x63808d55ddf0 .arith/sub 32, L_0x63808d55dbe0, L_0x63808d55dcd0;
S_0x63808d51f750 .scope generate, "gen_wires[2]" "gen_wires[2]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d51f930 .param/l "i" 1 24 35, +C4<010>;
L_0x63808d55e0b0 .arith/sub 32, L_0x63808d55df30, L_0x63808d55dfd0;
S_0x63808d51f9f0 .scope generate, "gen_wires[3]" "gen_wires[3]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d51fbd0 .param/l "i" 1 24 35, +C4<011>;
L_0x63808d55e4a0 .arith/sub 32, L_0x63808d55e1f0, L_0x63808d55e320;
S_0x63808d51fcb0 .scope generate, "gen_wires[4]" "gen_wires[4]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d51fee0 .param/l "i" 1 24 35, +C4<0100>;
L_0x63808d55e6e0 .arith/sub 32, L_0x63808d55e540, L_0x63808d55e5e0;
S_0x63808d51ffc0 .scope generate, "gen_wires[5]" "gen_wires[5]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d5201a0 .param/l "i" 1 24 35, +C4<0101>;
L_0x63808d55e9b0 .arith/sub 32, L_0x63808d55e800, L_0x63808d55e8a0;
S_0x63808d520280 .scope generate, "gen_wires[6]" "gen_wires[6]" 24 35, 24 35 0, S_0x63808d444600;
 .timescale -9 -12;
P_0x63808d520460 .param/l "i" 1 24 35, +C4<0110>;
L_0x63808d55ece0 .arith/sub 32, L_0x63808d55eb20, L_0x63808d55ebc0;
    .scope S_0x63808d5199c0;
T_0 ;
    %wait E_0x63808d51a830;
    %load/vec4 v0x63808d51bf60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d51c6a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d51c780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d51c860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d51c940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d51c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d51c0a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d51c180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d51c260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51ca20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51cb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51c340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51c420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51c500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x63808d51b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x63808d51b460_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x63808d51af30_0;
    %assign/vec4 v0x63808d51c6a0_0, 0;
    %load/vec4 v0x63808d51b2e0_0;
    %assign/vec4 v0x63808d51c000_0, 0;
    %load/vec4 v0x63808d51b3a0_0;
    %assign/vec4 v0x63808d51ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x63808d51af30_0;
    %assign/vec4 v0x63808d51c780_0, 0;
    %load/vec4 v0x63808d51b2e0_0;
    %assign/vec4 v0x63808d51c0a0_0, 0;
    %load/vec4 v0x63808d51b3a0_0;
    %assign/vec4 v0x63808d51cb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x63808d51af30_0;
    %assign/vec4 v0x63808d51c860_0, 0;
    %load/vec4 v0x63808d51b2e0_0;
    %assign/vec4 v0x63808d51c180_0, 0;
    %load/vec4 v0x63808d51b3a0_0;
    %assign/vec4 v0x63808d51cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x63808d51af30_0;
    %assign/vec4 v0x63808d51c940_0, 0;
    %load/vec4 v0x63808d51b2e0_0;
    %assign/vec4 v0x63808d51c260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x63808d51ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x63808d51b460_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x63808d51ad10_0;
    %assign/vec4 v0x63808d51c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x63808d51ad10_0;
    %assign/vec4 v0x63808d51c420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x63808d51ad10_0;
    %assign/vec4 v0x63808d51c500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
T_0.9 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x63808d5199c0;
T_1 ;
    %wait E_0x63808d51a830;
    %load/vec4 v0x63808d51bf60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x63808d51a900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63808d51d120_0;
    %or/r;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x63808d51b460_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x63808d51a900_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x63808d51ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x63808d51b460_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x63808d51adb0_0;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x63808d51a900_0, 4, 5;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x63808d51adb0_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x63808d51a900_0, 4, 5;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x63808d51adb0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x63808d51a900_0, 4, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x63808d51adb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x63808d51a900_0, 4, 5;
    %load/vec4 v0x63808d51ad10_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x63808d51a900_0, 4, 5;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63808d5199c0;
T_2 ;
    %wait E_0x63808d51a890;
    %load/vec4 v0x63808d51b460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x63808d51c5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x63808d51d120_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x63808d51b240_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x63808d51b240_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x63808d51b240_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.21, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.22, 8;
T_2.21 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.22, 8;
 ; End of false expr.
    %blend;
T_2.22;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x63808d51b240_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.23, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.24, 8;
T_2.23 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_2.24, 8;
 ; End of false expr.
    %blend;
T_2.24;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x63808d51ac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.25, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.26, 8;
T_2.25 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_2.26, 8;
 ; End of false expr.
    %blend;
T_2.26;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x63808d51ac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.27, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_2.28, 8;
T_2.27 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_2.28, 8;
 ; End of false expr.
    %blend;
T_2.28;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x63808d51ac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.29, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_2.30, 8;
T_2.29 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_2.30, 8;
 ; End of false expr.
    %blend;
T_2.30;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x63808d51ac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.31, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_2.32, 8;
T_2.31 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_2.32, 8;
 ; End of false expr.
    %blend;
T_2.32;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63808d51bec0_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x63808d5199c0;
T_3 ;
    %wait E_0x63808d51a830;
    %load/vec4 v0x63808d51bf60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63808d51b460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51bd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51b9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51bab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d51b840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d51b910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x63808d51bec0_0;
    %assign/vec4 v0x63808d51b460_0, 0;
    %load/vec4 v0x63808d51bec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51ccc0_0;
    %assign/vec4 v0x63808d51bd20_0, 0;
    %load/vec4 v0x63808d51cda0_0;
    %assign/vec4 v0x63808d51bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51ce80_0;
    %assign/vec4 v0x63808d51bd20_0, 0;
    %load/vec4 v0x63808d51ca20_0;
    %assign/vec4 v0x63808d51bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51cf60_0;
    %assign/vec4 v0x63808d51bd20_0, 0;
    %load/vec4 v0x63808d51cb00_0;
    %assign/vec4 v0x63808d51bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51d040_0;
    %assign/vec4 v0x63808d51bd20_0, 0;
    %load/vec4 v0x63808d51cbe0_0;
    %assign/vec4 v0x63808d51bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51d200_0;
    %assign/vec4 v0x63808d51b9e0_0, 0;
    %load/vec4 v0x63808d51d2e0_0;
    %assign/vec4 v0x63808d51bab0_0, 0;
    %load/vec4 v0x63808d51c940_0;
    %assign/vec4 v0x63808d51b840_0, 0;
    %load/vec4 v0x63808d51c260_0;
    %assign/vec4 v0x63808d51b910_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51d200_0;
    %assign/vec4 v0x63808d51b9e0_0, 0;
    %load/vec4 v0x63808d51c340_0;
    %assign/vec4 v0x63808d51bab0_0, 0;
    %load/vec4 v0x63808d51c860_0;
    %assign/vec4 v0x63808d51b840_0, 0;
    %load/vec4 v0x63808d51c180_0;
    %assign/vec4 v0x63808d51b910_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51d200_0;
    %assign/vec4 v0x63808d51b9e0_0, 0;
    %load/vec4 v0x63808d51c420_0;
    %assign/vec4 v0x63808d51bab0_0, 0;
    %load/vec4 v0x63808d51c780_0;
    %assign/vec4 v0x63808d51b840_0, 0;
    %load/vec4 v0x63808d51c0a0_0;
    %assign/vec4 v0x63808d51b910_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %load/vec4 v0x63808d51d200_0;
    %assign/vec4 v0x63808d51b9e0_0, 0;
    %load/vec4 v0x63808d51c500_0;
    %assign/vec4 v0x63808d51bab0_0, 0;
    %load/vec4 v0x63808d51c6a0_0;
    %assign/vec4 v0x63808d51b840_0, 0;
    %load/vec4 v0x63808d51c000_0;
    %assign/vec4 v0x63808d51b910_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d51b6a0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x63808d451260;
T_4 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d236270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d370c90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1e2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1f7e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x63808d1f65b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d370c90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1e2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1f7e20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1f7e20_0, 0;
    %load/vec4 v0x63808d235f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x63808d236100_0;
    %load/vec4 v0x63808d3750e0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d3750e0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d370c90_0, 0;
    %load/vec4 v0x63808d3750e0_0;
    %load/vec4 v0x63808d236100_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d236100_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d1e2400_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x63808d236100_0;
    %load/vec4 v0x63808d3750e0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d3750e0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d370c90_0, 0;
    %load/vec4 v0x63808d3750e0_0;
    %load/vec4 v0x63808d236100_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d236100_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d1e2400_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x63808d4a6960;
T_5 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d1dbe50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1e2570_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d20aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1eb510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x63808d1cbe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1e2570_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d20aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1eb510_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1eb510_0, 0;
    %load/vec4 v0x63808d1decb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x63808d1e46d0_0;
    %load/vec4 v0x63808d186a50_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d186a50_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d1e2570_0, 0;
    %load/vec4 v0x63808d186a50_0;
    %load/vec4 v0x63808d1e46d0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d1e46d0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d20aa10_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x63808d1e46d0_0;
    %load/vec4 v0x63808d186a50_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d186a50_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d1e2570_0, 0;
    %load/vec4 v0x63808d186a50_0;
    %load/vec4 v0x63808d1e46d0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d1e46d0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d20aa10_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x63808d4a6f00;
T_6 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d18a850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d186bc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1fd8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d175de0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x63808d175f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d186bc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1fd8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d175de0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d175de0_0, 0;
    %load/vec4 v0x63808d17bc20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x63808d1868e0_0;
    %load/vec4 v0x63808d1a7270_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d1a7270_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d186bc0_0, 0;
    %load/vec4 v0x63808d1a7270_0;
    %load/vec4 v0x63808d1868e0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d1868e0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d1fd8e0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x63808d1868e0_0;
    %load/vec4 v0x63808d1a7270_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d1a7270_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d186bc0_0, 0;
    %load/vec4 v0x63808d1a7270_0;
    %load/vec4 v0x63808d1868e0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d1868e0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d1fd8e0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x63808d4623e0;
T_7 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d1a6f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1a73e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d17c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1fdd30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x63808d1fda50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1a73e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d17c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1fdd30_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1fdd30_0, 0;
    %load/vec4 v0x63808d1fdbc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x63808d1a7100_0;
    %load/vec4 v0x63808d4d4000_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4d4000_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d1a73e0_0, 0;
    %load/vec4 v0x63808d4d4000_0;
    %load/vec4 v0x63808d1a7100_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d1a7100_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d17c940_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x63808d1a7100_0;
    %load/vec4 v0x63808d4d4000_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4d4000_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d1a73e0_0, 0;
    %load/vec4 v0x63808d4d4000_0;
    %load/vec4 v0x63808d1a7100_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d1a7100_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d17c940_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x63808d46aca0;
T_8 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3524d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d356900_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d35ad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3c7b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x63808d3cc910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d356900_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d35ad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3c7b00_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3c7b00_0, 0;
    %load/vec4 v0x63808d34e330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x63808d352810_0;
    %load/vec4 v0x63808d356c40_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d356c40_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d356900_0, 0;
    %load/vec4 v0x63808d356c40_0;
    %load/vec4 v0x63808d352810_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d352810_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d35ad30_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x63808d352810_0;
    %load/vec4 v0x63808d356c40_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d356c40_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d356900_0, 0;
    %load/vec4 v0x63808d356c40_0;
    %load/vec4 v0x63808d352810_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d352810_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d35ad30_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x63808d3d0d30;
T_9 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d398df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d39a0b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d39b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d397b30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x63808d3971d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d39a0b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d39b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d397b30_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d397b30_0, 0;
    %load/vec4 v0x63808d398490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x63808d399750_0;
    %load/vec4 v0x63808d39aa10_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d39aa10_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d39a0b0_0, 0;
    %load/vec4 v0x63808d39aa10_0;
    %load/vec4 v0x63808d399750_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d399750_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d39b370_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x63808d399750_0;
    %load/vec4 v0x63808d39aa10_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d39aa10_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d39a0b0_0, 0;
    %load/vec4 v0x63808d39aa10_0;
    %load/vec4 v0x63808d399750_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d399750_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d39b370_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x63808d3da1d0;
T_10 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d371540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3759a0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d37dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d39e250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x63808d39d8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3759a0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d37dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d39e250_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d39e250_0, 0;
    %load/vec4 v0x63808d39ebb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x63808d3754c0_0;
    %load/vec4 v0x63808d379940_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d379940_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3759a0_0, 0;
    %load/vec4 v0x63808d379940_0;
    %load/vec4 v0x63808d3754c0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d3754c0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d37dd80_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x63808d3754c0_0;
    %load/vec4 v0x63808d379940_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d379940_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3759a0_0, 0;
    %load/vec4 v0x63808d379940_0;
    %load/vec4 v0x63808d3754c0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d3754c0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d37dd80_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x63808d3e3670;
T_11 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d34eee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d35bc20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3648b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3c3660_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x63808d3bb4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d35bc20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3648b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3c3660_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3c3660_0, 0;
    %load/vec4 v0x63808d34aab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x63808d3577f0_0;
    %load/vec4 v0x63808d360050_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d360050_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d35bc20_0, 0;
    %load/vec4 v0x63808d360050_0;
    %load/vec4 v0x63808d3577f0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3577f0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3648b0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x63808d3577f0_0;
    %load/vec4 v0x63808d360050_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d360050_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d35bc20_0, 0;
    %load/vec4 v0x63808d360050_0;
    %load/vec4 v0x63808d3577f0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3577f0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3648b0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x63808d3cc2e0;
T_12 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3edb30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3f7030_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3f2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3c8540_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x63808d36d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3f7030_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3f2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3c8540_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3c8540_0, 0;
    %load/vec4 v0x63808d3e9110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x63808d3f25b0_0;
    %load/vec4 v0x63808d409170_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d409170_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3f7030_0, 0;
    %load/vec4 v0x63808d409170_0;
    %load/vec4 v0x63808d3f25b0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d3f25b0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3f2710_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x63808d3f25b0_0;
    %load/vec4 v0x63808d409170_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d409170_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3f7030_0, 0;
    %load/vec4 v0x63808d409170_0;
    %load/vec4 v0x63808d3f25b0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d3f25b0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3f2710_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x63808d35f630;
T_13 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d405720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d40e4c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d42da70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d400cd0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x63808d400a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d40e4c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d42da70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d400cd0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d400cd0_0, 0;
    %load/vec4 v0x63808d4050e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x63808d40d310_0;
    %load/vec4 v0x63808d3cd900_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d3cd900_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d40e4c0_0, 0;
    %load/vec4 v0x63808d3cd900_0;
    %load/vec4 v0x63808d40d310_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d40d310_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d42da70_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x63808d40d310_0;
    %load/vec4 v0x63808d3cd900_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d3cd900_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d40e4c0_0, 0;
    %load/vec4 v0x63808d3cd900_0;
    %load/vec4 v0x63808d40d310_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d40d310_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d42da70_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x63808d368230;
T_14 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3c8ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3ee2e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d433370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3e9270_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x63808d3e4c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3ee2e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d433370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3e9270_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3e9270_0, 0;
    %load/vec4 v0x63808d3e98c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x63808d3edc90_0;
    %load/vec4 v0x63808d3236d0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d3236d0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3ee2e0_0, 0;
    %load/vec4 v0x63808d3236d0_0;
    %load/vec4 v0x63808d3edc90_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d3edc90_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d433370_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x63808d3edc90_0;
    %load/vec4 v0x63808d3236d0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d3236d0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3ee2e0_0, 0;
    %load/vec4 v0x63808d3236d0_0;
    %load/vec4 v0x63808d3edc90_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d3edc90_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d433370_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x63808d3c4370;
T_15 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4488a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d44ccd0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d484880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d444470_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x63808d444130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d44ccd0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d484880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d444470_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d444470_0, 0;
    %load/vec4 v0x63808d448560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x63808d44c990_0;
    %load/vec4 v0x63808d483d30_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d483d30_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d44ccd0_0, 0;
    %load/vec4 v0x63808d483d30_0;
    %load/vec4 v0x63808d44c990_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d44c990_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d484880_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x63808d44c990_0;
    %load/vec4 v0x63808d483d30_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d483d30_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d44ccd0_0, 0;
    %load/vec4 v0x63808d483d30_0;
    %load/vec4 v0x63808d44c990_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d44c990_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d484880_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x63808d356dd0;
T_16 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d489380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d48a640_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d48b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4880c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x63808d487760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d48a640_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d48b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4880c0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4880c0_0, 0;
    %load/vec4 v0x63808d488a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x63808d489ce0_0;
    %load/vec4 v0x63808d48afa0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d48afa0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d48a640_0, 0;
    %load/vec4 v0x63808d48afa0_0;
    %load/vec4 v0x63808d489ce0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d489ce0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d48b900_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x63808d489ce0_0;
    %load/vec4 v0x63808d48afa0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d48afa0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d48a640_0, 0;
    %load/vec4 v0x63808d48afa0_0;
    %load/vec4 v0x63808d489ce0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d489ce0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d48b900_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x63808d34a090;
T_17 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4a66c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4a72f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4a88a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d46b240_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x63808d466e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4a72f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4a88a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d46b240_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d46b240_0, 0;
    %load/vec4 v0x63808d483740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x63808d4a6d40_0;
    %load/vec4 v0x63808d4a8440_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d4a8440_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4a72f0_0, 0;
    %load/vec4 v0x63808d4a8440_0;
    %load/vec4 v0x63808d4a6d40_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d4a6d40_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4a88a0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x63808d4a6d40_0;
    %load/vec4 v0x63808d4a8440_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d4a8440_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4a72f0_0, 0;
    %load/vec4 v0x63808d4a8440_0;
    %load/vec4 v0x63808d4a6d40_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d4a6d40_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4a88a0_0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x63808d43bda0;
T_18 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f7700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x63808d4558b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x63808d4558b0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x63808d49a910_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v0x63808d43b1f0_0;
    %parti/s 1, 0, 2;
    %and;
T_18.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4558b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x63808d43bda0;
T_19 ;
    %wait E_0x63808d1458c0;
    %load/vec4 v0x63808d49a910_0;
    %load/vec4 v0x63808d43b1f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %load/vec4 v0x63808d459d00_0;
    %store/vec4 v0x63808d3e97e0_0, 0, 32;
    %load/vec4 v0x63808d3ee200_0;
    %store/vec4 v0x63808d3f2c80_0, 0, 32;
    %load/vec4 v0x63808d4c0550_0;
    %store/vec4 v0x63808d4c6580_0, 0, 16;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x63808d459d00_0;
    %store/vec4 v0x63808d3e97e0_0, 0, 32;
    %load/vec4 v0x63808d3ee200_0;
    %store/vec4 v0x63808d3f2c80_0, 0, 32;
    %load/vec4 v0x63808d4c0550_0;
    %store/vec4 v0x63808d4c6580_0, 0, 16;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x63808d459d00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d3e97e0_0, 0, 32;
    %load/vec4 v0x63808d3ee200_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d3f2c80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x63808d4c0550_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63808d4c6580_0, 0, 16;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x63808d459d00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d3e97e0_0, 0, 32;
    %load/vec4 v0x63808d3ee200_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d3f2c80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63808d4c0550_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63808d4c6580_0, 0, 16;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x63808d459d00_0;
    %store/vec4 v0x63808d3e97e0_0, 0, 32;
    %load/vec4 v0x63808d3ee200_0;
    %store/vec4 v0x63808d3f2c80_0, 0, 32;
    %load/vec4 v0x63808d4c0550_0;
    %store/vec4 v0x63808d4c6580_0, 0, 16;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x63808d3529a0;
T_20 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x63808d379360;
T_21 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x63808d2d7680;
T_22 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_22.5;
T_22.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x63808d370ad0;
T_23 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x63808d374f20;
T_24 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_24.5;
T_24.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x63808d4b21c0;
T_25 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_25.5;
T_25.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x63808d4b3c50;
T_26 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x63808d4b69b0;
T_27 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_27.5;
T_27.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x63808d4b8ca0;
T_28 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_28.5 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x63808d4ba440;
T_29 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_29.5;
T_29.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_29.5 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x63808d4ba100;
T_30 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_30.5;
T_30.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_30.5 ;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x63808d4bf3e0;
T_31 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_31.5;
T_31.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x63808d4be330;
T_32 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_32.5;
T_32.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_32.5 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x63808d4bd940;
T_33 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_33.5;
T_33.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4110f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_33.5 ;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x63808d34e4c0;
T_34 ;
    %wait E_0x63808d129690;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d400f50, 0, 4;
    %jmp T_34;
    .thread T_34;
    .scope S_0x63808d34e4c0;
T_35 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x63808d4012a0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x63808d3fc810_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_35.2, 8;
    %load/vec4 v0x63808d401200_0;
    %and;
T_35.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4012a0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x63808d34e4c0;
T_36 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3f3290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x63808d3fc810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.4, 9;
    %load/vec4 v0x63808d401200_0;
    %and;
T_36.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x63808d410e40_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %load/vec4 v0x63808d410e40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x63808d410e40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d400f50, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_36.6 ;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x63808d3fc810_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.9, 9;
    %load/vec4 v0x63808d4012a0_0;
    %parti/s 1, 0, 2;
    %and;
T_36.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4110f0, 0, 4;
T_36.7 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x63808d3b92b0;
T_37 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d449450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d433f00_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d45a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d440bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d44d880_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x63808d43c7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d433f00_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d45a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d440bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d44d880_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d440bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d44d880_0, 0;
    %load/vec4 v0x63808d445020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x63808d451d70_0;
    %load/vec4 v0x63808d456160_0;
    %add;
    %assign/vec4 v0x63808d433f00_0, 0;
    %load/vec4 v0x63808d456160_0;
    %load/vec4 v0x63808d451d70_0;
    %sub;
    %assign/vec4 v0x63808d45a5b0_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x63808d451d70_0;
    %load/vec4 v0x63808d456160_0;
    %sub;
    %assign/vec4 v0x63808d433f00_0, 0;
    %load/vec4 v0x63808d456160_0;
    %load/vec4 v0x63808d451d70_0;
    %add;
    %assign/vec4 v0x63808d45a5b0_0, 0;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x63808d3b9850;
T_38 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d2ab320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4bb600_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4bbd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4ba990_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x63808d312e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4bb600_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4bbd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4ba990_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4ba990_0, 0;
    %load/vec4 v0x63808d313290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x63808d4bae20_0;
    %load/vec4 v0x63808d4b99b0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d4b99b0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4bb600_0, 0;
    %load/vec4 v0x63808d4b99b0_0;
    %load/vec4 v0x63808d4bae20_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d4bae20_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4bbd80_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x63808d4bae20_0;
    %load/vec4 v0x63808d4b99b0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d4b99b0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4bb600_0, 0;
    %load/vec4 v0x63808d4b99b0_0;
    %load/vec4 v0x63808d4bae20_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d4bae20_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4bbd80_0, 0;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x63808d3ecc90;
T_39 ;
    %wait E_0x63808d45a690;
    %load/vec4 v0x63808d3e04c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d3dbd20_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x63808d3dba70_0, 0, 38;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d3d72d0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x63808d3d7370_0, 0, 38;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x63808d3dba70_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x63808d3d7370_0, 0, 38;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x63808d44d2f0;
T_40 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3ee560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d3e9df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d3e51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3ee810_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x63808d3f3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x63808d3e9e90_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x63808d3e9df0_0, 0;
    %load/vec4 v0x63808d3e4f10_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x63808d3e51c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3ee810_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3ee810_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x63808d4dc210;
T_41 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d45d260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d450410_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d443780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d45d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4615f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x63808d465af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4615f0_0, 0;
    %load/vec4 v0x63808d44bfe0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x63808d458d50_0;
    %load/vec4 v0x63808d44bfe0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d44bfe0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d450410_0, 0;
    %load/vec4 v0x63808d44bfe0_0;
    %load/vec4 v0x63808d458d50_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d458d50_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d443780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d45d1a0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x63808d458d50_0;
    %load/vec4 v0x63808d44bfe0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d44bfe0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d450410_0, 0;
    %load/vec4 v0x63808d44bfe0_0;
    %load/vec4 v0x63808d458d50_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d458d50_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d443780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d45d1a0_0, 0;
T_41.5 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4615f0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x63808d4d96b0;
T_42 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4325f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d40cf80_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d406a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d433630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d433570_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x63808d436bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d433570_0, 0;
    %load/vec4 v0x63808d40c010_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x63808d40d990_0;
    %load/vec4 v0x63808d40c010_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d40c010_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d40cf80_0, 0;
    %load/vec4 v0x63808d40c010_0;
    %load/vec4 v0x63808d40d990_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d40d990_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d406a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d433630_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x63808d40d990_0;
    %load/vec4 v0x63808d40c010_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d40c010_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d40cf80_0, 0;
    %load/vec4 v0x63808d40c010_0;
    %load/vec4 v0x63808d40d990_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d40d990_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d406a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d433630_0, 0;
T_42.5 ;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d433570_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x63808d4d6c70;
T_43 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d346460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d35ba60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d34ed20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d367f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d367ec0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x63808d36c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d367ec0_0, 0;
    %load/vec4 v0x63808d357630_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x63808d35fe90_0;
    %load/vec4 v0x63808d357630_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d357630_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d35ba60_0, 0;
    %load/vec4 v0x63808d357630_0;
    %load/vec4 v0x63808d35fe90_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d35fe90_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d34ed20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d367f80_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x63808d35fe90_0;
    %load/vec4 v0x63808d357630_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d357630_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d35ba60_0, 0;
    %load/vec4 v0x63808d357630_0;
    %load/vec4 v0x63808d35fe90_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d35fe90_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d34ed20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d367f80_0, 0;
T_43.5 ;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d367ec0_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x63808d4d3cf0;
T_44 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d378590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d36b890_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d35e7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d378d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d378c80_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x63808d37ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d378c80_0, 0;
    %load/vec4 v0x63808d367440_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x63808d374130_0;
    %load/vec4 v0x63808d367440_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d367440_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d36b890_0, 0;
    %load/vec4 v0x63808d367440_0;
    %load/vec4 v0x63808d374130_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d374130_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d35e7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d378d40_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x63808d374130_0;
    %load/vec4 v0x63808d367440_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d367440_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d36b890_0, 0;
    %load/vec4 v0x63808d367440_0;
    %load/vec4 v0x63808d374130_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d374130_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d35e7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d378d40_0, 0;
T_44.5 ;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d378c80_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x63808d4141d0;
T_45 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4339b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d465fa0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3c1910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3492d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d349210_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x63808d34d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d349210_0, 0;
    %load/vec4 v0x63808d40cd80_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x63808d4aefa0_0;
    %load/vec4 v0x63808d40cd80_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d40cd80_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d465fa0_0, 0;
    %load/vec4 v0x63808d40cd80_0;
    %load/vec4 v0x63808d4aefa0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4aefa0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3c1910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3492d0_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x63808d4aefa0_0;
    %load/vec4 v0x63808d40cd80_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d40cd80_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d465fa0_0, 0;
    %load/vec4 v0x63808d40cd80_0;
    %load/vec4 v0x63808d4aefa0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4aefa0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3c1910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3492d0_0, 0;
T_45.5 ;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d349210_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x63808d426a60;
T_46 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d432fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3edff0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3e96b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3fb750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3fb690_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x63808d3c4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3fb690_0, 0;
    %load/vec4 v0x63808d3ee0d0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x63808d3f2a70_0;
    %load/vec4 v0x63808d3ee0d0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d3ee0d0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3edff0_0, 0;
    %load/vec4 v0x63808d3ee0d0_0;
    %load/vec4 v0x63808d3f2a70_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d3f2a70_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3e96b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3fb750_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x63808d3f2a70_0;
    %load/vec4 v0x63808d3ee0d0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d3ee0d0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3edff0_0, 0;
    %load/vec4 v0x63808d3ee0d0_0;
    %load/vec4 v0x63808d3f2a70_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d3f2a70_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3e96b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3fb750_0, 0;
T_46.5 ;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3fb690_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x63808d4254c0;
T_47 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d383dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d37d0c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3fb320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d383d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4048d0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x63808d4047f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4048d0_0, 0;
    %load/vec4 v0x63808d37d1a0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x63808d46a580_0;
    %load/vec4 v0x63808d37d1a0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d37d1a0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d37d0c0_0, 0;
    %load/vec4 v0x63808d37d1a0_0;
    %load/vec4 v0x63808d46a580_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d46a580_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3fb320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d383d00_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x63808d46a580_0;
    %load/vec4 v0x63808d37d1a0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d37d1a0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d37d0c0_0, 0;
    %load/vec4 v0x63808d37d1a0_0;
    %load/vec4 v0x63808d46a580_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d46a580_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3fb320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d383d00_0, 0;
T_47.5 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4048d0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x63808d3ed2c0;
T_48 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3d1be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3cd270_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3c8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3db210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3db120_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x63808d3e46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3db120_0, 0;
    %load/vec4 v0x63808d3dfef0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x63808d3d1c80_0;
    %load/vec4 v0x63808d3dfef0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3dfef0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3cd270_0, 0;
    %load/vec4 v0x63808d3dfef0_0;
    %load/vec4 v0x63808d3d1c80_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3d1c80_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3c8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3db210_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x63808d3d1c80_0;
    %load/vec4 v0x63808d3dfef0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3dfef0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3cd270_0, 0;
    %load/vec4 v0x63808d3dfef0_0;
    %load/vec4 v0x63808d3d1c80_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d3d1c80_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3db210_0, 0;
T_48.5 ;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3db120_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x63808d400000;
T_49 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d3ffe10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d404c20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d450fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3ffd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3ffca0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x63808d3d6550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3ffca0_0, 0;
    %load/vec4 v0x63808d450e00_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x63808d404a60_0;
    %load/vec4 v0x63808d450e00_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d450e00_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d404c20_0, 0;
    %load/vec4 v0x63808d450e00_0;
    %load/vec4 v0x63808d404a60_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d404a60_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d450fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3ffd70_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x63808d404a60_0;
    %load/vec4 v0x63808d450e00_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d450e00_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d404c20_0, 0;
    %load/vec4 v0x63808d450e00_0;
    %load/vec4 v0x63808d404a60_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d404a60_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d450fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d3ffd70_0, 0;
T_49.5 ;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d3ffca0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x63808d3f20a0;
T_50 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4517d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d45e460_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d45a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d451710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d455c80_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x63808d455bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d455c80_0, 0;
    %load/vec4 v0x63808d45e540_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x63808d4518c0_0;
    %load/vec4 v0x63808d45e540_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d45e540_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d45e460_0, 0;
    %load/vec4 v0x63808d45e540_0;
    %load/vec4 v0x63808d4518c0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4518c0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d45a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d451710_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x63808d4518c0_0;
    %load/vec4 v0x63808d45e540_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d45e540_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d45e460_0, 0;
    %load/vec4 v0x63808d45e540_0;
    %load/vec4 v0x63808d4518c0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4518c0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d45a030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d451710_0, 0;
T_50.5 ;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d455c80_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x63808d364250;
T_51 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4dbf90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4daa00_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4d9450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4dbed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d36cbf0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x63808d36cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d36cbf0_0, 0;
    %load/vec4 v0x63808d4daae0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v0x63808d4dc080_0;
    %load/vec4 v0x63808d4daae0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4daae0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4daa00_0, 0;
    %load/vec4 v0x63808d4daae0_0;
    %load/vec4 v0x63808d4dc080_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4dc080_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4d9450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4dbed0_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x63808d4dc080_0;
    %load/vec4 v0x63808d4daae0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4daae0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4daa00_0, 0;
    %load/vec4 v0x63808d4daae0_0;
    %load/vec4 v0x63808d4dc080_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4dc080_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4d9450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4dbed0_0, 0;
T_51.5 ;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d36cbf0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x63808d4d6930;
T_52 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4d3a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3e8c10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d3c87e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4d39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4d53a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x63808d4d5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4d53a0_0, 0;
    %load/vec4 v0x63808d3e8cf0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x63808d4d3b60_0;
    %load/vec4 v0x63808d3e8cf0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d3e8cf0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3e8c10_0, 0;
    %load/vec4 v0x63808d3e8cf0_0;
    %load/vec4 v0x63808d4d3b60_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4d3b60_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3c87e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4d39b0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x63808d4d3b60_0;
    %load/vec4 v0x63808d3e8cf0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d3e8cf0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d3e8c10_0, 0;
    %load/vec4 v0x63808d3e8cf0_0;
    %load/vec4 v0x63808d4d3b60_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4d3b60_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d3c87e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4d39b0_0, 0;
T_52.5 ;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4d53a0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x63808d1a6cb0;
T_53 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d164450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d166e70_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d167110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1643b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1642e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x63808d105870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1642e0_0, 0;
    %load/vec4 v0x63808d166f50_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v0x63808d164540_0;
    %load/vec4 v0x63808d166f50_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d166f50_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d166e70_0, 0;
    %load/vec4 v0x63808d166f50_0;
    %load/vec4 v0x63808d164540_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d164540_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d167110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1643b0_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x63808d164540_0;
    %load/vec4 v0x63808d166f50_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d166f50_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d166e70_0, 0;
    %load/vec4 v0x63808d166f50_0;
    %load/vec4 v0x63808d164540_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d164540_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d167110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1643b0_0, 0;
T_53.5 ;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1642e0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x63808d20a170;
T_54 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d17b8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1863b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d186630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d17b7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d17b700_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x63808d175c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d17b700_0, 0;
    %load/vec4 v0x63808d186470_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x63808d17b9a0_0;
    %load/vec4 v0x63808d186470_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d186470_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d1863b0_0, 0;
    %load/vec4 v0x63808d186470_0;
    %load/vec4 v0x63808d17b9a0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d17b9a0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d186630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d17b7f0_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x63808d17b9a0_0;
    %load/vec4 v0x63808d186470_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d186470_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d1863b0_0, 0;
    %load/vec4 v0x63808d186470_0;
    %load/vec4 v0x63808d17b9a0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d17b9a0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d186630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d17b7f0_0, 0;
T_54.5 ;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d17b700_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x63808d3f6190;
T_55 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4bcd70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d4bce10_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x63808d4a8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x63808d45dce0_0;
    %load/vec4 v0x63808d45dc20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4bce10_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x63808d1db890;
T_56 ;
    %wait E_0x63808d40cc40;
    %load/vec4 v0x63808d1dbbc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63808d1dbbc0_0;
    %parti/s 31, 0, 2;
    %inv;
    %addi 1, 0, 31;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x63808d1dbbc0_0;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x63808d1e1eb0_0, 0, 32;
    %load/vec4 v0x63808d1e1f90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_56.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63808d1e1f90_0;
    %parti/s 31, 0, 2;
    %inv;
    %addi 1, 0, 31;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0x63808d1e1f90_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0x63808d1e2080_0, 0, 32;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x63808d19ef90;
T_57 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d190ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d197620_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1978c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d190f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d190e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1910e0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x63808d190dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x63808d1911a0_0;
    %load/vec4 v0x63808d197700_0;
    %add;
    %assign/vec4 v0x63808d197620_0, 0;
    %load/vec4 v0x63808d197700_0;
    %load/vec4 v0x63808d1911a0_0;
    %sub;
    %assign/vec4 v0x63808d1978c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d190f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d190e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1910e0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d190e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1910e0_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x63808d242b70;
T_58 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d1cb9c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d1e84f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1cb8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1cba60_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x63808d1cb830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1cba60_0, 0;
    %load/vec4 v0x63808d1e85d0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x63808d1e8330_0;
    %load/vec4 v0x63808d1e85d0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d1e85d0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d1e84f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1cb8f0_0, 0;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x63808d1e8330_0;
    %load/vec4 v0x63808d1e85d0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d1e85d0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d1e84f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d1cb8f0_0, 0;
T_58.5 ;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d1cba60_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x63808d4e4d70;
T_59 ;
    %wait E_0x63808d4dffa0;
    %load/vec4 v0x63808d4e50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d4e5270_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x63808d4e51b0_0, 0, 38;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x63808d4e51b0_0, 0, 38;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x63808d4e4200;
T_60 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e4860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d4e49f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4e4790_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x63808d4e46a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x63808d4e4ab0_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x63808d4e49f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4e4790_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4e4790_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x63808d1f0b90;
T_61 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_61.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x63808d1f4df0;
T_62 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_62.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x63808d1f50d0;
T_63 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x63808d1f78c0;
T_64 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_64.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_64.5, 8;
T_64.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_64.5, 8;
 ; End of false expr.
    %blend;
T_64.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x63808d1f7b80;
T_65 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_65.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_65.5, 8;
T_65.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_65.5, 8;
 ; End of false expr.
    %blend;
T_65.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x63808d235900;
T_66 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_66.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_66.5, 8;
T_66.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_66.5, 8;
 ; End of false expr.
    %blend;
T_66.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x63808d1404f0;
T_67 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_67.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_67.5, 8;
T_67.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_67.5, 8;
 ; End of false expr.
    %blend;
T_67.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x63808d1407b0;
T_68 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_68.5, 8;
T_68.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_68.5, 8;
 ; End of false expr.
    %blend;
T_68.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x63808d4e1130;
T_69 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_69.5, 8;
T_69.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_69.5, 8;
 ; End of false expr.
    %blend;
T_69.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x63808d4e1360;
T_70 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x63808d4e15e0;
T_71 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_71.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x63808d4e18a0;
T_72 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x63808d4e1b60;
T_73 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_73.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_73.5, 8;
T_73.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_73.5, 8;
 ; End of false expr.
    %blend;
T_73.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x63808d4e1e20;
T_74 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %sub;
    %jmp/1 T_74.5, 8;
T_74.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2a40, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %add;
    %jmp/0 T_74.5, 8;
 ; End of false expr.
    %blend;
T_74.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x63808d1f08a0;
T_75 ;
    %wait E_0x63808d129690;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2ce0, 0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_0x63808d1f08a0;
T_76 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x63808d4e3290_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_76.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_76.5, 8;
T_76.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e2ce0, 4;
    %jmp/0 T_76.5, 8;
 ; End of false expr.
    %blend;
T_76.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e2a40, 0, 4;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x63808d1f08a0;
T_77 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63808d4e31b0_0, 0, 32;
T_77.2 ;
    %load/vec4 v0x63808d4e31b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_77.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x63808d4e31b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e35e0, 0, 4;
    %load/vec4 v0x63808d4e31b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d4e31b0_0, 0, 32;
    %jmp T_77.2;
T_77.3 ;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x63808d4e3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x63808d4e3520_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e35e0, 0, 4;
T_77.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x63808d4e31b0_0, 0, 32;
T_77.6 ;
    %load/vec4 v0x63808d4e31b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_77.7, 5;
    %load/vec4 v0x63808d4e30d0_0;
    %load/vec4 v0x63808d4e31b0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x63808d4e31b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x63808d4e35e0, 4;
    %jmp/1 T_77.9, 8;
T_77.8 ; End of true expr.
    %ix/getv/s 4, v0x63808d4e31b0_0;
    %load/vec4a v0x63808d4e35e0, 4;
    %jmp/0 T_77.9, 8;
 ; End of false expr.
    %blend;
T_77.9;
    %ix/getv/s 3, v0x63808d4e31b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d4e35e0, 0, 4;
    %load/vec4 v0x63808d4e31b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d4e31b0_0, 0, 32;
    %jmp T_77.6;
T_77.7 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x63808d1f08a0;
T_78 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4e3370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d4e2960_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x63808d4e30d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d4e35e0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v0x63808d4e2710_0;
    %assign/vec4 v0x63808d4e2960_0, 0;
    %jmp T_78.8;
T_78.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63808d4e27f0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4e2960_0, 0;
    %jmp T_78.8;
T_78.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x63808d4e2710_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4e2960_0, 0;
    %jmp T_78.8;
T_78.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x63808d4e27f0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4e2960_0, 0;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x63808d2b9fd0;
T_79 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f1770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d4f0a60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x63808d4f0980_0;
    %assign/vec4 v0x63808d4f0a60_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x63808d2b9fd0;
T_80 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f1770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d4f0c00_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x63808d4f0c00_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x63808d4f07f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_80.2, 8;
    %load/vec4 v0x63808d4f0b40_0;
    %and;
T_80.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4f0c00_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x63808d4f4250;
T_81 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f49d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f4ba0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f4d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f4840_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x63808d4f4780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f4ba0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f4d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f4840_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4f4840_0, 0;
    %load/vec4 v0x63808d4f4910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %load/vec4 v0x63808d4f4ac0_0;
    %load/vec4 v0x63808d4f4c80_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d4f4c80_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f4ba0_0, 0;
    %load/vec4 v0x63808d4f4c80_0;
    %load/vec4 v0x63808d4f4ac0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d4f4ac0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f4d60_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0x63808d4f4ac0_0;
    %load/vec4 v0x63808d4f4c80_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d4f4c80_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f4ba0_0, 0;
    %load/vec4 v0x63808d4f4c80_0;
    %load/vec4 v0x63808d4f4ac0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d4f4ac0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f4d60_0, 0;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x63808d4f51d0;
T_82 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f5a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f5be0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f5880_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x63808d4f57c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f5be0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f5880_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4f5880_0, 0;
    %load/vec4 v0x63808d4f5950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x63808d4f5b00_0;
    %load/vec4 v0x63808d4f5cc0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d4f5cc0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f5be0_0, 0;
    %load/vec4 v0x63808d4f5cc0_0;
    %load/vec4 v0x63808d4f5b00_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d4f5b00_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f5da0_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x63808d4f5b00_0;
    %load/vec4 v0x63808d4f5cc0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d4f5cc0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f5be0_0, 0;
    %load/vec4 v0x63808d4f5cc0_0;
    %load/vec4 v0x63808d4f5b00_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x63808d4f5b00_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f5da0_0, 0;
T_82.5 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x63808d4f6230;
T_83 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f6a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f6c10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f6dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f68b0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x63808d4f67f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f6c10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f6dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f68b0_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4f68b0_0, 0;
    %load/vec4 v0x63808d4f6980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x63808d4f6b30_0;
    %load/vec4 v0x63808d4f6cf0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d4f6cf0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f6c10_0, 0;
    %load/vec4 v0x63808d4f6cf0_0;
    %load/vec4 v0x63808d4f6b30_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d4f6b30_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f6dd0_0, 0;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x63808d4f6b30_0;
    %load/vec4 v0x63808d4f6cf0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d4f6cf0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f6c10_0, 0;
    %load/vec4 v0x63808d4f6cf0_0;
    %load/vec4 v0x63808d4f6b30_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x63808d4f6b30_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f6dd0_0, 0;
T_83.5 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x63808d4f72b0;
T_84 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f7a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f7c60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f7900_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x63808d4f7840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f7c60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f7900_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4f7900_0, 0;
    %load/vec4 v0x63808d4f79d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x63808d4f7b80_0;
    %load/vec4 v0x63808d4f7d40_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4f7d40_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f7c60_0, 0;
    %load/vec4 v0x63808d4f7d40_0;
    %load/vec4 v0x63808d4f7b80_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4f7b80_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f7e20_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0x63808d4f7b80_0;
    %load/vec4 v0x63808d4f7d40_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4f7d40_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f7c60_0, 0;
    %load/vec4 v0x63808d4f7d40_0;
    %load/vec4 v0x63808d4f7b80_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d4f7b80_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f7e20_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x63808d4f82b0;
T_85 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f8ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f8c90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f8e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f8930_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x63808d4f8870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f8c90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f8e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f8930_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4f8930_0, 0;
    %load/vec4 v0x63808d4f8a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v0x63808d4f8bb0_0;
    %load/vec4 v0x63808d4f8d70_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4f8d70_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f8c90_0, 0;
    %load/vec4 v0x63808d4f8d70_0;
    %load/vec4 v0x63808d4f8bb0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4f8bb0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f8e50_0, 0;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x63808d4f8bb0_0;
    %load/vec4 v0x63808d4f8d70_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4f8d70_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f8c90_0, 0;
    %load/vec4 v0x63808d4f8d70_0;
    %load/vec4 v0x63808d4f8bb0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d4f8bb0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f8e50_0, 0;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x63808d4f92e0;
T_86 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f9af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f9cc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f9e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f9960_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x63808d4f98a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f9cc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4f9e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4f9960_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4f9960_0, 0;
    %load/vec4 v0x63808d4f9a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x63808d4f9be0_0;
    %load/vec4 v0x63808d4f9da0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d4f9da0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f9cc0_0, 0;
    %load/vec4 v0x63808d4f9da0_0;
    %load/vec4 v0x63808d4f9be0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d4f9be0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f9e80_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0x63808d4f9be0_0;
    %load/vec4 v0x63808d4f9da0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d4f9da0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4f9cc0_0, 0;
    %load/vec4 v0x63808d4f9da0_0;
    %load/vec4 v0x63808d4f9be0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x63808d4f9be0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4f9e80_0, 0;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x63808d4fa310;
T_87 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4fab20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4facf0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4faeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fa990_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x63808d4fa8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4facf0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4faeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fa990_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4fa990_0, 0;
    %load/vec4 v0x63808d4faa60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0x63808d4fac10_0;
    %load/vec4 v0x63808d4fadd0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d4fadd0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4facf0_0, 0;
    %load/vec4 v0x63808d4fadd0_0;
    %load/vec4 v0x63808d4fac10_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d4fac10_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4faeb0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x63808d4fac10_0;
    %load/vec4 v0x63808d4fadd0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d4fadd0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4facf0_0, 0;
    %load/vec4 v0x63808d4fadd0_0;
    %load/vec4 v0x63808d4fac10_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d4fac10_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4faeb0_0, 0;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x63808d4fb380;
T_88 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4fbb90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fbd60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fbf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fba00_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x63808d4fb940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fbd60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fbf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fba00_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4fba00_0, 0;
    %load/vec4 v0x63808d4fbad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x63808d4fbc80_0;
    %load/vec4 v0x63808d4fbe40_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d4fbe40_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fbd60_0, 0;
    %load/vec4 v0x63808d4fbe40_0;
    %load/vec4 v0x63808d4fbc80_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d4fbc80_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fbf20_0, 0;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x63808d4fbc80_0;
    %load/vec4 v0x63808d4fbe40_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d4fbe40_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fbd60_0, 0;
    %load/vec4 v0x63808d4fbe40_0;
    %load/vec4 v0x63808d4fbc80_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d4fbc80_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fbf20_0, 0;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x63808d4fc3b0;
T_89 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4fcbc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fcd90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fcf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fca30_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x63808d4fc970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fcd90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fcf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fca30_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4fca30_0, 0;
    %load/vec4 v0x63808d4fcb00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x63808d4fccb0_0;
    %load/vec4 v0x63808d4fce70_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d4fce70_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fcd90_0, 0;
    %load/vec4 v0x63808d4fce70_0;
    %load/vec4 v0x63808d4fccb0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d4fccb0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fcf50_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x63808d4fccb0_0;
    %load/vec4 v0x63808d4fce70_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d4fce70_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fcd90_0, 0;
    %load/vec4 v0x63808d4fce70_0;
    %load/vec4 v0x63808d4fccb0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x63808d4fccb0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fcf50_0, 0;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x63808d4fd3e0;
T_90 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4fdbf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fddc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fda60_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x63808d4fd9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fddc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fda60_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4fda60_0, 0;
    %load/vec4 v0x63808d4fdb30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v0x63808d4fdce0_0;
    %load/vec4 v0x63808d4fdea0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4fdea0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fddc0_0, 0;
    %load/vec4 v0x63808d4fdea0_0;
    %load/vec4 v0x63808d4fdce0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4fdce0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fdf80_0, 0;
    %jmp T_90.5;
T_90.4 ;
    %load/vec4 v0x63808d4fdce0_0;
    %load/vec4 v0x63808d4fdea0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4fdea0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fddc0_0, 0;
    %load/vec4 v0x63808d4fdea0_0;
    %load/vec4 v0x63808d4fdce0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d4fdce0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fdf80_0, 0;
T_90.5 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x63808d4fe410;
T_91 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4fec20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fedf0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fea90_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x63808d4fe9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fedf0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4fea90_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4fea90_0, 0;
    %load/vec4 v0x63808d4feb60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x63808d4fed10_0;
    %load/vec4 v0x63808d4feed0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4feed0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fedf0_0, 0;
    %load/vec4 v0x63808d4feed0_0;
    %load/vec4 v0x63808d4fed10_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4fed10_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fefb0_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0x63808d4fed10_0;
    %load/vec4 v0x63808d4feed0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4feed0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fedf0_0, 0;
    %load/vec4 v0x63808d4feed0_0;
    %load/vec4 v0x63808d4fed10_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d4fed10_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fefb0_0, 0;
T_91.5 ;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x63808d4ff440;
T_92 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4ffc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4ffe20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fffe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4ffac0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x63808d4ffa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4ffe20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d4fffe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d4ffac0_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d4ffac0_0, 0;
    %load/vec4 v0x63808d4ffb90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.4, 8;
    %load/vec4 v0x63808d4ffd40_0;
    %load/vec4 v0x63808d4fff00_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4fff00_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4ffe20_0, 0;
    %load/vec4 v0x63808d4fff00_0;
    %load/vec4 v0x63808d4ffd40_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4ffd40_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4fffe0_0, 0;
    %jmp T_92.5;
T_92.4 ;
    %load/vec4 v0x63808d4ffd40_0;
    %load/vec4 v0x63808d4fff00_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4fff00_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d4ffe20_0, 0;
    %load/vec4 v0x63808d4fff00_0;
    %load/vec4 v0x63808d4ffd40_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d4ffd40_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d4fffe0_0, 0;
T_92.5 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x63808d500470;
T_93 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d500c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d500e50_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d501010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d500af0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x63808d500a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d500e50_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d501010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d500af0_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d500af0_0, 0;
    %load/vec4 v0x63808d500bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x63808d500d70_0;
    %load/vec4 v0x63808d500f30_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d500f30_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d500e50_0, 0;
    %load/vec4 v0x63808d500f30_0;
    %load/vec4 v0x63808d500d70_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d500d70_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d501010_0, 0;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0x63808d500d70_0;
    %load/vec4 v0x63808d500f30_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d500f30_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d500e50_0, 0;
    %load/vec4 v0x63808d500f30_0;
    %load/vec4 v0x63808d500d70_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x63808d500d70_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d501010_0, 0;
T_93.5 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x63808d5014a0;
T_94 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d501cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d501e80_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d502040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d501b20_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x63808d501a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d501e80_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d502040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d501b20_0, 0;
    %jmp T_94.3;
T_94.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d501b20_0, 0;
    %load/vec4 v0x63808d501bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x63808d501da0_0;
    %load/vec4 v0x63808d501f60_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d501f60_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d501e80_0, 0;
    %load/vec4 v0x63808d501f60_0;
    %load/vec4 v0x63808d501da0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d501da0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d502040_0, 0;
    %jmp T_94.5;
T_94.4 ;
    %load/vec4 v0x63808d501da0_0;
    %load/vec4 v0x63808d501f60_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d501f60_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d501e80_0, 0;
    %load/vec4 v0x63808d501f60_0;
    %load/vec4 v0x63808d501da0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d501da0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d502040_0, 0;
T_94.5 ;
T_94.3 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x63808d4f2530;
T_95 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d4f35e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x63808d4f3950_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x63808d4f3950_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x63808d4f3360_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_95.2, 8;
    %load/vec4 v0x63808d4f3680_0;
    %parti/s 1, 0, 2;
    %and;
T_95.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d4f3950_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x63808d4f2530;
T_96 ;
    %wait E_0x63808d4f2830;
    %load/vec4 v0x63808d4f3360_0;
    %load/vec4 v0x63808d4f3680_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_96.3, 6;
    %load/vec4 v0x63808d4f3a30_0;
    %store/vec4 v0x63808d4f3b10_0, 0, 32;
    %load/vec4 v0x63808d4f3bf0_0;
    %store/vec4 v0x63808d4f3cd0_0, 0, 32;
    %load/vec4 v0x63808d4f3040_0;
    %store/vec4 v0x63808d4f31e0_0, 0, 16;
    %jmp T_96.5;
T_96.0 ;
    %load/vec4 v0x63808d4f3a30_0;
    %store/vec4 v0x63808d4f3b10_0, 0, 32;
    %load/vec4 v0x63808d4f3bf0_0;
    %store/vec4 v0x63808d4f3cd0_0, 0, 32;
    %load/vec4 v0x63808d4f3040_0;
    %store/vec4 v0x63808d4f31e0_0, 0, 16;
    %jmp T_96.5;
T_96.1 ;
    %load/vec4 v0x63808d4f3a30_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d4f3b10_0, 0, 32;
    %load/vec4 v0x63808d4f3bf0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d4f3cd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x63808d4f3040_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63808d4f31e0_0, 0, 16;
    %jmp T_96.5;
T_96.2 ;
    %load/vec4 v0x63808d4f3a30_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d4f3b10_0, 0, 32;
    %load/vec4 v0x63808d4f3bf0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x63808d4f3cd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63808d4f3040_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63808d4f31e0_0, 0, 16;
    %jmp T_96.5;
T_96.3 ;
    %load/vec4 v0x63808d4f3a30_0;
    %store/vec4 v0x63808d4f3b10_0, 0, 32;
    %load/vec4 v0x63808d4f3bf0_0;
    %store/vec4 v0x63808d4f3cd0_0, 0, 32;
    %load/vec4 v0x63808d4f3040_0;
    %store/vec4 v0x63808d4f31e0_0, 0, 16;
    %jmp T_96.5;
T_96.5 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x63808d504b70;
T_97 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_97.5;
T_97.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_97.5 ;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x63808d504e70;
T_98 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_98.5;
T_98.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_98.5 ;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x63808d505130;
T_99 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_99.5;
T_99.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_99.5 ;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x63808d505400;
T_100 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_100.5;
T_100.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_100.5 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x63808d5056c0;
T_101 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_101.5;
T_101.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_101.5 ;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x63808d5059d0;
T_102 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_102.5;
T_102.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x63808d505c90;
T_103 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_103.5;
T_103.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_103.5 ;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x63808d505f50;
T_104 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_104.5;
T_104.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_104.5 ;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x63808d506210;
T_105 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_105.5;
T_105.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_105.5 ;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x63808d506480;
T_106 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_106.5;
T_106.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_106.5 ;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x63808d506740;
T_107 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_107.5;
T_107.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_107.5 ;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x63808d506a00;
T_108 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_108.5;
T_108.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_108.5 ;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x63808d506cc0;
T_109 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_109.5;
T_109.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_109.5 ;
T_109.2 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x63808d506f80;
T_110 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_110.5;
T_110.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d511190, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_110.5 ;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x63808d5047f0;
T_111 ;
    %wait E_0x63808d129690;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d5116b0, 0, 4;
    %jmp T_111;
    .thread T_111;
    .scope S_0x63808d5047f0;
T_112 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x63808d511610_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x63808d511610_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x63808d511810_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_112.2, 8;
    %load/vec4 v0x63808d511540_0;
    %and;
T_112.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63808d511610_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x63808d5047f0;
T_113 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d511b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x63808d511810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.4, 9;
    %load/vec4 v0x63808d511540_0;
    %and;
T_113.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x63808d511480_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.5, 8;
    %load/vec4 v0x63808d511480_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
    %jmp T_113.6;
T_113.5 ;
    %load/vec4 v0x63808d511480_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d5116b0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_113.6 ;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0x63808d511810_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.9, 9;
    %load/vec4 v0x63808d511610_0;
    %parti/s 1, 0, 2;
    %and;
T_113.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63808d511190, 0, 4;
T_113.7 ;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x63808d502240;
T_114 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d502910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d502ba0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d502d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d502780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d502a00_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x63808d5026c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d502ba0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d502d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d502780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d502a00_0, 0;
    %jmp T_114.3;
T_114.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d502780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d502a00_0, 0;
    %load/vec4 v0x63808d502850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x63808d502ac0_0;
    %load/vec4 v0x63808d502c80_0;
    %add;
    %assign/vec4 v0x63808d502ba0_0, 0;
    %load/vec4 v0x63808d502c80_0;
    %load/vec4 v0x63808d502ac0_0;
    %sub;
    %assign/vec4 v0x63808d502d60_0, 0;
    %jmp T_114.5;
T_114.4 ;
    %load/vec4 v0x63808d502ac0_0;
    %load/vec4 v0x63808d502c80_0;
    %sub;
    %assign/vec4 v0x63808d502ba0_0, 0;
    %load/vec4 v0x63808d502c80_0;
    %load/vec4 v0x63808d502ac0_0;
    %add;
    %assign/vec4 v0x63808d502d60_0, 0;
T_114.5 ;
T_114.3 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x63808d502f80;
T_115 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d503700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d503990_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d503b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5037a0_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x63808d503570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d503990_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x63808d503b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5037a0_0, 0;
    %jmp T_115.3;
T_115.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d5037a0_0, 0;
    %load/vec4 v0x63808d503630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.4, 8;
    %load/vec4 v0x63808d5038b0_0;
    %load/vec4 v0x63808d503a70_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d503a70_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d503990_0, 0;
    %load/vec4 v0x63808d503a70_0;
    %load/vec4 v0x63808d5038b0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d5038b0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d503b50_0, 0;
    %jmp T_115.5;
T_115.4 ;
    %load/vec4 v0x63808d5038b0_0;
    %load/vec4 v0x63808d503a70_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d503a70_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x63808d503990_0, 0;
    %load/vec4 v0x63808d503a70_0;
    %load/vec4 v0x63808d5038b0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x63808d5038b0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63808d503b50_0, 0;
T_115.5 ;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x63808d512b50;
T_116 ;
    %wait E_0x63808d504b30;
    %load/vec4 v0x63808d512f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d513010_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d513010_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d513010_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d513010_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d513010_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d513010_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d513010_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d513010_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d513010_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d513010_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x63808d5130d0_0, 0, 38;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x63808d5131d0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x63808d5132a0_0, 0, 38;
    %jmp T_116.1;
T_116.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x63808d5130d0_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x63808d5132a0_0, 0, 38;
T_116.1 ;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x63808d511cd0;
T_117 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d5123a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d512530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d5127b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5122d0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x63808d5121e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x63808d5125f0_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x63808d512530_0, 0;
    %load/vec4 v0x63808d512890_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x63808d5127b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d5122d0_0, 0;
    %jmp T_117.3;
T_117.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5122d0_0, 0;
T_117.3 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x63808d4556f0;
T_118 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d5191c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5166d0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x63808d5170b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_118.3, 8;
    %load/vec4 v0x63808d517eb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_118.3;
    %flag_get/vec4 8;
    %jmp/1 T_118.2, 8;
    %load/vec4 v0x63808d517a90_0;
    %or;
T_118.2;
    %assign/vec4 v0x63808d515550_0, 0;
    %load/vec4 v0x63808d517730_0;
    %flag_set/vec4 8;
    %jmp/1 T_118.5, 8;
    %load/vec4 v0x63808d5188b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_118.5;
    %flag_get/vec4 8;
    %jmp/1 T_118.4, 8;
    %load/vec4 v0x63808d518f40_0;
    %or;
T_118.4;
    %assign/vec4 v0x63808d5166d0_0, 0;
    %load/vec4 v0x63808d5173f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_118.6, 8;
    %load/vec4 v0x63808d5183b0_0;
    %or;
T_118.6;
    %assign/vec4 v0x63808d515e40_0, 0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x63808d4556f0;
T_119 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d5191c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d516ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d516c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d516540_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x63808d517730_0;
    %flag_set/vec4 8;
    %jmp/1 T_119.5, 8;
    %load/vec4 v0x63808d5188b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.5;
    %jmp/1 T_119.4, 8;
    %load/vec4 v0x63808d518f40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.4;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x63808d519260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_119.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_119.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_119.8, 6;
    %load/vec4 v0x63808d516ac0_0;
    %assign/vec4 v0x63808d516ac0_0, 0;
    %load/vec4 v0x63808d516c40_0;
    %assign/vec4 v0x63808d516c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d516540_0, 0;
    %jmp T_119.10;
T_119.6 ;
    %load/vec4 v0x63808d5177f0_0;
    %assign/vec4 v0x63808d516ac0_0, 0;
    %load/vec4 v0x63808d5178d0_0;
    %assign/vec4 v0x63808d516c40_0, 0;
    %load/vec4 v0x63808d517670_0;
    %assign/vec4 v0x63808d516540_0, 0;
    %jmp T_119.10;
T_119.7 ;
    %load/vec4 v0x63808d518970_0;
    %assign/vec4 v0x63808d516ac0_0, 0;
    %load/vec4 v0x63808d518e60_0;
    %assign/vec4 v0x63808d516c40_0, 0;
    %load/vec4 v0x63808d5187f0_0;
    %assign/vec4 v0x63808d516540_0, 0;
    %jmp T_119.10;
T_119.8 ;
    %load/vec4 v0x63808d519000_0;
    %assign/vec4 v0x63808d516ac0_0, 0;
    %load/vec4 v0x63808d5190e0_0;
    %assign/vec4 v0x63808d516c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d516540_0, 0;
    %jmp T_119.10;
T_119.10 ;
    %pop/vec4 1;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x63808d4556f0;
T_120 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d5191c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d5158f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d515ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5154b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d5153f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d5155f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d515850_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x63808d519260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_120.4, 6;
    %load/vec4 v0x63808d5158f0_0;
    %assign/vec4 v0x63808d5158f0_0, 0;
    %load/vec4 v0x63808d515ac0_0;
    %assign/vec4 v0x63808d515ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5154b0_0, 0;
    %load/vec4 v0x63808d5153f0_0;
    %assign/vec4 v0x63808d5153f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515690_0, 0;
    %load/vec4 v0x63808d5155f0_0;
    %store/vec4 v0x63808d5155f0_0, 0, 16;
    %jmp T_120.6;
T_120.2 ;
    %load/vec4 v0x63808d5170b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.7, 8;
    %load/vec4 v0x63808d517170_0;
    %assign/vec4 v0x63808d5158f0_0, 0;
    %load/vec4 v0x63808d517250_0;
    %assign/vec4 v0x63808d515ac0_0, 0;
    %load/vec4 v0x63808d516ff0_0;
    %assign/vec4 v0x63808d5154b0_0, 0;
    %load/vec4 v0x63808d516d00_0;
    %assign/vec4 v0x63808d5153f0_0, 0;
T_120.7 ;
    %jmp T_120.6;
T_120.3 ;
    %load/vec4 v0x63808d518050_0;
    %assign/vec4 v0x63808d515690_0, 0;
    %load/vec4 v0x63808d517eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.9, 8;
    %load/vec4 v0x63808d5181f0_0;
    %assign/vec4 v0x63808d5158f0_0, 0;
    %load/vec4 v0x63808d5182d0_0;
    %assign/vec4 v0x63808d515ac0_0, 0;
    %load/vec4 v0x63808d517df0_0;
    %assign/vec4 v0x63808d5154b0_0, 0;
    %load/vec4 v0x63808d517d10_0;
    %assign/vec4 v0x63808d5153f0_0, 0;
    %load/vec4 v0x63808d517f70_0;
    %store/vec4 v0x63808d5155f0_0, 0, 16;
    %load/vec4 v0x63808d518110_0;
    %assign/vec4 v0x63808d515850_0, 0;
T_120.9 ;
    %jmp T_120.6;
T_120.4 ;
    %load/vec4 v0x63808d517a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.11, 8;
    %load/vec4 v0x63808d517b50_0;
    %assign/vec4 v0x63808d5158f0_0, 0;
    %load/vec4 v0x63808d517c30_0;
    %assign/vec4 v0x63808d515ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d5154b0_0, 0;
    %load/vec4 v0x63808d5179b0_0;
    %assign/vec4 v0x63808d5153f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515690_0, 0;
T_120.11 ;
    %jmp T_120.6;
T_120.6 ;
    %pop/vec4 1;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x63808d4556f0;
T_121 ;
    %wait E_0x63808d14d180;
    %load/vec4 v0x63808d5191c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d5161c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d516390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d515c90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63808d5160d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63808d515f70_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x63808d5173f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_121.4, 8;
    %load/vec4 v0x63808d5183b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_121.4;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x63808d519260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %load/vec4 v0x63808d5161c0_0;
    %assign/vec4 v0x63808d5161c0_0, 0;
    %load/vec4 v0x63808d516390_0;
    %assign/vec4 v0x63808d516390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515da0_0, 0;
    %load/vec4 v0x63808d515c90_0;
    %assign/vec4 v0x63808d515c90_0, 0;
    %load/vec4 v0x63808d515f70_0;
    %assign/vec4 v0x63808d515f70_0, 0;
    %load/vec4 v0x63808d5160d0_0;
    %assign/vec4 v0x63808d5160d0_0, 0;
    %jmp T_121.8;
T_121.5 ;
    %load/vec4 v0x63808d5174b0_0;
    %assign/vec4 v0x63808d5161c0_0, 0;
    %load/vec4 v0x63808d517590_0;
    %assign/vec4 v0x63808d516390_0, 0;
    %load/vec4 v0x63808d517330_0;
    %assign/vec4 v0x63808d515da0_0, 0;
    %load/vec4 v0x63808d516d00_0;
    %assign/vec4 v0x63808d515c90_0, 0;
    %jmp T_121.8;
T_121.6 ;
    %load/vec4 v0x63808d518630_0;
    %assign/vec4 v0x63808d5161c0_0, 0;
    %load/vec4 v0x63808d518710_0;
    %assign/vec4 v0x63808d516390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d515da0_0, 0;
    %load/vec4 v0x63808d518470_0;
    %assign/vec4 v0x63808d515f70_0, 0;
    %load/vec4 v0x63808d518550_0;
    %assign/vec4 v0x63808d5160d0_0, 0;
    %jmp T_121.8;
T_121.8 ;
    %pop/vec4 1;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x63808d4401d0;
T_122 ;
    %wait E_0x63808d129690;
    %load/vec4 v0x63808d51edf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d51e370_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x63808d51e370_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63808d51e370_0, 0;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x63808d4401d0;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51d910_0, 0, 1;
T_123.0 ;
    %delay 5000, 0;
    %load/vec4 v0x63808d51d910_0;
    %inv;
    %store/vec4 v0x63808d51d910_0, 0, 1;
    %jmp T_123.0;
    %end;
    .thread T_123;
    .scope S_0x63808d4401d0;
T_124 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51edf0_0, 0, 1;
    %pushi/vec4 0, 0, 160;
    %store/vec4 v0x63808d51f070_0, 0, 160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63808d51ee90_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63808d51edf0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 43;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 1048576, 0, 21;
    %store/vec4 v0x63808d51f070_0, 0, 160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51efd0_0, 0, 32;
T_124.0 ;
    %load/vec4 v0x63808d51e450_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_124.1, 6;
    %wait E_0x63808d147fa0;
    %jmp T_124.0;
T_124.1 ;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51e4f0_0, 0, 32;
    %load/vec4 v0x63808d51e4f0_0;
    %load/vec4 v0x63808d51efd0_0;
    %sub;
    %vpi_call 2 75 "$display", "Test 1 took %0d cycles", S<0,vec4,s32> {1 0 0};
    %delay 20000, 0;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 78 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 79 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 80 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 81 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 82 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 77 "$display", "Input Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 85 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 86 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 87 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 88 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 89 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 84 "$display", "Output Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %delay 50000, 0;
    %vpi_call 2 92 "$display", "Test 2:(w5,w4,w3,w2,w1) format (15.0, 0.0, 1.0, 0.0, 3.0)" {0 0 0};
    %pushi/vec4 4026531840, 0, 40;
    %concati/vec4 2147483648, 0, 67;
    %concati/vec4 3145728, 0, 53;
    %store/vec4 v0x63808d51f070_0, 0, 160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51efd0_0, 0, 32;
T_124.2 ;
    %load/vec4 v0x63808d51e450_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_124.3, 6;
    %wait E_0x63808d147fa0;
    %jmp T_124.2;
T_124.3 ;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51e4f0_0, 0, 32;
    %load/vec4 v0x63808d51e4f0_0;
    %load/vec4 v0x63808d51efd0_0;
    %sub;
    %vpi_call 2 99 "$display", "Test 2 took %0d cycles", S<0,vec4,s32> {1 0 0};
    %delay 20000, 0;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 102 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 103 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 104 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 105 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 106 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 101 "$display", "Input Decimal: w4=%.0f, w3=%.0f, w2=%.0f, w1=%.0f, w0=%.0f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 109 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 110 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 111 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 112 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 113 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 108 "$display", "Output Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %delay 50000, 0;
    %vpi_call 2 116 "$display", "Test 3: Mixed signs (3.0, 0.0, -4.0, 20.0, 5.0)" {0 0 0};
    %pushi/vec4 3221225472, 0, 42;
    %concati/vec4 4290772992, 0, 54;
    %concati/vec4 2684354560, 0, 39;
    %concati/vec4 5242880, 0, 25;
    %store/vec4 v0x63808d51f070_0, 0, 160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51efd0_0, 0, 32;
T_124.4 ;
    %load/vec4 v0x63808d51e450_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_124.5, 6;
    %wait E_0x63808d147fa0;
    %jmp T_124.4;
T_124.5 ;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51e4f0_0, 0, 32;
    %load/vec4 v0x63808d51e4f0_0;
    %load/vec4 v0x63808d51efd0_0;
    %sub;
    %vpi_call 2 123 "$display", "Test 3 took %0d cycles", S<0,vec4,s32> {1 0 0};
    %delay 20000, 0;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 126 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 127 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 128 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 129 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 130 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 125 "$display", "Input Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 133 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 134 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 135 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 136 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 137 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 132 "$display", "Output Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %delay 50000, 0;
    %vpi_call 2 141 "$display", "Test 4: small positive values " {0 0 0};
    %pushi/vec4 2147483648, 0, 55;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 256, 0, 9;
    %store/vec4 v0x63808d51f070_0, 0, 160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63808d51ef30_0, 0, 1;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51efd0_0, 0, 32;
T_124.6 ;
    %load/vec4 v0x63808d51e450_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_124.7, 6;
    %wait E_0x63808d147fa0;
    %jmp T_124.6;
T_124.7 ;
    %load/vec4 v0x63808d51e370_0;
    %store/vec4 v0x63808d51e4f0_0, 0, 32;
    %load/vec4 v0x63808d51e4f0_0;
    %load/vec4 v0x63808d51efd0_0;
    %sub;
    %vpi_call 2 148 "$display", "Test 4 took %0d cycles", S<0,vec4,s32> {1 0 0};
    %delay 20000, 0;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 151 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 152 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 153 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 154 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51f070_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 155 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 150 "$display", "Input Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 128, 9;
    %vpi_func/r 2 158 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 96, 8;
    %vpi_func/r 2 159 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 64, 8;
    %vpi_func/r 2 160 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 32, 7;
    %vpi_func/r 2 161 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %load/vec4 v0x63808d51d800_0;
    %parti/s 32, 0, 2;
    %vpi_func/r 2 162 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4086; load=1.04858e+06
    %div/wr;
    %vpi_call 2 157 "$display", "Output Decimal: w4=%.6f, w3=%.6f, w2=%.6f, w1=%.6f, w0=%.6f", W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 5 0};
    %delay 50000, 0;
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_124;
    .scope S_0x63808d4401d0;
T_125 ;
    %vpi_call 2 284 "$dumpfile", "build/sim/icarus/dump.vcd" {0 0 0};
    %vpi_call 2 285 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x63808d4401d0 {0 0 0};
    %end;
    .thread T_125;
    .scope S_0x63808d444600;
T_126 ;
    %wait E_0x63808d51f130;
    %load/vec4 v0x63808d5210f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 224;
    %assign/vec4 v0x63808d521470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63808d520840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d520d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d520e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63808d520f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d521030_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d521030_0, 0;
    %load/vec4 v0x63808d520b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_126.4, 9;
    %load/vec4 v0x63808d520540_0;
    %nor/r;
    %and;
T_126.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d520540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63808d520840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d520cd0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d520970, 4;
    %assign/vec4 v0x63808d520d90_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x63808d520970, 4;
    %assign/vec4 v0x63808d520e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520c10_0, 0;
    %load/vec4 v0x63808d520840_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x63808d520840_0, 0;
    %jmp T_126.3;
T_126.2 ;
    %load/vec4 v0x63808d520540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.5, 8;
    %load/vec4 v0x63808d520840_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_126.7, 5;
    %load/vec4 v0x63808d5206c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_126.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d520cd0_0, 0;
    %load/vec4 v0x63808d520840_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x63808d520970, 4;
    %assign/vec4 v0x63808d520d90_0, 0;
    %load/vec4 v0x63808d520760_0;
    %assign/vec4 v0x63808d520e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520c10_0, 0;
    %load/vec4 v0x63808d520840_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x63808d520840_0, 0;
T_126.9 ;
    %jmp T_126.8;
T_126.7 ;
    %load/vec4 v0x63808d520840_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_126.13, 4;
    %load/vec4 v0x63808d5206c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_126.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.11, 8;
    %load/vec4 v0x63808d520760_0;
    %assign/vec4 v0x63808d520f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63808d521030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63808d520540_0, 0;
    %load/vec4 v0x63808d5211b0_0;
    %assign/vec4 v0x63808d521470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63808d520840_0, 0;
T_126.11 ;
T_126.8 ;
T_126.5 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "tb/unit/norm/tb_5d.v";
    "src/utils/cordic/internal/SCICA_CORDIC_wrapper.v";
    "src/utils/cordic/cordic_doubly_pipe_top.v";
    "src/utils/cordic/internal/CORDIC_Rotation_top.v";
    "src/utils/cordic/internal/quad_chk.v";
    "src/utils/cordic/internal/rot_block.v";
    "src/utils/cordic/internal/rot_block_first_stage.v";
    "src/utils/cordic/internal/rot_block_last_stage.v";
    "src/utils/cordic/internal/ip_upscale.v";
    "src/utils/cordic/internal/micro_rot_gen.v";
    "src/utils/cordic/internal/op_downscale.v";
    "src/utils/cordic/internal/output_scale.v";
    "src/utils/cordic/internal/CORDIC_Vectoring_top1.v";
    "src/utils/cordic/internal/vec_quad_check.v";
    "src/utils/cordic/internal/vec_block.v";
    "src/utils/cordic/internal/vec_block_first_stage.v";
    "src/utils/cordic/internal/vec_block_last_stage.v";
    "src/utils/cordic/internal/absolute_value.v";
    "src/utils/cordic/internal/vec_angle_calc.v";
    "src/utils/cordic/internal/vec_op_downscale.v";
    "src/utils/cordic/internal/vec_scaling.v";
    "src/top/norm/norm_5d.v";
    "src/top/norm/diffNorm.v";
