{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631777569569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631777569592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 16 09:32:48 2021 " "Processing started: Thu Sep 16 09:32:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631777569592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631777569592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_vhdl -c projet_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631777569599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631777570910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631777570911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-rtl " "Found design unit 1: comparateur-rtl" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631777625227 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631777625227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631777625227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projet_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/projet_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631777625230 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned comparateur.vhd(28) " "VHDL Use Clause error at comparateur.vhd(28): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 28 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1631777625231 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "unsigned numeric_std_vhdl1993.vhd(65) " "HDL error at numeric_std_vhdl1993.vhd(65): see declaration for object \"unsigned\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/18.1_lite/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 65 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631777625232 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "unsigned syn_arit.vhd(26) " "VHDL error at syn_arit.vhd(26): another match for \"unsigned\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA/18.1_lite/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 26 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631777625232 ""}
{ "Error" "EVRFX_VHDL_ERROR_ZERO_OR_MULTIPLE_VISIBLE_TYPES_MATCH_NEAR_IDENTIFIER" "to_integer 0 comparateur.vhd(28) " "VHDL error at comparateur.vhd(28): can't determine type of object at or near identifier \"to_integer\" -- found 0 possible types" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 28 0 0 } }  } 0 10405 "VHDL error at %3!s!: can't determine type of object at or near identifier \"%1!s!\" -- found %2!d! possible types" 0 0 "Analysis & Synthesis" 0 -1 1631777625233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631777625629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 16 09:33:45 2021 " "Processing ended: Thu Sep 16 09:33:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631777625629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631777625629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631777625629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631777625629 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631777626124 ""}
