#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jul 02 02:25:20 2016
# Process ID: 2300
# Log file: C:/One_Cycle_Streamline/one_cycle_pipeline/vivado.log
# Journal file: C:/One_Cycle_Streamline/one_cycle_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 521.594 ; gain = 87.508
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top test [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top One_Cycle [current_fileset]
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top IF_ID_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:56]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:464]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ID_EX_tb.v
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IF_ID_tb.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v
import_files -norecurse {C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v}
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/EX_MEM_tb.v
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MEM_WB_tb.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:56]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:464]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/OneCycle_tb.v
set_property top ClkDiv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot ClkDiv_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 588.086 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 609.023 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 614.969 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 614.969 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 616.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/OneCycle_tb.v
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:56]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:464]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 616.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:55]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:42]
ERROR: [VRFC 10-61] ClkCycle is not a function [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-29] ClkCycle expects 0 arguments [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-1040] module OneCycle_tb ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:55]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:42]
ERROR: [VRFC 10-61] ClkCycle is not a function [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-29] ClkCycle expects 0 arguments [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-1040] module OneCycle_tb ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:55]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:465]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:466]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:466]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:466]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:467]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:468]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:469]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-91] CIDex_control_out is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:315]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 630.168 ; gain = 0.949
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os_t..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
ERROR: [VRFC 10-1412] syntax error near = [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:302]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:312]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:473]
ERROR: [VRFC 10-51] EXT is an unknown type [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:302]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:312]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:312]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 656.875 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
