# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../assignment_3.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../regfil_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
