<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="38" Alu="9" Lut="52" T_Register="5914(38)" T_Alu="216(9)" T_Lut="3976(52)" T_Bsram="29(0)">
    <SubModule name="uFIFO_TX" Register="29" Lut="71" Bsram="4" T_Register="29(29)" T_Lut="71(71)" T_Bsram="4(4)"/>
    <SubModule name="uBAUDGEN" Register="22" Lut="30" T_Register="22(22)" T_Lut="30(30)"/>
    <SubModule name="uUART_TX" Register="27" Lut="46" T_Register="27(27)" T_Lut="46(46)"/>
    <SubModule name="upll"/>
    <SubModule name="u_ddr3" Register="5575" Alu="207" Lut="3371" Bsram="24" T_Register="5575(5575)" T_Alu="207(207)" T_Lut="3371(3371)" T_Bsram="24(24)"/>
    <SubModule name="u_ddr_test" Register="70" Lut="235" T_Register="70(70)" T_Lut="235(235)"/>
    <SubModule name="gw_gao_inst_0" Register="153" Lut="171" Bsram="1" T_Register="153(153)" T_Lut="171(171)" T_Bsram="1(1)"/>
</Module>
