Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 00:06:48 2019
| Host         : LAPTOP-A1I9T72G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FibonacciCounter_control_sets_placed.rpt
| Design       : FibonacciCounter
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------+------------------+------------------+----------------+
|        Clock Signal       |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------+------------------+------------------+----------------+
|  MY_DIV1/CLK              |                          |                  |                2 |              4 |
|  my_univ_sseg/CLK_DIV/CLK |                          |                  |                1 |              4 |
|  MY_DIV1/CLK              | MY_CNTR/count[5]_i_1_n_0 | BTN_IBUF         |                2 |             12 |
|  MY_DIV1/CLK              |                          | BTN_IBUF         |                5 |             38 |
|  clk_IBUF_BUFG            |                          |                  |               11 |             80 |
+---------------------------+--------------------------+------------------+------------------+----------------+


