

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Sun Jun  5 23:14:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    3|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_26_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_33_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_4  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_48_5  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_56_6  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-3 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-4 : II = 1, D = 3, States = { 35 36 37 }
  Pipeline-5 : II = 1, D = 3, States = { 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 34 23 35 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 
35 --> 38 36 
36 --> 37 
37 --> 35 
38 --> 39 
39 --> 42 40 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_19, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_8, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_18, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 64 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 65 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 66 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 67 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 68 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 69 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [relu_combined/main.cpp:17]   --->   Operation 70 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [relu_combined/main.cpp:18]   --->   Operation 71 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ybuf_V = alloca i32 1" [relu_combined/main.cpp:19]   --->   Operation 72 'alloca' 'ybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%dybuf_V = alloca i32 1" [relu_combined/main.cpp:20]   --->   Operation 73 'alloca' 'dybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %._crit_edge143, void %.lr.ph147" [relu_combined/main.cpp:23]   --->   Operation 75 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [relu_combined/main.cpp:23]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i31 %trunc_ln" [relu_combined/main.cpp:23]   --->   Operation 77 'sext' 'sext_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln23" [relu_combined/main.cpp:23]   --->   Operation 78 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 80 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 83 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 85 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [relu_combined/main.cpp:23]   --->   Operation 87 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln23, void %.split12, i31 0, void %.lr.ph147" [relu_combined/main.cpp:23]   --->   Operation 88 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i, i31 1" [relu_combined/main.cpp:23]   --->   Operation 89 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln23_1 = icmp_eq  i31 %i, i31 %trunc_ln23" [relu_combined/main.cpp:23]   --->   Operation 91 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 92 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23_1, void %.split12, void %.lr.ph142" [relu_combined/main.cpp:23]   --->   Operation 93 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i31 %i" [relu_combined/main.cpp:24]   --->   Operation 94 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 95 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [relu_combined/main.cpp:24]   --->   Operation 95 'read' 'gmem_addr_read' <Predicate = (!icmp_ln23_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_combined/main.cpp:23]   --->   Operation 96 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %trunc_ln24" [relu_combined/main.cpp:24]   --->   Operation 97 'zext' 'zext_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln24" [relu_combined/main.cpp:24]   --->   Operation 98 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %gmem_addr_read, i9 %xbuf_V_addr" [relu_combined/main.cpp:24]   --->   Operation 99 'store' 'store_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [relu_combined/main.cpp:26]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i31 %trunc_ln1" [relu_combined/main.cpp:26]   --->   Operation 102 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln26" [relu_combined/main.cpp:26]   --->   Operation 103 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [7/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 104 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 105 [6/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 105 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 106 [5/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 106 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 107 [4/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 107 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 108 [3/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 108 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 109 [2/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 109 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 110 [1/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 110 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [relu_combined/main.cpp:26]   --->   Operation 111 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 19 <SV = 16> <Delay = 2.52>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln26, void %.split10, i31 0, void %.lr.ph142" [relu_combined/main.cpp:26]   --->   Operation 112 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %i_1, i31 1" [relu_combined/main.cpp:26]   --->   Operation 113 'add' 'add_ln26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i31 %i_1, i31 %trunc_ln23" [relu_combined/main.cpp:26]   --->   Operation 115 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 116 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split10, void %._crit_edge143.loopexit" [relu_combined/main.cpp:26]   --->   Operation 117 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %i_1" [relu_combined/main.cpp:27]   --->   Operation 118 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 119 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [relu_combined/main.cpp:27]   --->   Operation 119 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [relu_combined/main.cpp:26]   --->   Operation 120 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %trunc_ln27" [relu_combined/main.cpp:27]   --->   Operation 121 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln27" [relu_combined/main.cpp:27]   --->   Operation 122 'getelementptr' 'dybuf_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln27 = store i16 %gmem_addr_1_read, i9 %dybuf_V_addr" [relu_combined/main.cpp:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 1.58>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge143"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:31]   --->   Operation 126 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln23, void %._crit_edge, void %.lr.ph137" [relu_combined/main.cpp:48]   --->   Operation 127 'br' 'br_ln48' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %dim_read" [relu_combined/main.cpp:48]   --->   Operation 128 'trunc' 'trunc_ln48' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln48 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:48]   --->   Operation 129 'br' 'br_ln48' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 1.58>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln23, void %._crit_edge, void %.lr.ph126" [relu_combined/main.cpp:33]   --->   Operation 130 'br' 'br_ln33' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %dim_read" [relu_combined/main.cpp:33]   --->   Operation 131 'trunc' 'trunc_ln33' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln33 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:33]   --->   Operation 132 'br' 'br_ln33' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 1.58>

State 23 <SV = 18> <Delay = 3.25>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph137, i31 %add_ln48, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split_ifconv" [relu_combined/main.cpp:48]   --->   Operation 133 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (2.52ns)   --->   "%add_ln48 = add i31 %i_3, i31 1" [relu_combined/main.cpp:48]   --->   Operation 134 'add' 'add_ln48' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i31 %i_3, i31 %trunc_ln48" [relu_combined/main.cpp:48]   --->   Operation 136 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 137 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split_ifconv, void %.lr.ph131" [relu_combined/main.cpp:48]   --->   Operation 138 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i31 %i_3"   --->   Operation 139 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i9 %trunc_ln1494_2"   --->   Operation 140 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%xbuf_V_addr_2 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1494_1"   --->   Operation 141 'getelementptr' 'xbuf_V_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 142 [2/2] (3.25ns)   --->   "%xbuf_V_load_1 = load i9 %xbuf_V_addr_2"   --->   Operation 142 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:50]   --->   Operation 143 'getelementptr' 'dybuf_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 144 [2/2] (3.25ns)   --->   "%dybuf_V_load = load i9 %dybuf_V_addr_1" [relu_combined/main.cpp:50]   --->   Operation 144 'load' 'dybuf_V_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 24 <SV = 19> <Delay = 6.48>
ST_24 : Operation 145 [1/2] (3.25ns)   --->   "%xbuf_V_load_1 = load i9 %xbuf_V_addr_2"   --->   Operation 145 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_24 : Operation 146 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %xbuf_V_load_1, i16 0"   --->   Operation 146 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln48)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/2] (3.25ns)   --->   "%dybuf_V_load = load i9 %dybuf_V_addr_1" [relu_combined/main.cpp:50]   --->   Operation 147 'load' 'dybuf_V_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_24 : Operation 148 [1/1] (0.80ns)   --->   "%select_ln1494 = select i1 %icmp_ln1494_1, i16 %dybuf_V_load, i16 0"   --->   Operation 148 'select' 'select_ln1494' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 20> <Delay = 3.25>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [relu_combined/main.cpp:48]   --->   Operation 149 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:53]   --->   Operation 150 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 %select_ln1494, i9 %dxbuf_V_addr" [relu_combined/main.cpp:50]   --->   Operation 151 'store' 'store_ln50' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [relu_combined/main.cpp:56]   --->   Operation 153 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i31 %trunc_ln8" [relu_combined/main.cpp:56]   --->   Operation 154 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln56" [relu_combined/main.cpp:56]   --->   Operation 155 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %dim_read" [relu_combined/main.cpp:56]   --->   Operation 156 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [relu_combined/main.cpp:56]   --->   Operation 157 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 27 <SV = 20> <Delay = 3.25>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln56, void %.split7, i31 0, void %.lr.ph131" [relu_combined/main.cpp:56]   --->   Operation 158 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (2.52ns)   --->   "%add_ln56 = add i31 %i_5, i31 1" [relu_combined/main.cpp:56]   --->   Operation 159 'add' 'add_ln56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i31 %i_5, i31 %trunc_ln48" [relu_combined/main.cpp:56]   --->   Operation 161 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 162 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split7, void %._crit_edge.loopexit177" [relu_combined/main.cpp:56]   --->   Operation 163 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %i_5" [relu_combined/main.cpp:57]   --->   Operation 164 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %trunc_ln57" [relu_combined/main.cpp:57]   --->   Operation 165 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln57" [relu_combined/main.cpp:57]   --->   Operation 166 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_27 : Operation 167 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i9 %dxbuf_V_addr_1" [relu_combined/main.cpp:57]   --->   Operation 167 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 28 <SV = 21> <Delay = 3.25>
ST_28 : Operation 168 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i9 %dxbuf_V_addr_1" [relu_combined/main.cpp:57]   --->   Operation 168 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 29 <SV = 22> <Delay = 7.30>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [relu_combined/main.cpp:56]   --->   Operation 169 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (7.30ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dxbuf_V_load, i2 3" [relu_combined/main.cpp:57]   --->   Operation 170 'write' 'write_ln57' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 30 <SV = 21> <Delay = 7.30>
ST_30 : Operation 172 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 172 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 22> <Delay = 7.30>
ST_31 : Operation 173 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 173 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 23> <Delay = 7.30>
ST_32 : Operation 174 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 174 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 24> <Delay = 7.30>
ST_33 : Operation 175 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 175 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 25> <Delay = 7.30>
ST_34 : Operation 176 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 176 'writeresp' 'empty_35' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln64 = br void %._crit_edge" [relu_combined/main.cpp:64]   --->   Operation 177 'br' 'br_ln64' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 0.00>
ST_34 : Operation 178 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 178 'writeresp' 'empty_34' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln64 = br void %._crit_edge" [relu_combined/main.cpp:64]   --->   Operation 179 'br' 'br_ln64' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 0.00>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [relu_combined/main.cpp:64]   --->   Operation 180 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>

State 35 <SV = 18> <Delay = 3.25>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %.lr.ph126, i31 %add_ln33, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:33]   --->   Operation 181 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %i_2, i31 1" [relu_combined/main.cpp:33]   --->   Operation 182 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i31 %i_2, i31 %trunc_ln33" [relu_combined/main.cpp:33]   --->   Operation 184 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 185 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %.lr.ph" [relu_combined/main.cpp:33]   --->   Operation 186 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i_2"   --->   Operation 187 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i9 %trunc_ln1494"   --->   Operation 188 'zext' 'zext_ln1494' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1494"   --->   Operation 189 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 190 [2/2] (3.25ns)   --->   "%xbuf_V_load = load i9 %xbuf_V_addr_1"   --->   Operation 190 'load' 'xbuf_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 36 <SV = 19> <Delay = 6.43>
ST_36 : Operation 191 [1/2] (3.25ns)   --->   "%xbuf_V_load = load i9 %xbuf_V_addr_1"   --->   Operation 191 'load' 'xbuf_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_36 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i16 %xbuf_V_load"   --->   Operation 192 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 193 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuf_V_load, i16 0"   --->   Operation 193 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln33)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 194 [1/1] (0.75ns)   --->   "%select_ln34 = select i1 %icmp_ln1494, i15 %trunc_ln1494_1, i15 0" [relu_combined/main.cpp:34]   --->   Operation 194 'select' 'select_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 20> <Delay = 3.25>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [relu_combined/main.cpp:33]   --->   Operation 195 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i15 %ybuf_V, i32 0, i32 %zext_ln1494"   --->   Operation 196 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln35 = store i15 %select_ln34, i9 %ybuf_V_addr" [relu_combined/main.cpp:35]   --->   Operation 197 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 38 <SV = 19> <Delay = 7.30>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [relu_combined/main.cpp:42]   --->   Operation 199 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i31 %trunc_ln6" [relu_combined/main.cpp:42]   --->   Operation 200 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln42" [relu_combined/main.cpp:42]   --->   Operation 201 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [relu_combined/main.cpp:42]   --->   Operation 202 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [relu_combined/main.cpp:42]   --->   Operation 203 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 39 <SV = 20> <Delay = 3.25>
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln42, void %.split, i31 0, void %.lr.ph" [relu_combined/main.cpp:42]   --->   Operation 204 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 205 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_4, i31 1" [relu_combined/main.cpp:42]   --->   Operation 205 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 206 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i31 %i_4, i31 %trunc_ln33" [relu_combined/main.cpp:42]   --->   Operation 207 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 208 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:42]   --->   Operation 209 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_4" [relu_combined/main.cpp:43]   --->   Operation 210 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %trunc_ln43" [relu_combined/main.cpp:43]   --->   Operation 211 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_39 : Operation 212 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i15 %ybuf_V, i32 0, i32 %zext_ln43" [relu_combined/main.cpp:43]   --->   Operation 212 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_39 : Operation 213 [2/2] (3.25ns)   --->   "%ybuf_V_load = load i9 %ybuf_V_addr_1" [relu_combined/main.cpp:43]   --->   Operation 213 'load' 'ybuf_V_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>

State 40 <SV = 21> <Delay = 3.25>
ST_40 : Operation 214 [1/2] (3.25ns)   --->   "%ybuf_V_load = load i9 %ybuf_V_addr_1" [relu_combined/main.cpp:43]   --->   Operation 214 'load' 'ybuf_V_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>

State 41 <SV = 22> <Delay = 7.30>
ST_41 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [relu_combined/main.cpp:42]   --->   Operation 215 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_41 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i15 %ybuf_V_load" [relu_combined/main.cpp:43]   --->   Operation 216 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_41 : Operation 217 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %zext_ln43_1, i2 3" [relu_combined/main.cpp:43]   --->   Operation 217 'write' 'write_ln43' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 42 <SV = 21> <Delay = 7.30>
ST_42 : Operation 219 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 219 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 22> <Delay = 7.30>
ST_43 : Operation 220 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 220 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 23> <Delay = 7.30>
ST_44 : Operation 221 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 221 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 24> <Delay = 7.30>
ST_45 : Operation 222 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 222 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'dim' [27]  (1 ns)
	'icmp' operation ('icmp_ln23', relu_combined/main.cpp:23) [36]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:23) [43]  (7.3 ns)

 <State 9>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:23) with incoming values : ('add_ln23', relu_combined/main.cpp:23) [46]  (0 ns)
	'add' operation ('add_ln23', relu_combined/main.cpp:23) [47]  (2.52 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (relu_combined/main.cpp:24) [57]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', relu_combined/main.cpp:24) [56]  (0 ns)
	'store' operation ('store_ln24', relu_combined/main.cpp:24) of variable 'gmem_addr_read', relu_combined/main.cpp:24 on array 'xbuf.V', relu_combined/main.cpp:17 [58]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', relu_combined/main.cpp:26) [63]  (0 ns)
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:26) [64]  (7.3 ns)

 <State 19>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:26) with incoming values : ('add_ln26', relu_combined/main.cpp:26) [67]  (0 ns)
	'add' operation ('add_ln26', relu_combined/main.cpp:26) [68]  (2.52 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (relu_combined/main.cpp:27) [78]  (7.3 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr', relu_combined/main.cpp:27) [77]  (0 ns)
	'store' operation ('store_ln27', relu_combined/main.cpp:27) of variable 'gmem_addr_1_read', relu_combined/main.cpp:27 on array 'dybuf.V', relu_combined/main.cpp:20 [79]  (3.25 ns)

 <State 22>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', relu_combined/main.cpp:48) with incoming values : ('add_ln48', relu_combined/main.cpp:48) [91]  (1.59 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:48) with incoming values : ('add_ln48', relu_combined/main.cpp:48) [91]  (0 ns)
	'getelementptr' operation ('xbuf_V_addr_2') [101]  (0 ns)
	'load' operation ('xbuf_V_load_1') on array 'xbuf.V', relu_combined/main.cpp:17 [102]  (3.25 ns)

 <State 24>: 6.49ns
The critical path consists of the following:
	'load' operation ('xbuf_V_load_1') on array 'xbuf.V', relu_combined/main.cpp:17 [102]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_1') [103]  (2.43 ns)
	'select' operation ('select_ln1494') [107]  (0.805 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dxbuf_V_addr', relu_combined/main.cpp:53) [104]  (0 ns)
	'store' operation ('store_ln50', relu_combined/main.cpp:50) of variable 'select_ln1494' on array 'dxbuf.V', relu_combined/main.cpp:18 [108]  (3.25 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', relu_combined/main.cpp:56) [113]  (0 ns)
	bus request on port 'gmem' (relu_combined/main.cpp:56) [114]  (7.3 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:56) with incoming values : ('add_ln56', relu_combined/main.cpp:56) [117]  (0 ns)
	'getelementptr' operation ('dxbuf_V_addr_1', relu_combined/main.cpp:57) [127]  (0 ns)
	'load' operation ('dxbuf_V_load', relu_combined/main.cpp:57) on array 'dxbuf.V', relu_combined/main.cpp:18 [128]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load', relu_combined/main.cpp:57) on array 'dxbuf.V', relu_combined/main.cpp:18 [128]  (3.25 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (relu_combined/main.cpp:57) [129]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [132]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [132]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [132]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [132]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [132]  (7.3 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:33) with incoming values : ('add_ln33', relu_combined/main.cpp:33) [140]  (0 ns)
	'getelementptr' operation ('xbuf_V_addr_1') [150]  (0 ns)
	'load' operation ('xbuf_V_load') on array 'xbuf.V', relu_combined/main.cpp:17 [151]  (3.25 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'load' operation ('xbuf_V_load') on array 'xbuf.V', relu_combined/main.cpp:17 [151]  (3.25 ns)
	'icmp' operation ('icmp_ln1494') [153]  (2.43 ns)
	'select' operation ('select_ln34', relu_combined/main.cpp:34) [155]  (0.754 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ybuf_V_addr') [154]  (0 ns)
	'store' operation ('store_ln35', relu_combined/main.cpp:35) of variable 'select_ln34', relu_combined/main.cpp:34 on array 'ybuf.V', relu_combined/main.cpp:19 [156]  (3.25 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', relu_combined/main.cpp:42) [161]  (0 ns)
	bus request on port 'gmem' (relu_combined/main.cpp:42) [162]  (7.3 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:42) with incoming values : ('add_ln42', relu_combined/main.cpp:42) [165]  (0 ns)
	'getelementptr' operation ('ybuf_V_addr_1', relu_combined/main.cpp:43) [175]  (0 ns)
	'load' operation ('ybuf_V_load', relu_combined/main.cpp:43) on array 'ybuf.V', relu_combined/main.cpp:19 [176]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'load' operation ('ybuf_V_load', relu_combined/main.cpp:43) on array 'ybuf.V', relu_combined/main.cpp:19 [176]  (3.25 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (relu_combined/main.cpp:43) [178]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [181]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [181]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [181]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:64) [181]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
