
*** Running vivado
    with args -log system_mmult_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mmult_hw_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_mmult_hw_0_0.tcl -notrace
Command: synth_design -top system_mmult_hw_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14195 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.230 ; gain = 55.996 ; free physical = 1116 ; free virtual = 5592
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_mmult_hw_0_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/synth/system_mmult_hw_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult_hw' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state23 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state27 bound to: 15'b100000000000000 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:118]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:4026]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_CONTROL_BUS_s_axi' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:189]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:213]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:286]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_CONTROL_BUS_s_axi' (1#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_offset_bbkb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_offset_bbkb.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_offset_bbkb_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_offset_bbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_offset_bbkb.v:26]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_offset_bbkb_ram' (2#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_offset_bbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_offset_bbkb' (3#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_offset_bbkb.v:62]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_weight_bcud' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_weight_bcud.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_weight_bcud_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_weight_bcud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_weight_bcud.v:22]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_weight_bcud_ram' (4#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_weight_bcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_weight_bcud' (5#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_weight_bcud.v:46]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_in_buf_0ekP' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_in_buf_0ekP.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_in_buf_0ekP_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_in_buf_0ekP.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_in_buf_0ekP.v:22]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_in_buf_0ekP_ram' (6#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_in_buf_0ekP.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_in_buf_0ekP' (7#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_in_buf_0ekP.v:46]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_out_buf_V' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_out_buf_V.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_out_buf_V_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_out_buf_V.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_out_buf_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_out_buf_V_ram' (8#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_out_buf_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_out_buf_V' (9#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_out_buf_V.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mul_8ns_isb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mul_8ns_isb.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mul_8ns_isb_Mul3S_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mul_8ns_isb.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mul_8ns_isb_Mul3S_0' (10#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mul_8ns_isb.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mul_8ns_isb' (11#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mul_8ns_isb.v:35]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaitb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaitb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaitb_DSP48_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaitb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaitb_DSP48_0' (12#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaitb.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaitb' (13#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaitb.v:34]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaiub' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaiub.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaiub_DSP48_1' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaiub.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaiub_DSP48_1' (14#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaiub.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaiub' (15#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaiub.v:34]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaivb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaivb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaivb_DSP48_2' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaivb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaivb_DSP48_2' (16#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaivb.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaivb' (17#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw_mac_mulaivb.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33578]
WARNING: [Synth 8-6014] Unused sequential element out_stream_dest_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16054]
WARNING: [Synth 8-6014] Unused sequential element out_stream_id_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16080]
WARNING: [Synth 8-6014] Unused sequential element out_stream_keep_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16106]
WARNING: [Synth 8-6014] Unused sequential element out_stream_strb_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16168]
WARNING: [Synth 8-6014] Unused sequential element out_stream_user_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16194]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:17337]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:17345]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:17353]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp3_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:17361]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp4_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:17369]
WARNING: [Synth 8-6014] Unused sequential element in_stream_TDATA_blk_n_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:24049]
WARNING: [Synth 8-6014] Unused sequential element out_stream_TDATA_blk_n_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:24165]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state12_pp2_stage0_iter1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:31085]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_pp0_stage0_iter1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:31121]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state7_pp1_stage0_iter1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:31127]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state9_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:31131]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:4833]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8463]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8476]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8477]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8490]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8491]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8504]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8505]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8518]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8519]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8532]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8533]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8546]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:8547]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9568]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9582]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9583]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9596]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9597]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9610]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9611]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9624]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9625]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9638]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9639]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9652]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9653]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9666]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9667]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9680]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9694]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9695]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9708]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9709]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9722]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9723]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9736]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9737]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9750]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9751]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9764]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9765]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9778]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9779]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9792]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9806]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9807]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9820]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9821]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9834]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9835]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9848]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9849]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9862]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9863]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9876]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9877]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9890]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9891]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9904]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9918]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9919]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9932]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9933]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9946]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9947]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9960]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9961]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9974]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9975]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9988]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:9989]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10002]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10003]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10016]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10030]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10031]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10044]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10045]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10058]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10059]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:10072]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mmult_hw' (18#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_mmult_hw_0_0' (19#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/synth/system_mmult_hw_0_0.v:57]
WARNING: [Synth 8-3331] design mmult_hw_mul_8ns_isb has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_out_buf_V has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_in_buf_0ekP has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_weight_bcud has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_offset_bbkb has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[7]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[6]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[5]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[7]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[6]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[5]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TLAST[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.730 ; gain = 136.496 ; free physical = 1597 ; free virtual = 6077
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.730 ; gain = 136.496 ; free physical = 1599 ; free virtual = 6079
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/constraints/mmult_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/constraints/mmult_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1596.707 ; gain = 5.000 ; free physical = 1168 ; free virtual = 5648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.707 ; gain = 496.473 ; free physical = 1575 ; free virtual = 6055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.707 ; gain = 496.473 ; free physical = 1574 ; free virtual = 6055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.707 ; gain = 496.473 ; free physical = 1576 ; free virtual = 6056
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mmult_hw_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'in_buf_0_1_V_addr_reg_20592_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16484]
INFO: [Synth 8-4471] merging register 'in_buf_0_2_V_addr_reg_20752_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16485]
INFO: [Synth 8-4471] merging register 'in_buf_0_3_V_addr_reg_20912_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16486]
INFO: [Synth 8-4471] merging register 'in_buf_0_4_V_addr_reg_21072_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16487]
INFO: [Synth 8-4471] merging register 'in_buf_0_5_V_addr_reg_21232_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16488]
INFO: [Synth 8-4471] merging register 'in_buf_0_6_V_addr_reg_21392_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16489]
INFO: [Synth 8-4471] merging register 'in_buf_0_7_V_addr_reg_21552_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16490]
INFO: [Synth 8-4471] merging register 'in_buf_10_0_V_addr_reg_20482_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16491]
INFO: [Synth 8-4471] merging register 'in_buf_10_1_V_addr_reg_20642_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16492]
INFO: [Synth 8-4471] merging register 'in_buf_10_2_V_addr_reg_20802_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16493]
INFO: [Synth 8-4471] merging register 'in_buf_10_3_V_addr_reg_20962_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16494]
INFO: [Synth 8-4471] merging register 'in_buf_10_4_V_addr_reg_21122_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16495]
INFO: [Synth 8-4471] merging register 'in_buf_10_5_V_addr_reg_21282_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16496]
INFO: [Synth 8-4471] merging register 'in_buf_10_6_V_addr_reg_21442_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16497]
INFO: [Synth 8-4471] merging register 'in_buf_10_7_V_addr_reg_21602_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16498]
INFO: [Synth 8-4471] merging register 'in_buf_11_0_V_addr_reg_20487_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16499]
INFO: [Synth 8-4471] merging register 'in_buf_11_1_V_addr_reg_20647_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16500]
INFO: [Synth 8-4471] merging register 'in_buf_11_2_V_addr_reg_20807_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16501]
INFO: [Synth 8-4471] merging register 'in_buf_11_3_V_addr_reg_20967_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16502]
INFO: [Synth 8-4471] merging register 'in_buf_11_4_V_addr_reg_21127_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16503]
INFO: [Synth 8-4471] merging register 'in_buf_11_5_V_addr_reg_21287_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16504]
INFO: [Synth 8-4471] merging register 'in_buf_11_6_V_addr_reg_21447_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16505]
INFO: [Synth 8-4471] merging register 'in_buf_11_7_V_addr_reg_21607_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16506]
INFO: [Synth 8-4471] merging register 'in_buf_12_0_V_addr_reg_20492_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16507]
INFO: [Synth 8-4471] merging register 'in_buf_12_1_V_addr_reg_20652_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16508]
INFO: [Synth 8-4471] merging register 'in_buf_12_2_V_addr_reg_20812_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16509]
INFO: [Synth 8-4471] merging register 'in_buf_12_3_V_addr_reg_20972_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16510]
INFO: [Synth 8-4471] merging register 'in_buf_12_4_V_addr_reg_21132_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16511]
INFO: [Synth 8-4471] merging register 'in_buf_12_5_V_addr_reg_21292_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16512]
INFO: [Synth 8-4471] merging register 'in_buf_12_6_V_addr_reg_21452_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16513]
INFO: [Synth 8-4471] merging register 'in_buf_12_7_V_addr_reg_21612_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16514]
INFO: [Synth 8-4471] merging register 'in_buf_13_0_V_addr_reg_20497_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16515]
INFO: [Synth 8-4471] merging register 'in_buf_13_1_V_addr_reg_20657_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16516]
INFO: [Synth 8-4471] merging register 'in_buf_13_2_V_addr_reg_20817_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16517]
INFO: [Synth 8-4471] merging register 'in_buf_13_3_V_addr_reg_20977_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16518]
INFO: [Synth 8-4471] merging register 'in_buf_13_4_V_addr_reg_21137_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16519]
INFO: [Synth 8-4471] merging register 'in_buf_13_5_V_addr_reg_21297_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16520]
INFO: [Synth 8-4471] merging register 'in_buf_13_6_V_addr_reg_21457_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16521]
INFO: [Synth 8-4471] merging register 'in_buf_13_7_V_addr_reg_21617_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16522]
INFO: [Synth 8-4471] merging register 'in_buf_14_0_V_addr_reg_20502_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16523]
INFO: [Synth 8-4471] merging register 'in_buf_14_1_V_addr_reg_20662_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16524]
INFO: [Synth 8-4471] merging register 'in_buf_14_2_V_addr_reg_20822_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16525]
INFO: [Synth 8-4471] merging register 'in_buf_14_3_V_addr_reg_20982_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16526]
INFO: [Synth 8-4471] merging register 'in_buf_14_4_V_addr_reg_21142_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16527]
INFO: [Synth 8-4471] merging register 'in_buf_14_5_V_addr_reg_21302_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16528]
INFO: [Synth 8-4471] merging register 'in_buf_14_6_V_addr_reg_21462_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16529]
INFO: [Synth 8-4471] merging register 'in_buf_14_7_V_addr_reg_21622_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16530]
INFO: [Synth 8-4471] merging register 'in_buf_15_0_V_addr_reg_20507_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16531]
INFO: [Synth 8-4471] merging register 'in_buf_15_1_V_addr_reg_20667_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16532]
INFO: [Synth 8-4471] merging register 'in_buf_15_2_V_addr_reg_20827_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16533]
INFO: [Synth 8-4471] merging register 'in_buf_15_3_V_addr_reg_20987_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16534]
INFO: [Synth 8-4471] merging register 'in_buf_15_4_V_addr_reg_21147_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16535]
INFO: [Synth 8-4471] merging register 'in_buf_15_5_V_addr_reg_21307_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16536]
INFO: [Synth 8-4471] merging register 'in_buf_15_6_V_addr_reg_21467_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16537]
INFO: [Synth 8-4471] merging register 'in_buf_15_7_V_addr_reg_21627_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16538]
INFO: [Synth 8-4471] merging register 'in_buf_16_0_V_addr_reg_20512_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16539]
INFO: [Synth 8-4471] merging register 'in_buf_16_1_V_addr_reg_20672_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16540]
INFO: [Synth 8-4471] merging register 'in_buf_16_2_V_addr_reg_20832_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16541]
INFO: [Synth 8-4471] merging register 'in_buf_16_3_V_addr_reg_20992_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16542]
INFO: [Synth 8-4471] merging register 'in_buf_16_4_V_addr_reg_21152_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16543]
INFO: [Synth 8-4471] merging register 'in_buf_16_5_V_addr_reg_21312_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16544]
INFO: [Synth 8-4471] merging register 'in_buf_16_6_V_addr_reg_21472_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16545]
INFO: [Synth 8-4471] merging register 'in_buf_16_7_V_addr_reg_21632_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16546]
INFO: [Synth 8-4471] merging register 'in_buf_17_0_V_addr_reg_20517_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16547]
INFO: [Synth 8-4471] merging register 'in_buf_17_1_V_addr_reg_20677_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16548]
INFO: [Synth 8-4471] merging register 'in_buf_17_2_V_addr_reg_20837_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16549]
INFO: [Synth 8-4471] merging register 'in_buf_17_3_V_addr_reg_20997_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16550]
INFO: [Synth 8-4471] merging register 'in_buf_17_4_V_addr_reg_21157_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16551]
INFO: [Synth 8-4471] merging register 'in_buf_17_5_V_addr_reg_21317_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16552]
INFO: [Synth 8-4471] merging register 'in_buf_17_6_V_addr_reg_21477_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16553]
INFO: [Synth 8-4471] merging register 'in_buf_17_7_V_addr_reg_21637_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16554]
INFO: [Synth 8-4471] merging register 'in_buf_18_0_V_addr_reg_20522_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16555]
INFO: [Synth 8-4471] merging register 'in_buf_18_1_V_addr_reg_20682_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16556]
INFO: [Synth 8-4471] merging register 'in_buf_18_2_V_addr_reg_20842_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16557]
INFO: [Synth 8-4471] merging register 'in_buf_18_3_V_addr_reg_21002_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16558]
INFO: [Synth 8-4471] merging register 'in_buf_18_4_V_addr_reg_21162_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16559]
INFO: [Synth 8-4471] merging register 'in_buf_18_5_V_addr_reg_21322_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16560]
INFO: [Synth 8-4471] merging register 'in_buf_18_6_V_addr_reg_21482_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16561]
INFO: [Synth 8-4471] merging register 'in_buf_18_7_V_addr_reg_21642_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16562]
INFO: [Synth 8-4471] merging register 'in_buf_19_0_V_addr_reg_20527_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16563]
INFO: [Synth 8-4471] merging register 'in_buf_19_1_V_addr_reg_20687_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16564]
INFO: [Synth 8-4471] merging register 'in_buf_19_2_V_addr_reg_20847_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16565]
INFO: [Synth 8-4471] merging register 'in_buf_19_3_V_addr_reg_21007_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16566]
INFO: [Synth 8-4471] merging register 'in_buf_19_4_V_addr_reg_21167_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16567]
INFO: [Synth 8-4471] merging register 'in_buf_19_5_V_addr_reg_21327_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16568]
INFO: [Synth 8-4471] merging register 'in_buf_19_6_V_addr_reg_21487_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16569]
INFO: [Synth 8-4471] merging register 'in_buf_19_7_V_addr_reg_21647_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16570]
INFO: [Synth 8-4471] merging register 'in_buf_1_0_V_addr_reg_20437_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16571]
INFO: [Synth 8-4471] merging register 'in_buf_1_1_V_addr_reg_20597_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16572]
INFO: [Synth 8-4471] merging register 'in_buf_1_2_V_addr_reg_20757_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16573]
INFO: [Synth 8-4471] merging register 'in_buf_1_3_V_addr_reg_20917_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16574]
INFO: [Synth 8-4471] merging register 'in_buf_1_4_V_addr_reg_21077_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16575]
INFO: [Synth 8-4471] merging register 'in_buf_1_5_V_addr_reg_21237_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16576]
INFO: [Synth 8-4471] merging register 'in_buf_1_6_V_addr_reg_21397_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16577]
INFO: [Synth 8-4471] merging register 'in_buf_1_7_V_addr_reg_21557_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16578]
INFO: [Synth 8-4471] merging register 'in_buf_20_0_V_addr_reg_20532_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16579]
INFO: [Synth 8-4471] merging register 'in_buf_20_1_V_addr_reg_20692_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16580]
INFO: [Synth 8-4471] merging register 'in_buf_20_2_V_addr_reg_20852_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16581]
INFO: [Synth 8-4471] merging register 'in_buf_20_3_V_addr_reg_21012_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16582]
INFO: [Synth 8-4471] merging register 'in_buf_20_4_V_addr_reg_21172_reg[5:0]' into 'in_buf_0_0_V_addr_reg_20432_reg[5:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16583]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:12031]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33518]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33496]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33496]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33472]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33472]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33450]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33450]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33340]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33416]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33416]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33396]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33396]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33340]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33370]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33370]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33348]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33348]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33318]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33318]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33104]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33266]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33270]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33270]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33244]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33244]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33166]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33166]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33190]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33190]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33170]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33170]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33004]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33082]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33082]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33060]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33060]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33004]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33036]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33036]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33012]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33012]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32904]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32982]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32982]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32900]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32900]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32960]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32960]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32904]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32932]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32932]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32912]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32912]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32846]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32850]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32850]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33538]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32824]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32824]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32808]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33518]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:32816]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33518]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33496]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33496]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33472]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33472]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33450]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33450]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33340]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33416]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33416]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33396]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33396]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33340]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33370]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33370]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33348]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33348]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33318]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33318]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33104]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33266]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33270]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33270]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:33244]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_30_reg_26747_reg' and it is trimmed from '10' to '9' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:17007]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter1_tmp_23_mid2_reg_21751_reg' and it is trimmed from '7' to '6' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16399]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_mid2_reg_21751_reg' and it is trimmed from '7' to '6' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/1393/hdl/verilog/mmult_hw.v:16900]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_11904_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_11954_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_12316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12657_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_17918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_12675_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mmult_hw_CONTROL_BUS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1596.707 ; gain = 496.473 ; free physical = 1453 ; free virtual = 5934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 15    
	   2 Input     19 Bit       Adders := 33    
	   2 Input     18 Bit       Adders := 62    
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 8     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 34    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 127   
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 641   
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 45    
+---RAMs : 
	              20K Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 513   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmult_hw_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmult_hw_offset_bbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module mmult_hw_weight_bcud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mmult_hw_in_buf_0ekP_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mmult_hw_out_buf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module mmult_hw_mul_8ns_isb_Mul3S_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mmult_hw 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 15    
	   2 Input     19 Bit       Adders := 33    
	   2 Input     18 Bit       Adders := 62    
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 34    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 127   
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_17918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_12316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12657_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp134_reg_26188_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: register A is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: register tmp134_reg_26188_reg is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp135_reg_26193_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: register A is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: register tmp135_reg_26193_reg is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U193/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U193/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp137_reg_26198_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: register A is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: register tmp137_reg_26198_reg is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp138_reg_26203_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: register A is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: register tmp138_reg_26203_reg is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp141_reg_26208_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: register A is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: register tmp141_reg_26208_reg is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp142_reg_26213_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: register A is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: register tmp142_reg_26213_reg is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp144_reg_26218_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: register A is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: register tmp144_reg_26218_reg is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp145_reg_26223_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: register A is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: register tmp145_reg_26223_reg is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp149_reg_26228_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: register A is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: register tmp149_reg_26228_reg is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp150_reg_26233_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: register A is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: register tmp150_reg_26233_reg is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp152_reg_26238_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: register A is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: register tmp152_reg_26238_reg is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp153_reg_26243_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: register A is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: register tmp153_reg_26243_reg is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp156_reg_26248_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: register A is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: register tmp156_reg_26248_reg is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp157_reg_26253_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: register A is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: register tmp157_reg_26253_reg is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp159_reg_26258_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: register A is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: register tmp159_reg_26258_reg is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp160_reg_26263_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: register A is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: register tmp160_reg_26263_reg is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp165_reg_26268_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: register A is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: register tmp165_reg_26268_reg is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp166_reg_26273_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: register A is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: register tmp166_reg_26273_reg is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp168_reg_26278_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: register A is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: register tmp168_reg_26278_reg is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp169_reg_26283_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: register A is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: register tmp169_reg_26283_reg is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp172_reg_26288_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: register A is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: register tmp172_reg_26288_reg is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp173_reg_26293_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: register A is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: register tmp173_reg_26293_reg is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp175_reg_26298_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: register A is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: register tmp175_reg_26298_reg is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp176_reg_26303_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: register A is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: register tmp176_reg_26303_reg is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp180_reg_26308_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: register A is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: register tmp180_reg_26308_reg is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp181_reg_26313_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: register A is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: register tmp181_reg_26313_reg is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp183_reg_26318_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: register A is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: register tmp183_reg_26318_reg is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp184_reg_26323_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: register A is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: register tmp184_reg_26323_reg is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp187_reg_26328_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: register A is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: register tmp187_reg_26328_reg is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp188_reg_26333_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: register A is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: register tmp188_reg_26333_reg is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp190_reg_26338_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: register A is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: register tmp190_reg_26338_reg is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp191_reg_26343_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: register A is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: register tmp191_reg_26343_reg is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp228_reg_26428_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: register A is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: register tmp228_reg_26428_reg is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp229_reg_26433_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: register A is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: register tmp229_reg_26433_reg is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp231_reg_26438_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: register A is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: register tmp231_reg_26438_reg is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp232_reg_26443_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: register A is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: register tmp232_reg_26443_reg is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp235_reg_26448_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: register A is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: register tmp235_reg_26448_reg is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp236_reg_26453_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: register A is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: register tmp236_reg_26453_reg is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp238_reg_26458_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: register A is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: register tmp238_reg_26458_reg is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp239_reg_26463_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: register A is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: register tmp239_reg_26463_reg is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp250_reg_26488_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: register A is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: register tmp250_reg_26488_reg is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp251_reg_26493_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: register A is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: register tmp251_reg_26493_reg is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp253_reg_26498_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: register A is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: register tmp253_reg_26498_reg is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp255_reg_26503_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_7_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: register A is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: register tmp255_reg_26503_reg is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: Generating DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p, operation Mode is: C+A''*B''.
DSP Report: register weight_buf_31_5_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: register weight_buf_31_5_V_2_reg_25863_reg is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: operator mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: operator mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/m is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp243_reg_26468_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: register A is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: register tmp243_reg_26468_reg is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp244_reg_26473_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: register A is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: register tmp244_reg_26473_reg is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp246_reg_26478_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: register A is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: register tmp246_reg_26478_reg is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp247_reg_26483_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: register A is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: register tmp247_reg_26483_reg is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp197_reg_26348_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: register A is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: register tmp197_reg_26348_reg is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp198_reg_26353_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: register A is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: register tmp198_reg_26353_reg is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp200_reg_26358_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: register A is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: register tmp200_reg_26358_reg is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp201_reg_26363_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: register A is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: register tmp201_reg_26363_reg is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp204_reg_26368_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: register A is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: register tmp204_reg_26368_reg is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp205_reg_26373_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: register A is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: register tmp205_reg_26373_reg is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp207_reg_26378_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: register A is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: register tmp207_reg_26378_reg is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp208_reg_26383_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: register A is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: register tmp208_reg_26383_reg is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp212_reg_26388_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: register A is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: register tmp212_reg_26388_reg is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp213_reg_26393_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: register A is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: register tmp213_reg_26393_reg is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp215_reg_26398_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: register A is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: register tmp215_reg_26398_reg is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp216_reg_26403_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: register A is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: register tmp216_reg_26403_reg is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp219_reg_26408_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: register A is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: register tmp219_reg_26408_reg is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp220_reg_26413_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: register A is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: register tmp220_reg_26413_reg is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp222_reg_26418_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: register A is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: register tmp222_reg_26418_reg is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp223_reg_26423_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: register A is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: register tmp223_reg_26423_reg is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp22_reg_25908_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: register A is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: register tmp22_reg_25908_reg is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp23_reg_25913_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: register A is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: register tmp23_reg_25913_reg is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp25_reg_25918_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: register A is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: register tmp25_reg_25918_reg is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp26_reg_25923_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: register A is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: register tmp26_reg_25923_reg is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp29_reg_25928_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: register A is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: register tmp29_reg_25928_reg is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp30_reg_25933_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: register A is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: register tmp30_reg_25933_reg is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp32_reg_25938_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: register A is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: register tmp32_reg_25938_reg is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp33_reg_25943_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: register A is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: register tmp33_reg_25943_reg is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp38_reg_25948_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: register A is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: register tmp38_reg_25948_reg is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp39_reg_25953_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: register A is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: register tmp39_reg_25953_reg is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp41_reg_25958_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: register A is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: register tmp41_reg_25958_reg is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp42_reg_25963_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: register A is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: register tmp42_reg_25963_reg is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp45_reg_25968_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: register A is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: register tmp45_reg_25968_reg is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp46_reg_25973_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: register A is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: register tmp46_reg_25973_reg is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp48_reg_25978_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: register A is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: register tmp48_reg_25978_reg is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp49_reg_25983_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: register A is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: register tmp49_reg_25983_reg is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp53_reg_25988_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: register A is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: register tmp53_reg_25988_reg is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp54_reg_25993_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: register A is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: register tmp54_reg_25993_reg is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp56_reg_25998_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: register A is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: register tmp56_reg_25998_reg is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp57_reg_26003_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: register A is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: register tmp57_reg_26003_reg is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp60_reg_26008_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: register A is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: register tmp60_reg_26008_reg is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp61_reg_26013_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: register A is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: register tmp61_reg_26013_reg is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp63_reg_26018_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: register A is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: register tmp63_reg_26018_reg is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp64_reg_26023_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: register A is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: register tmp64_reg_26023_reg is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: Generating DSP tmp7_reg_25868_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: register tmp7_reg_25868_reg is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: operator mmult_hw_mac_mulaitb_U128/mmult_hw_mac_mulaitb_DSP48_0_U/p is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: operator mmult_hw_mac_mulaitb_U128/mmult_hw_mac_mulaitb_DSP48_0_U/m is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp8_reg_25873_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: register A is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: register tmp8_reg_25873_reg is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U129/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U129/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp10_reg_25878_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: register A is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: register tmp10_reg_25878_reg is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp11_reg_25883_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: register A is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: register tmp11_reg_25883_reg is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp14_reg_25888_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: register A is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: register tmp14_reg_25888_reg is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp15_reg_25893_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: register A is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: register tmp15_reg_25893_reg is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp17_reg_25898_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: register A is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: register tmp17_reg_25898_reg is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp18_reg_25903_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: register A is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: register tmp18_reg_25903_reg is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp70_reg_26028_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: register A is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: register tmp70_reg_26028_reg is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp71_reg_26033_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: register A is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: register tmp71_reg_26033_reg is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp73_reg_26038_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: register A is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: register tmp73_reg_26038_reg is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp74_reg_26043_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: register A is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: register tmp74_reg_26043_reg is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp77_reg_26048_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: register A is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: register tmp77_reg_26048_reg is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp78_reg_26053_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: register A is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: register tmp78_reg_26053_reg is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp80_reg_26058_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: register A is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: register tmp80_reg_26058_reg is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp81_reg_26063_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: register A is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: register tmp81_reg_26063_reg is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp85_reg_26068_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: register A is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: register tmp85_reg_26068_reg is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp86_reg_26073_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: register A is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: register tmp86_reg_26073_reg is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp88_reg_26078_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: register A is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: register tmp88_reg_26078_reg is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp89_reg_26083_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: register A is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: register tmp89_reg_26083_reg is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp92_reg_26088_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: register A is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: register tmp92_reg_26088_reg is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp93_reg_26093_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: register A is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: register tmp93_reg_26093_reg is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp95_reg_26098_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: register A is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: register tmp95_reg_26098_reg is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp96_reg_26103_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: register A is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: register tmp96_reg_26103_reg is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp101_reg_26108_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: register A is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: register tmp101_reg_26108_reg is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp102_reg_26113_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: register A is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: register tmp102_reg_26113_reg is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp104_reg_26118_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: register A is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: register tmp104_reg_26118_reg is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp105_reg_26123_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: register A is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: register tmp105_reg_26123_reg is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp108_reg_26128_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: register A is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: register tmp108_reg_26128_reg is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp109_reg_26133_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: register A is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: register tmp109_reg_26133_reg is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp111_reg_26138_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: register A is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: register tmp111_reg_26138_reg is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp112_reg_26143_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: register A is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: register tmp112_reg_26143_reg is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp116_reg_26148_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: register A is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: register tmp116_reg_26148_reg is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp117_reg_26153_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: register A is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: register tmp117_reg_26153_reg is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp119_reg_26158_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: register A is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: register tmp119_reg_26158_reg is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp120_reg_26163_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: register A is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: register tmp120_reg_26163_reg is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp123_reg_26168_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: register A is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: register tmp123_reg_26168_reg is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp124_reg_26173_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: register A is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: register tmp124_reg_26173_reg is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp126_reg_26178_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: register A is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: register tmp126_reg_26178_reg is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp127_reg_26183_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: register A is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: register tmp127_reg_26183_reg is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp127_reg_26183_reg.
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal offset_buf_V_U/mmult_hw_offset_bbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/tmp_19_reg_22519_reg[3]' (FDE) to 'inst/j3_mid2_reg_21739_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_19_reg_22519_reg[2]' (FDE) to 'inst/j3_mid2_reg_21739_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_19_reg_22519_reg[1]' (FDE) to 'inst/j3_mid2_reg_21739_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_19_reg_22519_reg[0]' (FDE) to 'inst/j3_mid2_reg_21739_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_fu_11948_p2_inferred/\i_reg_11149_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp3_iter1_tmp_19_reg_22519_reg[3]' (FDE) to 'inst/ap_reg_pp3_iter1_j3_mid2_reg_21739_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp3_iter1_tmp_19_reg_22519_reg[2]' (FDE) to 'inst/ap_reg_pp3_iter1_j3_mid2_reg_21739_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp3_iter1_tmp_19_reg_22519_reg[1]' (FDE) to 'inst/ap_reg_pp3_iter1_j3_mid2_reg_21739_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp3_iter1_tmp_19_reg_22519_reg[0]' (FDE) to 'inst/ap_reg_pp3_iter1_j3_mid2_reg_21739_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/indvars_iv_next1_fu_12296_p2_inferred/\indvars_iv1_reg_11161_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next1_fu_12296_p2_inferred/\indvars_iv1_reg_11161_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/indvars_iv_next1_fu_12296_p2_inferred/\indvars_iv1_reg_11161_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_30_reg_26747_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/j_3_fu_18024_p2_inferred/\j4_reg_11371_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next1_fu_12296_p2_inferred/\indvars_iv1_reg_11161_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next1_fu_12296_p2_inferred/\indvars_iv1_reg_11161_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_hw_CONTROL_BUS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module mmult_hw_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11161_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11161_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11161_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11161_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11161_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11241_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11241_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11241_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11241_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11241_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11241_reg[5]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j4_reg_11371_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_30_reg_26747_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j2_reg_11285_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j2_reg_11285_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j2_reg_11285_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j_reg_11206_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j_reg_11206_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j_reg_11206_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i_reg_11149_reg[0]) is unused and will be removed from module mmult_hw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1640.707 ; gain = 540.473 ; free physical = 1061 ; free virtual = 5543
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 256, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U64/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp134_reg_26188_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_16_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: register A is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: register tmp134_reg_26188_reg is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp134_reg_26188_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U65/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp135_reg_26193_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_16_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: register A is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: register tmp135_reg_26193_reg is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U193/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U193/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp135_reg_26193_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U66/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp137_reg_26198_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_16_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: register A is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: register tmp137_reg_26198_reg is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp137_reg_26198_reg.
DSP Report: Generating DSP tmp138_reg_26203_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_16_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: register A is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U67/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: register tmp138_reg_26203_reg is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp138_reg_26203_reg.
DSP Report: Generating DSP tmp141_reg_26208_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: register A is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U68/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: register tmp141_reg_26208_reg is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp141_reg_26208_reg.
DSP Report: Generating DSP tmp142_reg_26213_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: register A is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U69/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: register tmp142_reg_26213_reg is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp142_reg_26213_reg.
DSP Report: Generating DSP tmp144_reg_26218_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: register A is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U70/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: register tmp144_reg_26218_reg is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp144_reg_26218_reg.
DSP Report: Generating DSP tmp145_reg_26223_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: register A is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U71/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: register tmp145_reg_26223_reg is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp145_reg_26223_reg.
DSP Report: Generating DSP tmp149_reg_26228_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: register A is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U72/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: register tmp149_reg_26228_reg is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp149_reg_26228_reg.
DSP Report: Generating DSP tmp150_reg_26233_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: register A is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U73/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: register tmp150_reg_26233_reg is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp150_reg_26233_reg.
DSP Report: Generating DSP tmp152_reg_26238_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: register A is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U74/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: register tmp152_reg_26238_reg is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp152_reg_26238_reg.
DSP Report: Generating DSP tmp153_reg_26243_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: register A is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U75/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: register tmp153_reg_26243_reg is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp153_reg_26243_reg.
DSP Report: Generating DSP tmp156_reg_26248_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: register A is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U76/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: register tmp156_reg_26248_reg is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp156_reg_26248_reg.
DSP Report: Generating DSP tmp157_reg_26253_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: register A is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U77/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: register tmp157_reg_26253_reg is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp157_reg_26253_reg.
DSP Report: Generating DSP tmp159_reg_26258_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: register A is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U78/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: register tmp159_reg_26258_reg is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp159_reg_26258_reg.
DSP Report: Generating DSP tmp160_reg_26263_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: register A is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U79/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: register tmp160_reg_26263_reg is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp160_reg_26263_reg.
DSP Report: Generating DSP tmp165_reg_26268_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: register A is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U80/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: register tmp165_reg_26268_reg is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp165_reg_26268_reg.
DSP Report: Generating DSP tmp166_reg_26273_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: register A is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U81/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: register tmp166_reg_26273_reg is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp166_reg_26273_reg.
DSP Report: Generating DSP tmp168_reg_26278_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: register A is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U82/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: register tmp168_reg_26278_reg is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp168_reg_26278_reg.
DSP Report: Generating DSP tmp169_reg_26283_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: register A is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U83/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: register tmp169_reg_26283_reg is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp169_reg_26283_reg.
DSP Report: Generating DSP tmp172_reg_26288_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: register A is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U84/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: register tmp172_reg_26288_reg is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp172_reg_26288_reg.
DSP Report: Generating DSP tmp173_reg_26293_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: register A is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U85/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: register tmp173_reg_26293_reg is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp173_reg_26293_reg.
DSP Report: Generating DSP tmp175_reg_26298_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: register A is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U86/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: register tmp175_reg_26298_reg is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp175_reg_26298_reg.
DSP Report: Generating DSP tmp176_reg_26303_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: register A is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U87/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: register tmp176_reg_26303_reg is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp176_reg_26303_reg.
DSP Report: Generating DSP tmp180_reg_26308_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: register A is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U88/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: register tmp180_reg_26308_reg is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp180_reg_26308_reg.
DSP Report: Generating DSP tmp181_reg_26313_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: register A is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U89/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: register tmp181_reg_26313_reg is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp181_reg_26313_reg.
DSP Report: Generating DSP tmp183_reg_26318_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: register A is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U90/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: register tmp183_reg_26318_reg is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp183_reg_26318_reg.
DSP Report: Generating DSP tmp184_reg_26323_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: register A is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U91/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: register tmp184_reg_26323_reg is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp184_reg_26323_reg.
DSP Report: Generating DSP tmp187_reg_26328_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: register A is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U92/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: register tmp187_reg_26328_reg is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp187_reg_26328_reg.
DSP Report: Generating DSP tmp188_reg_26333_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: register A is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U93/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: register tmp188_reg_26333_reg is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp188_reg_26333_reg.
DSP Report: Generating DSP tmp190_reg_26338_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: register A is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U94/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: register tmp190_reg_26338_reg is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp190_reg_26338_reg.
DSP Report: Generating DSP tmp191_reg_26343_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: register A is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U95/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: register tmp191_reg_26343_reg is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp191_reg_26343_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U112/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp228_reg_26428_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: register A is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: register tmp228_reg_26428_reg is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp228_reg_26428_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U113/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp229_reg_26433_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: register A is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: register tmp229_reg_26433_reg is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp229_reg_26433_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U114/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp231_reg_26438_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: register A is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: register tmp231_reg_26438_reg is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp231_reg_26438_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U115/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp232_reg_26443_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: register A is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: register tmp232_reg_26443_reg is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp232_reg_26443_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U116/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp235_reg_26448_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: register A is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: register tmp235_reg_26448_reg is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp235_reg_26448_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U117/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp236_reg_26453_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: register A is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: register tmp236_reg_26453_reg is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp236_reg_26453_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U118/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp238_reg_26458_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: register A is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: register tmp238_reg_26458_reg is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp238_reg_26458_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U119/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp239_reg_26463_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: register A is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: register tmp239_reg_26463_reg is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp239_reg_26463_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U124/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp250_reg_26488_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: register A is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: register tmp250_reg_26488_reg is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp250_reg_26488_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U125/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp251_reg_26493_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: register A is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: register tmp251_reg_26493_reg is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp251_reg_26493_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U126/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp253_reg_26498_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: register A is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: register tmp253_reg_26498_reg is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp253_reg_26498_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U127/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp255_reg_26503_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_7_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: register A is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: register tmp255_reg_26503_reg is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp255_reg_26503_reg.
DSP Report: Generating DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p, operation Mode is (post resource management): C+A''*B''.
DSP Report: register weight_buf_31_5_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: register weight_buf_31_5_V_2_reg_25863_reg is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: operator mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: operator mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/m is absorbed into DSP mmult_hw_mac_mulaivb_U256/mmult_hw_mac_mulaivb_DSP48_2_U/p.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U120/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp243_reg_26468_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: register A is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: register tmp243_reg_26468_reg is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp243_reg_26468_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U121/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp244_reg_26473_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: register A is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: register tmp244_reg_26473_reg is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp244_reg_26473_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U122/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp246_reg_26478_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: register A is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: register tmp246_reg_26478_reg is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp246_reg_26478_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U123/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp247_reg_26483_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: register A is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: register tmp247_reg_26483_reg is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp247_reg_26483_reg.
DSP Report: Generating DSP tmp197_reg_26348_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_24_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: register A is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U96/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: register tmp197_reg_26348_reg is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp197_reg_26348_reg.
DSP Report: Generating DSP tmp198_reg_26353_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_24_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: register A is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U97/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: register tmp198_reg_26353_reg is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp198_reg_26353_reg.
DSP Report: Generating DSP tmp200_reg_26358_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_24_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: register A is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U98/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: register tmp200_reg_26358_reg is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp200_reg_26358_reg.
DSP Report: Generating DSP tmp201_reg_26363_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_24_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: register A is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U99/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: register tmp201_reg_26363_reg is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp201_reg_26363_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U100/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp204_reg_26368_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: register A is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: register tmp204_reg_26368_reg is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp204_reg_26368_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U101/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp205_reg_26373_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: register A is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: register tmp205_reg_26373_reg is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp205_reg_26373_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U102/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp207_reg_26378_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: register A is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: register tmp207_reg_26378_reg is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp207_reg_26378_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U103/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp208_reg_26383_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: register A is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: register tmp208_reg_26383_reg is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp208_reg_26383_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U104/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp212_reg_26388_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: register A is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: register tmp212_reg_26388_reg is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp212_reg_26388_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U105/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp213_reg_26393_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: register A is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: register tmp213_reg_26393_reg is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp213_reg_26393_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U106/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp215_reg_26398_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: register A is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: register tmp215_reg_26398_reg is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp215_reg_26398_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U107/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp216_reg_26403_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: register A is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: register tmp216_reg_26403_reg is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp216_reg_26403_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U108/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp219_reg_26408_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: register A is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: register tmp219_reg_26408_reg is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp219_reg_26408_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U109/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp220_reg_26413_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: register A is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: register tmp220_reg_26413_reg is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp220_reg_26413_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U110/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp222_reg_26418_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: register A is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: register tmp222_reg_26418_reg is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp222_reg_26418_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U111/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp223_reg_26423_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: register A is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: register tmp223_reg_26423_reg is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp223_reg_26423_reg.
DSP Report: Generating DSP tmp22_reg_25908_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_2_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: register A is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U8/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: register tmp22_reg_25908_reg is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp22_reg_25908_reg.
DSP Report: Generating DSP tmp23_reg_25913_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_2_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: register A is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U9/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: register tmp23_reg_25913_reg is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp23_reg_25913_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U10/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp25_reg_25918_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_2_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: register A is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: register tmp25_reg_25918_reg is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp25_reg_25918_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U11/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp26_reg_25923_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_2_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: register A is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: register tmp26_reg_25923_reg is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp26_reg_25923_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U12/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp29_reg_25928_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: register A is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: register tmp29_reg_25928_reg is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp29_reg_25928_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U13/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp30_reg_25933_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: register A is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: register tmp30_reg_25933_reg is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp30_reg_25933_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U14/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp32_reg_25938_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: register A is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: register tmp32_reg_25938_reg is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp32_reg_25938_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U15/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp33_reg_25943_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: register A is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: register tmp33_reg_25943_reg is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp33_reg_25943_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U16/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp38_reg_25948_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: register A is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: register tmp38_reg_25948_reg is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp38_reg_25948_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U17/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp39_reg_25953_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: register A is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: register tmp39_reg_25953_reg is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp39_reg_25953_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U18/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp41_reg_25958_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: register A is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: register tmp41_reg_25958_reg is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp41_reg_25958_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U19/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp42_reg_25963_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: register A is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: register tmp42_reg_25963_reg is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp42_reg_25963_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U20/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp45_reg_25968_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: register A is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: register tmp45_reg_25968_reg is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp45_reg_25968_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U21/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp46_reg_25973_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: register A is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: register tmp46_reg_25973_reg is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp46_reg_25973_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U22/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp48_reg_25978_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: register A is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: register tmp48_reg_25978_reg is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp48_reg_25978_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U23/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp49_reg_25983_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: register A is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: register tmp49_reg_25983_reg is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp49_reg_25983_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U24/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp53_reg_25988_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: register A is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: register tmp53_reg_25988_reg is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp53_reg_25988_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U25/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp54_reg_25993_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: register A is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: register tmp54_reg_25993_reg is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp54_reg_25993_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U26/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp56_reg_25998_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: register A is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: register tmp56_reg_25998_reg is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp56_reg_25998_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U27/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp57_reg_26003_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: register A is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: register tmp57_reg_26003_reg is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp57_reg_26003_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U28/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp60_reg_26008_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: register A is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: register tmp60_reg_26008_reg is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp60_reg_26008_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U29/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp61_reg_26013_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: register A is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: register tmp61_reg_26013_reg is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp61_reg_26013_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U30/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp63_reg_26018_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: register A is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: register tmp63_reg_26018_reg is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp63_reg_26018_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U31/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp64_reg_26023_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: register A is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: register tmp64_reg_26023_reg is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp64_reg_26023_reg.
DSP Report: Generating DSP tmp7_reg_25868_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: register tmp7_reg_25868_reg is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: operator mmult_hw_mac_mulaitb_U128/mmult_hw_mac_mulaitb_DSP48_0_U/p is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: operator mmult_hw_mac_mulaitb_U128/mmult_hw_mac_mulaitb_DSP48_0_U/m is absorbed into DSP tmp7_reg_25868_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U1/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp8_reg_25873_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: register A is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: register tmp8_reg_25873_reg is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U129/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U129/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp8_reg_25873_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U2/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp10_reg_25878_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: register A is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: register tmp10_reg_25878_reg is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp10_reg_25878_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U3/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp11_reg_25883_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: register A is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: register tmp11_reg_25883_reg is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp11_reg_25883_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U4/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp14_reg_25888_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_1_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: register A is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: register tmp14_reg_25888_reg is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp14_reg_25888_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U5/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp15_reg_25893_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_1_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: register A is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: register tmp15_reg_25893_reg is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp15_reg_25893_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U6/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp17_reg_25898_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_1_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: register A is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: register tmp17_reg_25898_reg is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp17_reg_25898_reg.
DSP Report: Generating DSP tmp18_reg_25903_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_1_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: register A is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U7/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: register tmp18_reg_25903_reg is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp18_reg_25903_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U32/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp70_reg_26028_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: register A is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: register tmp70_reg_26028_reg is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp70_reg_26028_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U33/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp71_reg_26033_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: register A is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: register tmp71_reg_26033_reg is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp71_reg_26033_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U34/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp73_reg_26038_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: register A is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: register tmp73_reg_26038_reg is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp73_reg_26038_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U35/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp74_reg_26043_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: register A is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: register tmp74_reg_26043_reg is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp74_reg_26043_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U36/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp77_reg_26048_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: register A is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: register tmp77_reg_26048_reg is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp77_reg_26048_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U37/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp78_reg_26053_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: register A is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: register tmp78_reg_26053_reg is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp78_reg_26053_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U38/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp80_reg_26058_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: register A is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: register tmp80_reg_26058_reg is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp80_reg_26058_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U39/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp81_reg_26063_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: register A is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: register tmp81_reg_26063_reg is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp81_reg_26063_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U40/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp85_reg_26068_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: register A is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: register tmp85_reg_26068_reg is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp85_reg_26068_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U41/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp86_reg_26073_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: register A is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: register tmp86_reg_26073_reg is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp86_reg_26073_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U42/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp88_reg_26078_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: register A is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: register tmp88_reg_26078_reg is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp88_reg_26078_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U43/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp89_reg_26083_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: register A is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: register tmp89_reg_26083_reg is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp89_reg_26083_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U44/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp92_reg_26088_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: register A is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: register tmp92_reg_26088_reg is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp92_reg_26088_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U45/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp93_reg_26093_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: register A is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: register tmp93_reg_26093_reg is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp93_reg_26093_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U46/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp95_reg_26098_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: register A is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: register tmp95_reg_26098_reg is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp95_reg_26098_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U47/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp96_reg_26103_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: register A is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: register tmp96_reg_26103_reg is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp96_reg_26103_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U48/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp101_reg_26108_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: register A is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: register tmp101_reg_26108_reg is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp101_reg_26108_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U49/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp102_reg_26113_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: register A is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: register tmp102_reg_26113_reg is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp102_reg_26113_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U50/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp104_reg_26118_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: register A is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: register tmp104_reg_26118_reg is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp104_reg_26118_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U51/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp105_reg_26123_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: register A is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: register tmp105_reg_26123_reg is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp105_reg_26123_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U52/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp108_reg_26128_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: register A is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: register tmp108_reg_26128_reg is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp108_reg_26128_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U53/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp109_reg_26133_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: register A is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: register tmp109_reg_26133_reg is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp109_reg_26133_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U54/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp111_reg_26138_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: register A is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: register tmp111_reg_26138_reg is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp111_reg_26138_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U55/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp112_reg_26143_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: register A is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: register tmp112_reg_26143_reg is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp112_reg_26143_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U56/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp116_reg_26148_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: register A is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: register tmp116_reg_26148_reg is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp116_reg_26148_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U57/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp117_reg_26153_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: register A is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: register tmp117_reg_26153_reg is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp117_reg_26153_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U58/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp119_reg_26158_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: register A is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: register tmp119_reg_26158_reg is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp119_reg_26158_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U59/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp120_reg_26163_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: register A is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: register tmp120_reg_26163_reg is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp120_reg_26163_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U60/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp123_reg_26168_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_0_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: register A is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: register tmp123_reg_26168_reg is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp123_reg_26168_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U61/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp124_reg_26173_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_2_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: register A is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: register tmp124_reg_26173_reg is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp124_reg_26173_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U62/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp126_reg_26178_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_4_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: register A is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: register tmp126_reg_26178_reg is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp126_reg_26178_reg.
DSP Report: Generating DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/b_reg0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8ns_isb_U63/mmult_hw_mul_8ns_isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp127_reg_26183_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: register A is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: register tmp127_reg_26183_reg is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_1_U/p is absorbed into DSP tmp127_reg_26183_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_1_U/m is absorbed into DSP tmp127_reg_26183_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mmult_hw_offset_bbkb_ram: | ram_reg    | 16 x 32(WRITE_FIRST)   | W | R | 16 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|mmult_hw_out_buf_V_ram:   | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                             | Inference      | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------------------------+----------------+----------------------+----------------+
|inst        | weight_buf_0_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_0_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_0_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_0_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_1_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_1_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_1_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_1_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_2_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_2_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_2_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_2_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_3_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_3_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_3_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_3_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_4_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_4_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_4_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_4_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_5_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_5_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_5_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_5_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_6_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_6_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_6_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_6_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_7_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_7_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_7_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_7_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_8_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_8_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_8_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_8_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_9_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_9_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_9_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_9_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_10_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_10_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_10_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_10_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_11_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_11_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_11_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_11_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_12_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_12_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_12_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_12_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_13_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_13_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_13_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_13_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_14_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_14_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_14_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_14_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_15_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_15_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_15_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_15_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_16_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_16_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_16_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_16_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_17_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_17_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_17_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_17_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_18_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_18_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_18_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_18_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_19_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_19_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_19_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_19_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_20_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_20_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_20_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_20_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_21_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_21_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_21_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_21_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_22_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_22_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_22_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_22_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_23_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_23_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_23_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_23_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_24_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_24_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_24_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_24_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_25_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_25_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_25_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_25_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_26_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_26_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_26_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_26_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_27_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_27_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_27_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_27_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_28_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_28_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_28_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_28_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_29_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_29_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_29_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_29_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_30_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_30_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_30_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_30_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_31_1_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_31_3_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | weight_buf_31_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_0_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_0_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_0_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_0_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_1_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_1_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_1_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_1_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_2_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_2_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_2_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_2_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_3_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_3_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_3_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_3_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_4_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_4_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_4_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_4_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_5_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_5_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_5_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_5_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_6_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_6_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_6_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_6_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_7_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_7_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_7_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_7_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_8_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_8_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_8_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_8_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_9_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_9_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_9_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_9_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_10_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_10_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_10_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_10_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_11_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_11_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_11_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_11_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_12_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_12_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_12_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_12_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_13_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_13_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_13_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_13_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_14_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_14_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_14_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_14_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_15_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_15_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_15_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_15_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_16_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_16_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_16_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_16_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_17_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_17_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_17_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_17_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_18_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_18_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_18_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_18_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_19_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_19_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_19_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_19_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_20_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_20_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_20_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_20_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_21_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_21_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_21_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_21_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_22_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_22_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_22_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_22_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_23_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_23_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_23_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_23_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_24_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_24_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_24_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_24_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_25_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_25_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_25_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_25_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_26_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_26_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_26_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_26_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_27_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_27_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_27_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_27_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_28_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_28_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_28_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_28_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_29_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_29_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_29_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_29_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_30_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_30_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_30_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_30_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_31_1_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_31_3_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_31_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | in_buf_16_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_16_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_16_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_16_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_16_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_16_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_16_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_16_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_17_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_17_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_17_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_17_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_17_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_17_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_17_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_17_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_18_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_18_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_18_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_18_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_18_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_18_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_18_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_18_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_19_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_19_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_19_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_19_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_19_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_19_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_19_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_19_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_20_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_20_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_20_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_20_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_20_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_20_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_20_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_20_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_21_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_21_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_21_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_21_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_21_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_21_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_21_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_21_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_22_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_22_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_22_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_22_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_22_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_22_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_22_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_22_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_23_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_23_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_23_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_23_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_23_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_23_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_23_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_23_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_28_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_28_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_28_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_28_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_28_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_28_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_28_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_28_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_29_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_29_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_29_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_29_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_29_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_29_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_29_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_29_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_31_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_31_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_31_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_31_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_31_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_31_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_31_7_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_31_7_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_31_5_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_31_5_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_30_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_30_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_30_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_30_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_30_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_30_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_30_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_30_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_24_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_24_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_24_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_24_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_24_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_24_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_24_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_24_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_25_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_25_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_25_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_25_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_25_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_25_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_25_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_25_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_26_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_26_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_26_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_26_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_26_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_26_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_26_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_26_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_27_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_27_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_27_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_27_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_27_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_27_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_27_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_27_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_2_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_2_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_2_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_2_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_2_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_2_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_2_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_2_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_3_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_3_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_3_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_3_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_3_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_3_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_3_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_3_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_4_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_4_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_4_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_4_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_4_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_4_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_4_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_4_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_5_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_5_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_5_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_5_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_5_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_5_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_5_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_5_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_6_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_6_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_6_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_6_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_6_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_6_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_6_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_6_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_7_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_7_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_7_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_7_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_7_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_7_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_7_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_7_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_0_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_0_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_0_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_0_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_0_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_0_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_0_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_0_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_1_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_1_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_1_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_1_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_1_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_1_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_1_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_1_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_8_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_8_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_8_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_8_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_8_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_8_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_8_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_8_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_9_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_9_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_9_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_9_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_9_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_9_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_9_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg      | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_9_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_10_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_10_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_10_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_10_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_10_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_10_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_10_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_10_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_11_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_11_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_11_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_11_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_11_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_11_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_11_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_11_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_12_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_12_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_12_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_12_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_12_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_12_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_12_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_12_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_13_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_13_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_13_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_13_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_13_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_13_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_13_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_13_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_14_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_14_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_14_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_14_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_14_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_14_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_14_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_14_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_15_0_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_15_0_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_15_2_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_15_2_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_15_4_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_15_4_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | in_buf_15_6_V_U/mmult_hw_in_buf_0ekP_ram_U/ram_reg     | User Attribute | 64 x 8               | RAM64X1S x 8   | 
|inst        | weight_buf_15_6_V_U/mmult_hw_weight_bcud_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
+------------+--------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw                     | C+A''*B''   | 9      | 8      | 17     | -      | 18     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8ns_isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1640.707 ; gain = 540.473 ; free physical = 834 ; free virtual = 5316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1702.707 ; gain = 602.473 ; free physical = 697 ; free virtual = 5179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_19101_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_19101_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_19101_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_1_reg_11173_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_1_reg_11173_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_1_reg_11173_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_3_reg_26728_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_3_reg_26728_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_3_reg_26728_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_3_reg_26728_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_3_reg_26728_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11229_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11229_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11229_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11229_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11229_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20412_reg[9]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20412_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20412_reg[5]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20412_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20412_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20412_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11217_reg[9]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11217_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11217_reg[5]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11217_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11217_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11217_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv257_in_reg_11253_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv257_in_reg_11253_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_6_reg_20426_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_6_reg_20426_reg[1]) is unused and will be removed from module mmult_hw.
INFO: [Synth 8-4480] The timing for the instance inst/offset_buf_V_U/mmult_hw_offset_bbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 432 ; free virtual = 4915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 1073 ; free virtual = 5558
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 1066 ; free virtual = 5551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 967 ; free virtual = 5453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 964 ; free virtual = 5450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 956 ; free virtual = 5442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 955 ; free virtual = 5440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mmult_hw    | ap_reg_pp3_iter6_j3_mid2_reg_21739_reg[3]       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mmult_hw    | ap_reg_pp3_iter6_tmp_23_mid2_v_reg_21744_reg[6] | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1194|
|2     |DSP48E1    |    91|
|3     |DSP48E1_1  |    92|
|4     |DSP48E1_2  |    36|
|5     |DSP48E1_3  |     1|
|6     |LUT1       |   194|
|7     |LUT2       |  3168|
|8     |LUT3       |  4819|
|9     |LUT4       |  1118|
|10    |LUT5       |   388|
|11    |LUT6       |  1283|
|12    |RAM16X1S   |  2048|
|13    |RAM64X1S   |  2048|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |     1|
|16    |SRL16E     |    11|
|17    |FDRE       |  4219|
|18    |FDSE       |    10|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------+------+
|      |Instance                             |Module                            |Cells |
+------+-------------------------------------+----------------------------------+------+
|1     |top                                  |                                  | 20722|
|2     |  inst                               |mmult_hw                          | 20722|
|3     |    in_buf_0_0_V_U                   |mmult_hw_in_buf_0ekP              |    16|
|4     |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1271     |    16|
|5     |    in_buf_0_1_V_U                   |mmult_hw_in_buf_0ekP_0            |    42|
|6     |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1270     |    42|
|7     |    in_buf_0_2_V_U                   |mmult_hw_in_buf_0ekP_1            |    16|
|8     |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1269     |    16|
|9     |    in_buf_0_3_V_U                   |mmult_hw_in_buf_0ekP_2            |    24|
|10    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1268     |    24|
|11    |    in_buf_0_4_V_U                   |mmult_hw_in_buf_0ekP_3            |    16|
|12    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1267     |    16|
|13    |    in_buf_0_5_V_U                   |mmult_hw_in_buf_0ekP_4            |    24|
|14    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1266     |    24|
|15    |    in_buf_0_6_V_U                   |mmult_hw_in_buf_0ekP_5            |    22|
|16    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1265     |    22|
|17    |    in_buf_0_7_V_U                   |mmult_hw_in_buf_0ekP_6            |    24|
|18    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1264     |    24|
|19    |    in_buf_10_0_V_U                  |mmult_hw_in_buf_0ekP_7            |    16|
|20    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1263     |    16|
|21    |    in_buf_10_1_V_U                  |mmult_hw_in_buf_0ekP_8            |    24|
|22    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1262     |    24|
|23    |    in_buf_10_2_V_U                  |mmult_hw_in_buf_0ekP_9            |    16|
|24    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1261     |    16|
|25    |    in_buf_10_3_V_U                  |mmult_hw_in_buf_0ekP_10           |    24|
|26    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1260     |    24|
|27    |    in_buf_10_4_V_U                  |mmult_hw_in_buf_0ekP_11           |    16|
|28    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1259     |    16|
|29    |    in_buf_10_5_V_U                  |mmult_hw_in_buf_0ekP_12           |    24|
|30    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1258     |    24|
|31    |    in_buf_10_6_V_U                  |mmult_hw_in_buf_0ekP_13           |    16|
|32    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1257     |    16|
|33    |    in_buf_10_7_V_U                  |mmult_hw_in_buf_0ekP_14           |    25|
|34    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1256     |    25|
|35    |    in_buf_11_0_V_U                  |mmult_hw_in_buf_0ekP_15           |    16|
|36    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1255     |    16|
|37    |    in_buf_11_1_V_U                  |mmult_hw_in_buf_0ekP_16           |    24|
|38    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1254     |    24|
|39    |    in_buf_11_2_V_U                  |mmult_hw_in_buf_0ekP_17           |    16|
|40    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1253     |    16|
|41    |    in_buf_11_3_V_U                  |mmult_hw_in_buf_0ekP_18           |    24|
|42    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1252     |    24|
|43    |    in_buf_11_4_V_U                  |mmult_hw_in_buf_0ekP_19           |    16|
|44    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1251     |    16|
|45    |    in_buf_11_5_V_U                  |mmult_hw_in_buf_0ekP_20           |    24|
|46    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1250     |    24|
|47    |    in_buf_11_6_V_U                  |mmult_hw_in_buf_0ekP_21           |    16|
|48    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1249     |    16|
|49    |    in_buf_11_7_V_U                  |mmult_hw_in_buf_0ekP_22           |    25|
|50    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1248     |    25|
|51    |    in_buf_12_0_V_U                  |mmult_hw_in_buf_0ekP_23           |    16|
|52    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1247     |    16|
|53    |    in_buf_12_1_V_U                  |mmult_hw_in_buf_0ekP_24           |    30|
|54    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1246     |    30|
|55    |    in_buf_12_2_V_U                  |mmult_hw_in_buf_0ekP_25           |    16|
|56    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1245     |    16|
|57    |    in_buf_12_3_V_U                  |mmult_hw_in_buf_0ekP_26           |    24|
|58    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1244     |    24|
|59    |    in_buf_12_4_V_U                  |mmult_hw_in_buf_0ekP_27           |    16|
|60    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1243     |    16|
|61    |    in_buf_12_5_V_U                  |mmult_hw_in_buf_0ekP_28           |    24|
|62    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1242     |    24|
|63    |    in_buf_12_6_V_U                  |mmult_hw_in_buf_0ekP_29           |    16|
|64    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1241     |    16|
|65    |    in_buf_12_7_V_U                  |mmult_hw_in_buf_0ekP_30           |    25|
|66    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1240     |    25|
|67    |    in_buf_13_0_V_U                  |mmult_hw_in_buf_0ekP_31           |    16|
|68    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1239     |    16|
|69    |    in_buf_13_1_V_U                  |mmult_hw_in_buf_0ekP_32           |    24|
|70    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1238     |    24|
|71    |    in_buf_13_2_V_U                  |mmult_hw_in_buf_0ekP_33           |    16|
|72    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1237     |    16|
|73    |    in_buf_13_3_V_U                  |mmult_hw_in_buf_0ekP_34           |    24|
|74    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1236     |    24|
|75    |    in_buf_13_4_V_U                  |mmult_hw_in_buf_0ekP_35           |    16|
|76    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1235     |    16|
|77    |    in_buf_13_5_V_U                  |mmult_hw_in_buf_0ekP_36           |    24|
|78    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1234     |    24|
|79    |    in_buf_13_6_V_U                  |mmult_hw_in_buf_0ekP_37           |    16|
|80    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1233     |    16|
|81    |    in_buf_13_7_V_U                  |mmult_hw_in_buf_0ekP_38           |    25|
|82    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1232     |    25|
|83    |    in_buf_14_0_V_U                  |mmult_hw_in_buf_0ekP_39           |    16|
|84    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1231     |    16|
|85    |    in_buf_14_1_V_U                  |mmult_hw_in_buf_0ekP_40           |    24|
|86    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1230     |    24|
|87    |    in_buf_14_2_V_U                  |mmult_hw_in_buf_0ekP_41           |    16|
|88    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1229     |    16|
|89    |    in_buf_14_3_V_U                  |mmult_hw_in_buf_0ekP_42           |    24|
|90    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1228     |    24|
|91    |    in_buf_14_4_V_U                  |mmult_hw_in_buf_0ekP_43           |    16|
|92    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1227     |    16|
|93    |    in_buf_14_5_V_U                  |mmult_hw_in_buf_0ekP_44           |    24|
|94    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1226     |    24|
|95    |    in_buf_14_6_V_U                  |mmult_hw_in_buf_0ekP_45           |    16|
|96    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1225     |    16|
|97    |    in_buf_14_7_V_U                  |mmult_hw_in_buf_0ekP_46           |    25|
|98    |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1224     |    25|
|99    |    in_buf_15_0_V_U                  |mmult_hw_in_buf_0ekP_47           |    16|
|100   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1223     |    16|
|101   |    in_buf_15_1_V_U                  |mmult_hw_in_buf_0ekP_48           |    24|
|102   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1222     |    24|
|103   |    in_buf_15_2_V_U                  |mmult_hw_in_buf_0ekP_49           |    16|
|104   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1221     |    16|
|105   |    in_buf_15_3_V_U                  |mmult_hw_in_buf_0ekP_50           |    24|
|106   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1220     |    24|
|107   |    in_buf_15_4_V_U                  |mmult_hw_in_buf_0ekP_51           |    16|
|108   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1219     |    16|
|109   |    in_buf_15_5_V_U                  |mmult_hw_in_buf_0ekP_52           |    24|
|110   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1218     |    24|
|111   |    in_buf_15_6_V_U                  |mmult_hw_in_buf_0ekP_53           |    22|
|112   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1217     |    22|
|113   |    in_buf_15_7_V_U                  |mmult_hw_in_buf_0ekP_54           |    25|
|114   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1216     |    25|
|115   |    in_buf_16_0_V_U                  |mmult_hw_in_buf_0ekP_55           |    16|
|116   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1215     |    16|
|117   |    in_buf_16_1_V_U                  |mmult_hw_in_buf_0ekP_56           |    30|
|118   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1214     |    30|
|119   |    in_buf_16_2_V_U                  |mmult_hw_in_buf_0ekP_57           |    16|
|120   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1213     |    16|
|121   |    in_buf_16_3_V_U                  |mmult_hw_in_buf_0ekP_58           |    24|
|122   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1212     |    24|
|123   |    in_buf_16_4_V_U                  |mmult_hw_in_buf_0ekP_59           |    16|
|124   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1211     |    16|
|125   |    in_buf_16_5_V_U                  |mmult_hw_in_buf_0ekP_60           |    24|
|126   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1210     |    24|
|127   |    in_buf_16_6_V_U                  |mmult_hw_in_buf_0ekP_61           |    22|
|128   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1209     |    22|
|129   |    in_buf_16_7_V_U                  |mmult_hw_in_buf_0ekP_62           |    25|
|130   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1208     |    25|
|131   |    in_buf_17_0_V_U                  |mmult_hw_in_buf_0ekP_63           |    16|
|132   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1207     |    16|
|133   |    in_buf_17_1_V_U                  |mmult_hw_in_buf_0ekP_64           |    24|
|134   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1206     |    24|
|135   |    in_buf_17_2_V_U                  |mmult_hw_in_buf_0ekP_65           |    16|
|136   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1205     |    16|
|137   |    in_buf_17_3_V_U                  |mmult_hw_in_buf_0ekP_66           |    24|
|138   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1204     |    24|
|139   |    in_buf_17_4_V_U                  |mmult_hw_in_buf_0ekP_67           |    16|
|140   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1203     |    16|
|141   |    in_buf_17_5_V_U                  |mmult_hw_in_buf_0ekP_68           |    24|
|142   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1202     |    24|
|143   |    in_buf_17_6_V_U                  |mmult_hw_in_buf_0ekP_69           |    16|
|144   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1201     |    16|
|145   |    in_buf_17_7_V_U                  |mmult_hw_in_buf_0ekP_70           |    25|
|146   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1200     |    25|
|147   |    in_buf_18_0_V_U                  |mmult_hw_in_buf_0ekP_71           |    16|
|148   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1199     |    16|
|149   |    in_buf_18_1_V_U                  |mmult_hw_in_buf_0ekP_72           |    24|
|150   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1198     |    24|
|151   |    in_buf_18_2_V_U                  |mmult_hw_in_buf_0ekP_73           |    16|
|152   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1197     |    16|
|153   |    in_buf_18_3_V_U                  |mmult_hw_in_buf_0ekP_74           |    24|
|154   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1196     |    24|
|155   |    in_buf_18_4_V_U                  |mmult_hw_in_buf_0ekP_75           |    16|
|156   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1195     |    16|
|157   |    in_buf_18_5_V_U                  |mmult_hw_in_buf_0ekP_76           |    24|
|158   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1194     |    24|
|159   |    in_buf_18_6_V_U                  |mmult_hw_in_buf_0ekP_77           |    22|
|160   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1193     |    22|
|161   |    in_buf_18_7_V_U                  |mmult_hw_in_buf_0ekP_78           |    25|
|162   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1192     |    25|
|163   |    in_buf_19_0_V_U                  |mmult_hw_in_buf_0ekP_79           |    16|
|164   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1191     |    16|
|165   |    in_buf_19_1_V_U                  |mmult_hw_in_buf_0ekP_80           |    24|
|166   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1190     |    24|
|167   |    in_buf_19_2_V_U                  |mmult_hw_in_buf_0ekP_81           |    16|
|168   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1189     |    16|
|169   |    in_buf_19_3_V_U                  |mmult_hw_in_buf_0ekP_82           |    24|
|170   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1188     |    24|
|171   |    in_buf_19_4_V_U                  |mmult_hw_in_buf_0ekP_83           |    16|
|172   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1187     |    16|
|173   |    in_buf_19_5_V_U                  |mmult_hw_in_buf_0ekP_84           |    24|
|174   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1186     |    24|
|175   |    in_buf_19_6_V_U                  |mmult_hw_in_buf_0ekP_85           |    16|
|176   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1185     |    16|
|177   |    in_buf_19_7_V_U                  |mmult_hw_in_buf_0ekP_86           |    31|
|178   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1184     |    31|
|179   |    in_buf_1_0_V_U                   |mmult_hw_in_buf_0ekP_87           |    16|
|180   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1183     |    16|
|181   |    in_buf_1_1_V_U                   |mmult_hw_in_buf_0ekP_88           |    25|
|182   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1182     |    25|
|183   |    in_buf_1_2_V_U                   |mmult_hw_in_buf_0ekP_89           |    16|
|184   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1181     |    16|
|185   |    in_buf_1_3_V_U                   |mmult_hw_in_buf_0ekP_90           |    24|
|186   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1180     |    24|
|187   |    in_buf_1_4_V_U                   |mmult_hw_in_buf_0ekP_91           |    16|
|188   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1179     |    16|
|189   |    in_buf_1_5_V_U                   |mmult_hw_in_buf_0ekP_92           |    24|
|190   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1178     |    24|
|191   |    in_buf_1_6_V_U                   |mmult_hw_in_buf_0ekP_93           |    16|
|192   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1177     |    16|
|193   |    in_buf_1_7_V_U                   |mmult_hw_in_buf_0ekP_94           |    24|
|194   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1176     |    24|
|195   |    in_buf_20_0_V_U                  |mmult_hw_in_buf_0ekP_95           |    16|
|196   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1175     |    16|
|197   |    in_buf_20_1_V_U                  |mmult_hw_in_buf_0ekP_96           |    24|
|198   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1174     |    24|
|199   |    in_buf_20_2_V_U                  |mmult_hw_in_buf_0ekP_97           |    16|
|200   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1173     |    16|
|201   |    in_buf_20_3_V_U                  |mmult_hw_in_buf_0ekP_98           |    24|
|202   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1172     |    24|
|203   |    in_buf_20_4_V_U                  |mmult_hw_in_buf_0ekP_99           |    16|
|204   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1171     |    16|
|205   |    in_buf_20_5_V_U                  |mmult_hw_in_buf_0ekP_100          |    24|
|206   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1170     |    24|
|207   |    in_buf_20_6_V_U                  |mmult_hw_in_buf_0ekP_101          |    16|
|208   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1169     |    16|
|209   |    in_buf_20_7_V_U                  |mmult_hw_in_buf_0ekP_102          |    25|
|210   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1168     |    25|
|211   |    in_buf_21_0_V_U                  |mmult_hw_in_buf_0ekP_103          |    16|
|212   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1167     |    16|
|213   |    in_buf_21_1_V_U                  |mmult_hw_in_buf_0ekP_104          |    24|
|214   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1166     |    24|
|215   |    in_buf_21_2_V_U                  |mmult_hw_in_buf_0ekP_105          |    16|
|216   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1165     |    16|
|217   |    in_buf_21_3_V_U                  |mmult_hw_in_buf_0ekP_106          |    24|
|218   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1164     |    24|
|219   |    in_buf_21_4_V_U                  |mmult_hw_in_buf_0ekP_107          |    16|
|220   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1163     |    16|
|221   |    in_buf_21_5_V_U                  |mmult_hw_in_buf_0ekP_108          |    24|
|222   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1162     |    24|
|223   |    in_buf_21_6_V_U                  |mmult_hw_in_buf_0ekP_109          |    16|
|224   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1161     |    16|
|225   |    in_buf_21_7_V_U                  |mmult_hw_in_buf_0ekP_110          |    25|
|226   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1160     |    25|
|227   |    in_buf_22_0_V_U                  |mmult_hw_in_buf_0ekP_111          |    16|
|228   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1159     |    16|
|229   |    in_buf_22_1_V_U                  |mmult_hw_in_buf_0ekP_112          |    24|
|230   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1158     |    24|
|231   |    in_buf_22_2_V_U                  |mmult_hw_in_buf_0ekP_113          |    16|
|232   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1157     |    16|
|233   |    in_buf_22_3_V_U                  |mmult_hw_in_buf_0ekP_114          |    24|
|234   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1156     |    24|
|235   |    in_buf_22_4_V_U                  |mmult_hw_in_buf_0ekP_115          |    16|
|236   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1155     |    16|
|237   |    in_buf_22_5_V_U                  |mmult_hw_in_buf_0ekP_116          |    24|
|238   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1154     |    24|
|239   |    in_buf_22_6_V_U                  |mmult_hw_in_buf_0ekP_117          |    22|
|240   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1153     |    22|
|241   |    in_buf_22_7_V_U                  |mmult_hw_in_buf_0ekP_118          |    25|
|242   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1152     |    25|
|243   |    in_buf_23_0_V_U                  |mmult_hw_in_buf_0ekP_119          |    16|
|244   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1151     |    16|
|245   |    in_buf_23_1_V_U                  |mmult_hw_in_buf_0ekP_120          |    24|
|246   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1150     |    24|
|247   |    in_buf_23_2_V_U                  |mmult_hw_in_buf_0ekP_121          |    16|
|248   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1149     |    16|
|249   |    in_buf_23_3_V_U                  |mmult_hw_in_buf_0ekP_122          |    24|
|250   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1148     |    24|
|251   |    in_buf_23_4_V_U                  |mmult_hw_in_buf_0ekP_123          |    16|
|252   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1147     |    16|
|253   |    in_buf_23_5_V_U                  |mmult_hw_in_buf_0ekP_124          |    24|
|254   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1146     |    24|
|255   |    in_buf_23_6_V_U                  |mmult_hw_in_buf_0ekP_125          |    16|
|256   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1145     |    16|
|257   |    in_buf_23_7_V_U                  |mmult_hw_in_buf_0ekP_126          |    31|
|258   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1144     |    31|
|259   |    in_buf_24_0_V_U                  |mmult_hw_in_buf_0ekP_127          |    16|
|260   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1143     |    16|
|261   |    in_buf_24_1_V_U                  |mmult_hw_in_buf_0ekP_128          |    25|
|262   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1142     |    25|
|263   |    in_buf_24_2_V_U                  |mmult_hw_in_buf_0ekP_129          |    16|
|264   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1141     |    16|
|265   |    in_buf_24_3_V_U                  |mmult_hw_in_buf_0ekP_130          |    24|
|266   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1140     |    24|
|267   |    in_buf_24_4_V_U                  |mmult_hw_in_buf_0ekP_131          |    16|
|268   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1139     |    16|
|269   |    in_buf_24_5_V_U                  |mmult_hw_in_buf_0ekP_132          |    24|
|270   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1138     |    24|
|271   |    in_buf_24_6_V_U                  |mmult_hw_in_buf_0ekP_133          |    16|
|272   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1137     |    16|
|273   |    in_buf_24_7_V_U                  |mmult_hw_in_buf_0ekP_134          |    24|
|274   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1136     |    24|
|275   |    in_buf_25_0_V_U                  |mmult_hw_in_buf_0ekP_135          |    16|
|276   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1135     |    16|
|277   |    in_buf_25_1_V_U                  |mmult_hw_in_buf_0ekP_136          |    25|
|278   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1134     |    25|
|279   |    in_buf_25_2_V_U                  |mmult_hw_in_buf_0ekP_137          |    16|
|280   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1133     |    16|
|281   |    in_buf_25_3_V_U                  |mmult_hw_in_buf_0ekP_138          |    24|
|282   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1132     |    24|
|283   |    in_buf_25_4_V_U                  |mmult_hw_in_buf_0ekP_139          |    16|
|284   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1131     |    16|
|285   |    in_buf_25_5_V_U                  |mmult_hw_in_buf_0ekP_140          |    24|
|286   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1130     |    24|
|287   |    in_buf_25_6_V_U                  |mmult_hw_in_buf_0ekP_141          |    16|
|288   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1129     |    16|
|289   |    in_buf_25_7_V_U                  |mmult_hw_in_buf_0ekP_142          |    24|
|290   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1128     |    24|
|291   |    in_buf_26_0_V_U                  |mmult_hw_in_buf_0ekP_143          |    16|
|292   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1127     |    16|
|293   |    in_buf_26_1_V_U                  |mmult_hw_in_buf_0ekP_144          |    25|
|294   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1126     |    25|
|295   |    in_buf_26_2_V_U                  |mmult_hw_in_buf_0ekP_145          |    16|
|296   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1125     |    16|
|297   |    in_buf_26_3_V_U                  |mmult_hw_in_buf_0ekP_146          |    24|
|298   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1124     |    24|
|299   |    in_buf_26_4_V_U                  |mmult_hw_in_buf_0ekP_147          |    16|
|300   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1123     |    16|
|301   |    in_buf_26_5_V_U                  |mmult_hw_in_buf_0ekP_148          |    24|
|302   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1122     |    24|
|303   |    in_buf_26_6_V_U                  |mmult_hw_in_buf_0ekP_149          |    22|
|304   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1121     |    22|
|305   |    in_buf_26_7_V_U                  |mmult_hw_in_buf_0ekP_150          |    24|
|306   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1120     |    24|
|307   |    in_buf_27_0_V_U                  |mmult_hw_in_buf_0ekP_151          |    16|
|308   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1119     |    16|
|309   |    in_buf_27_1_V_U                  |mmult_hw_in_buf_0ekP_152          |    25|
|310   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1118     |    25|
|311   |    in_buf_27_2_V_U                  |mmult_hw_in_buf_0ekP_153          |    16|
|312   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1117     |    16|
|313   |    in_buf_27_3_V_U                  |mmult_hw_in_buf_0ekP_154          |    24|
|314   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1116     |    24|
|315   |    in_buf_27_4_V_U                  |mmult_hw_in_buf_0ekP_155          |    16|
|316   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1115     |    16|
|317   |    in_buf_27_5_V_U                  |mmult_hw_in_buf_0ekP_156          |    24|
|318   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1114     |    24|
|319   |    in_buf_27_6_V_U                  |mmult_hw_in_buf_0ekP_157          |    16|
|320   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1113     |    16|
|321   |    in_buf_27_7_V_U                  |mmult_hw_in_buf_0ekP_158          |    24|
|322   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1112     |    24|
|323   |    in_buf_28_0_V_U                  |mmult_hw_in_buf_0ekP_159          |    16|
|324   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1111     |    16|
|325   |    in_buf_28_1_V_U                  |mmult_hw_in_buf_0ekP_160          |    24|
|326   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1110     |    24|
|327   |    in_buf_28_2_V_U                  |mmult_hw_in_buf_0ekP_161          |    16|
|328   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1109     |    16|
|329   |    in_buf_28_3_V_U                  |mmult_hw_in_buf_0ekP_162          |    24|
|330   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1108     |    24|
|331   |    in_buf_28_4_V_U                  |mmult_hw_in_buf_0ekP_163          |    16|
|332   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1107     |    16|
|333   |    in_buf_28_5_V_U                  |mmult_hw_in_buf_0ekP_164          |    24|
|334   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1106     |    24|
|335   |    in_buf_28_6_V_U                  |mmult_hw_in_buf_0ekP_165          |    16|
|336   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1105     |    16|
|337   |    in_buf_28_7_V_U                  |mmult_hw_in_buf_0ekP_166          |    25|
|338   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1104     |    25|
|339   |    in_buf_29_0_V_U                  |mmult_hw_in_buf_0ekP_167          |    16|
|340   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1103     |    16|
|341   |    in_buf_29_1_V_U                  |mmult_hw_in_buf_0ekP_168          |    24|
|342   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1102     |    24|
|343   |    in_buf_29_2_V_U                  |mmult_hw_in_buf_0ekP_169          |    16|
|344   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1101     |    16|
|345   |    in_buf_29_3_V_U                  |mmult_hw_in_buf_0ekP_170          |    24|
|346   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1100     |    24|
|347   |    in_buf_29_4_V_U                  |mmult_hw_in_buf_0ekP_171          |    16|
|348   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1099     |    16|
|349   |    in_buf_29_5_V_U                  |mmult_hw_in_buf_0ekP_172          |    24|
|350   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1098     |    24|
|351   |    in_buf_29_6_V_U                  |mmult_hw_in_buf_0ekP_173          |    16|
|352   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1097     |    16|
|353   |    in_buf_29_7_V_U                  |mmult_hw_in_buf_0ekP_174          |    25|
|354   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1096     |    25|
|355   |    in_buf_2_0_V_U                   |mmult_hw_in_buf_0ekP_175          |    16|
|356   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1095     |    16|
|357   |    in_buf_2_1_V_U                   |mmult_hw_in_buf_0ekP_176          |    24|
|358   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1094     |    24|
|359   |    in_buf_2_2_V_U                   |mmult_hw_in_buf_0ekP_177          |    16|
|360   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1093     |    16|
|361   |    in_buf_2_3_V_U                   |mmult_hw_in_buf_0ekP_178          |    24|
|362   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1092     |    24|
|363   |    in_buf_2_4_V_U                   |mmult_hw_in_buf_0ekP_179          |    16|
|364   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1091     |    16|
|365   |    in_buf_2_5_V_U                   |mmult_hw_in_buf_0ekP_180          |    24|
|366   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1090     |    24|
|367   |    in_buf_2_6_V_U                   |mmult_hw_in_buf_0ekP_181          |    16|
|368   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1089     |    16|
|369   |    in_buf_2_7_V_U                   |mmult_hw_in_buf_0ekP_182          |    25|
|370   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1088     |    25|
|371   |    in_buf_30_0_V_U                  |mmult_hw_in_buf_0ekP_183          |    16|
|372   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1087     |    16|
|373   |    in_buf_30_1_V_U                  |mmult_hw_in_buf_0ekP_184          |    24|
|374   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1086     |    24|
|375   |    in_buf_30_2_V_U                  |mmult_hw_in_buf_0ekP_185          |    16|
|376   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1085     |    16|
|377   |    in_buf_30_3_V_U                  |mmult_hw_in_buf_0ekP_186          |    24|
|378   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1084     |    24|
|379   |    in_buf_30_4_V_U                  |mmult_hw_in_buf_0ekP_187          |    16|
|380   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1083     |    16|
|381   |    in_buf_30_5_V_U                  |mmult_hw_in_buf_0ekP_188          |    24|
|382   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1082     |    24|
|383   |    in_buf_30_6_V_U                  |mmult_hw_in_buf_0ekP_189          |    16|
|384   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1081     |    16|
|385   |    in_buf_30_7_V_U                  |mmult_hw_in_buf_0ekP_190          |    26|
|386   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1080     |    26|
|387   |    in_buf_31_0_V_U                  |mmult_hw_in_buf_0ekP_191          |    16|
|388   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1079     |    16|
|389   |    in_buf_31_1_V_U                  |mmult_hw_in_buf_0ekP_192          |    24|
|390   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1078     |    24|
|391   |    in_buf_31_2_V_U                  |mmult_hw_in_buf_0ekP_193          |    16|
|392   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1077     |    16|
|393   |    in_buf_31_3_V_U                  |mmult_hw_in_buf_0ekP_194          |    24|
|394   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1076     |    24|
|395   |    in_buf_31_4_V_U                  |mmult_hw_in_buf_0ekP_195          |    16|
|396   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1075     |    16|
|397   |    in_buf_31_5_V_U                  |mmult_hw_in_buf_0ekP_196          |    22|
|398   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1074     |    22|
|399   |    in_buf_31_6_V_U                  |mmult_hw_in_buf_0ekP_197          |    40|
|400   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1073     |    40|
|401   |    in_buf_31_7_V_U                  |mmult_hw_in_buf_0ekP_198          |    16|
|402   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1072     |    16|
|403   |    in_buf_3_0_V_U                   |mmult_hw_in_buf_0ekP_199          |    16|
|404   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1071     |    16|
|405   |    in_buf_3_1_V_U                   |mmult_hw_in_buf_0ekP_200          |    24|
|406   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1070     |    24|
|407   |    in_buf_3_2_V_U                   |mmult_hw_in_buf_0ekP_201          |    16|
|408   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1069     |    16|
|409   |    in_buf_3_3_V_U                   |mmult_hw_in_buf_0ekP_202          |    24|
|410   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1068     |    24|
|411   |    in_buf_3_4_V_U                   |mmult_hw_in_buf_0ekP_203          |    16|
|412   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1067     |    16|
|413   |    in_buf_3_5_V_U                   |mmult_hw_in_buf_0ekP_204          |    24|
|414   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1066     |    24|
|415   |    in_buf_3_6_V_U                   |mmult_hw_in_buf_0ekP_205          |    16|
|416   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1065     |    16|
|417   |    in_buf_3_7_V_U                   |mmult_hw_in_buf_0ekP_206          |    26|
|418   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1064     |    26|
|419   |    in_buf_4_0_V_U                   |mmult_hw_in_buf_0ekP_207          |    16|
|420   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1063     |    16|
|421   |    in_buf_4_1_V_U                   |mmult_hw_in_buf_0ekP_208          |    30|
|422   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1062     |    30|
|423   |    in_buf_4_2_V_U                   |mmult_hw_in_buf_0ekP_209          |    16|
|424   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1061     |    16|
|425   |    in_buf_4_3_V_U                   |mmult_hw_in_buf_0ekP_210          |    24|
|426   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1060     |    24|
|427   |    in_buf_4_4_V_U                   |mmult_hw_in_buf_0ekP_211          |    16|
|428   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1059     |    16|
|429   |    in_buf_4_5_V_U                   |mmult_hw_in_buf_0ekP_212          |    24|
|430   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1058     |    24|
|431   |    in_buf_4_6_V_U                   |mmult_hw_in_buf_0ekP_213          |    22|
|432   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1057     |    22|
|433   |    in_buf_4_7_V_U                   |mmult_hw_in_buf_0ekP_214          |    25|
|434   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1056     |    25|
|435   |    in_buf_5_0_V_U                   |mmult_hw_in_buf_0ekP_215          |    16|
|436   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1055     |    16|
|437   |    in_buf_5_1_V_U                   |mmult_hw_in_buf_0ekP_216          |    24|
|438   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1054     |    24|
|439   |    in_buf_5_2_V_U                   |mmult_hw_in_buf_0ekP_217          |    16|
|440   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1053     |    16|
|441   |    in_buf_5_3_V_U                   |mmult_hw_in_buf_0ekP_218          |    24|
|442   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1052     |    24|
|443   |    in_buf_5_4_V_U                   |mmult_hw_in_buf_0ekP_219          |    16|
|444   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1051     |    16|
|445   |    in_buf_5_5_V_U                   |mmult_hw_in_buf_0ekP_220          |    24|
|446   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1050     |    24|
|447   |    in_buf_5_6_V_U                   |mmult_hw_in_buf_0ekP_221          |    16|
|448   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1049     |    16|
|449   |    in_buf_5_7_V_U                   |mmult_hw_in_buf_0ekP_222          |    25|
|450   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1048     |    25|
|451   |    in_buf_6_0_V_U                   |mmult_hw_in_buf_0ekP_223          |    16|
|452   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1047     |    16|
|453   |    in_buf_6_1_V_U                   |mmult_hw_in_buf_0ekP_224          |    24|
|454   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1046     |    24|
|455   |    in_buf_6_2_V_U                   |mmult_hw_in_buf_0ekP_225          |    16|
|456   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1045     |    16|
|457   |    in_buf_6_3_V_U                   |mmult_hw_in_buf_0ekP_226          |    24|
|458   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1044     |    24|
|459   |    in_buf_6_4_V_U                   |mmult_hw_in_buf_0ekP_227          |    16|
|460   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1043     |    16|
|461   |    in_buf_6_5_V_U                   |mmult_hw_in_buf_0ekP_228          |    24|
|462   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1042     |    24|
|463   |    in_buf_6_6_V_U                   |mmult_hw_in_buf_0ekP_229          |    16|
|464   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1041     |    16|
|465   |    in_buf_6_7_V_U                   |mmult_hw_in_buf_0ekP_230          |    25|
|466   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1040     |    25|
|467   |    in_buf_7_0_V_U                   |mmult_hw_in_buf_0ekP_231          |    16|
|468   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1039     |    16|
|469   |    in_buf_7_1_V_U                   |mmult_hw_in_buf_0ekP_232          |    24|
|470   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1038     |    24|
|471   |    in_buf_7_2_V_U                   |mmult_hw_in_buf_0ekP_233          |    16|
|472   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1037     |    16|
|473   |    in_buf_7_3_V_U                   |mmult_hw_in_buf_0ekP_234          |    24|
|474   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1036     |    24|
|475   |    in_buf_7_4_V_U                   |mmult_hw_in_buf_0ekP_235          |    16|
|476   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1035     |    16|
|477   |    in_buf_7_5_V_U                   |mmult_hw_in_buf_0ekP_236          |    24|
|478   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1034     |    24|
|479   |    in_buf_7_6_V_U                   |mmult_hw_in_buf_0ekP_237          |    16|
|480   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1033     |    16|
|481   |    in_buf_7_7_V_U                   |mmult_hw_in_buf_0ekP_238          |    25|
|482   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1032     |    25|
|483   |    in_buf_8_0_V_U                   |mmult_hw_in_buf_0ekP_239          |    16|
|484   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1031     |    16|
|485   |    in_buf_8_1_V_U                   |mmult_hw_in_buf_0ekP_240          |    30|
|486   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1030     |    30|
|487   |    in_buf_8_2_V_U                   |mmult_hw_in_buf_0ekP_241          |    16|
|488   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1029     |    16|
|489   |    in_buf_8_3_V_U                   |mmult_hw_in_buf_0ekP_242          |    24|
|490   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1028     |    24|
|491   |    in_buf_8_4_V_U                   |mmult_hw_in_buf_0ekP_243          |    16|
|492   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1027     |    16|
|493   |    in_buf_8_5_V_U                   |mmult_hw_in_buf_0ekP_244          |    24|
|494   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1026     |    24|
|495   |    in_buf_8_6_V_U                   |mmult_hw_in_buf_0ekP_245          |    22|
|496   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1025     |    22|
|497   |    in_buf_8_7_V_U                   |mmult_hw_in_buf_0ekP_246          |    25|
|498   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1024     |    25|
|499   |    in_buf_9_0_V_U                   |mmult_hw_in_buf_0ekP_247          |    16|
|500   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1023     |    16|
|501   |    in_buf_9_1_V_U                   |mmult_hw_in_buf_0ekP_248          |    24|
|502   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1022     |    24|
|503   |    in_buf_9_2_V_U                   |mmult_hw_in_buf_0ekP_249          |    16|
|504   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1021     |    16|
|505   |    in_buf_9_3_V_U                   |mmult_hw_in_buf_0ekP_250          |    24|
|506   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1020     |    24|
|507   |    in_buf_9_4_V_U                   |mmult_hw_in_buf_0ekP_251          |    16|
|508   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1019     |    16|
|509   |    in_buf_9_5_V_U                   |mmult_hw_in_buf_0ekP_252          |    24|
|510   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1018     |    24|
|511   |    in_buf_9_6_V_U                   |mmult_hw_in_buf_0ekP_253          |    16|
|512   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram_1017     |    16|
|513   |    in_buf_9_7_V_U                   |mmult_hw_in_buf_0ekP_254          |    25|
|514   |      mmult_hw_in_buf_0ekP_ram_U     |mmult_hw_in_buf_0ekP_ram          |    25|
|515   |    mmult_hw_CONTROL_BUS_s_axi_U     |mmult_hw_CONTROL_BUS_s_axi        |    64|
|516   |    mmult_hw_mac_mulaivb_U256        |mmult_hw_mac_mulaivb              |    27|
|517   |      mmult_hw_mac_mulaivb_DSP48_2_U |mmult_hw_mac_mulaivb_DSP48_2      |    27|
|518   |    mmult_hw_mul_8ns_isb_U1          |mmult_hw_mul_8ns_isb              |     1|
|519   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1016 |     1|
|520   |    mmult_hw_mul_8ns_isb_U10         |mmult_hw_mul_8ns_isb_255          |     1|
|521   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1015 |     1|
|522   |    mmult_hw_mul_8ns_isb_U100        |mmult_hw_mul_8ns_isb_256          |     1|
|523   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1014 |     1|
|524   |    mmult_hw_mul_8ns_isb_U101        |mmult_hw_mul_8ns_isb_257          |     1|
|525   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1013 |     1|
|526   |    mmult_hw_mul_8ns_isb_U102        |mmult_hw_mul_8ns_isb_258          |     1|
|527   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1012 |     1|
|528   |    mmult_hw_mul_8ns_isb_U103        |mmult_hw_mul_8ns_isb_259          |     1|
|529   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1011 |     1|
|530   |    mmult_hw_mul_8ns_isb_U104        |mmult_hw_mul_8ns_isb_260          |     1|
|531   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1010 |     1|
|532   |    mmult_hw_mul_8ns_isb_U105        |mmult_hw_mul_8ns_isb_261          |     1|
|533   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1009 |     1|
|534   |    mmult_hw_mul_8ns_isb_U106        |mmult_hw_mul_8ns_isb_262          |     1|
|535   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1008 |     1|
|536   |    mmult_hw_mul_8ns_isb_U107        |mmult_hw_mul_8ns_isb_263          |     1|
|537   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1007 |     1|
|538   |    mmult_hw_mul_8ns_isb_U108        |mmult_hw_mul_8ns_isb_264          |     1|
|539   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1006 |     1|
|540   |    mmult_hw_mul_8ns_isb_U109        |mmult_hw_mul_8ns_isb_265          |     1|
|541   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1005 |     1|
|542   |    mmult_hw_mul_8ns_isb_U11         |mmult_hw_mul_8ns_isb_266          |     1|
|543   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1004 |     1|
|544   |    mmult_hw_mul_8ns_isb_U110        |mmult_hw_mul_8ns_isb_267          |     1|
|545   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1003 |     1|
|546   |    mmult_hw_mul_8ns_isb_U111        |mmult_hw_mul_8ns_isb_268          |     1|
|547   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1002 |     1|
|548   |    mmult_hw_mul_8ns_isb_U112        |mmult_hw_mul_8ns_isb_269          |     1|
|549   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1001 |     1|
|550   |    mmult_hw_mul_8ns_isb_U113        |mmult_hw_mul_8ns_isb_270          |     1|
|551   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_1000 |     1|
|552   |    mmult_hw_mul_8ns_isb_U114        |mmult_hw_mul_8ns_isb_271          |     1|
|553   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_999  |     1|
|554   |    mmult_hw_mul_8ns_isb_U115        |mmult_hw_mul_8ns_isb_272          |     1|
|555   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_998  |     1|
|556   |    mmult_hw_mul_8ns_isb_U116        |mmult_hw_mul_8ns_isb_273          |     1|
|557   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_997  |     1|
|558   |    mmult_hw_mul_8ns_isb_U117        |mmult_hw_mul_8ns_isb_274          |     1|
|559   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_996  |     1|
|560   |    mmult_hw_mul_8ns_isb_U118        |mmult_hw_mul_8ns_isb_275          |     1|
|561   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_995  |     1|
|562   |    mmult_hw_mul_8ns_isb_U119        |mmult_hw_mul_8ns_isb_276          |     1|
|563   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_994  |     1|
|564   |    mmult_hw_mul_8ns_isb_U12         |mmult_hw_mul_8ns_isb_277          |     1|
|565   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_993  |     1|
|566   |    mmult_hw_mul_8ns_isb_U120        |mmult_hw_mul_8ns_isb_278          |     1|
|567   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_992  |     1|
|568   |    mmult_hw_mul_8ns_isb_U121        |mmult_hw_mul_8ns_isb_279          |     1|
|569   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_991  |     1|
|570   |    mmult_hw_mul_8ns_isb_U122        |mmult_hw_mul_8ns_isb_280          |     1|
|571   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_990  |     1|
|572   |    mmult_hw_mul_8ns_isb_U123        |mmult_hw_mul_8ns_isb_281          |     1|
|573   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_989  |     1|
|574   |    mmult_hw_mul_8ns_isb_U124        |mmult_hw_mul_8ns_isb_282          |     1|
|575   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_988  |     1|
|576   |    mmult_hw_mul_8ns_isb_U125        |mmult_hw_mul_8ns_isb_283          |     1|
|577   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_987  |     1|
|578   |    mmult_hw_mul_8ns_isb_U126        |mmult_hw_mul_8ns_isb_284          |     1|
|579   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_986  |     1|
|580   |    mmult_hw_mul_8ns_isb_U127        |mmult_hw_mul_8ns_isb_285          |     1|
|581   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_985  |     1|
|582   |    mmult_hw_mul_8ns_isb_U13         |mmult_hw_mul_8ns_isb_286          |     1|
|583   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_984  |     1|
|584   |    mmult_hw_mul_8ns_isb_U14         |mmult_hw_mul_8ns_isb_287          |     1|
|585   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_983  |     1|
|586   |    mmult_hw_mul_8ns_isb_U15         |mmult_hw_mul_8ns_isb_288          |     1|
|587   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_982  |     1|
|588   |    mmult_hw_mul_8ns_isb_U16         |mmult_hw_mul_8ns_isb_289          |     1|
|589   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_981  |     1|
|590   |    mmult_hw_mul_8ns_isb_U17         |mmult_hw_mul_8ns_isb_290          |     1|
|591   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_980  |     1|
|592   |    mmult_hw_mul_8ns_isb_U18         |mmult_hw_mul_8ns_isb_291          |     1|
|593   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_979  |     1|
|594   |    mmult_hw_mul_8ns_isb_U19         |mmult_hw_mul_8ns_isb_292          |     1|
|595   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_978  |     1|
|596   |    mmult_hw_mul_8ns_isb_U2          |mmult_hw_mul_8ns_isb_293          |     1|
|597   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_977  |     1|
|598   |    mmult_hw_mul_8ns_isb_U20         |mmult_hw_mul_8ns_isb_294          |     1|
|599   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_976  |     1|
|600   |    mmult_hw_mul_8ns_isb_U21         |mmult_hw_mul_8ns_isb_295          |     1|
|601   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_975  |     1|
|602   |    mmult_hw_mul_8ns_isb_U22         |mmult_hw_mul_8ns_isb_296          |     1|
|603   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_974  |     1|
|604   |    mmult_hw_mul_8ns_isb_U23         |mmult_hw_mul_8ns_isb_297          |     1|
|605   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_973  |     1|
|606   |    mmult_hw_mul_8ns_isb_U24         |mmult_hw_mul_8ns_isb_298          |     1|
|607   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_972  |     1|
|608   |    mmult_hw_mul_8ns_isb_U25         |mmult_hw_mul_8ns_isb_299          |     1|
|609   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_971  |     1|
|610   |    mmult_hw_mul_8ns_isb_U26         |mmult_hw_mul_8ns_isb_300          |     1|
|611   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_970  |     1|
|612   |    mmult_hw_mul_8ns_isb_U27         |mmult_hw_mul_8ns_isb_301          |     1|
|613   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_969  |     1|
|614   |    mmult_hw_mul_8ns_isb_U28         |mmult_hw_mul_8ns_isb_302          |     1|
|615   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_968  |     1|
|616   |    mmult_hw_mul_8ns_isb_U29         |mmult_hw_mul_8ns_isb_303          |     1|
|617   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_967  |     1|
|618   |    mmult_hw_mul_8ns_isb_U3          |mmult_hw_mul_8ns_isb_304          |     1|
|619   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_966  |     1|
|620   |    mmult_hw_mul_8ns_isb_U30         |mmult_hw_mul_8ns_isb_305          |     1|
|621   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_965  |     1|
|622   |    mmult_hw_mul_8ns_isb_U31         |mmult_hw_mul_8ns_isb_306          |     1|
|623   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_964  |     1|
|624   |    mmult_hw_mul_8ns_isb_U32         |mmult_hw_mul_8ns_isb_307          |     1|
|625   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_963  |     1|
|626   |    mmult_hw_mul_8ns_isb_U33         |mmult_hw_mul_8ns_isb_308          |     1|
|627   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_962  |     1|
|628   |    mmult_hw_mul_8ns_isb_U34         |mmult_hw_mul_8ns_isb_309          |     1|
|629   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_961  |     1|
|630   |    mmult_hw_mul_8ns_isb_U35         |mmult_hw_mul_8ns_isb_310          |     1|
|631   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_960  |     1|
|632   |    mmult_hw_mul_8ns_isb_U36         |mmult_hw_mul_8ns_isb_311          |     1|
|633   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_959  |     1|
|634   |    mmult_hw_mul_8ns_isb_U37         |mmult_hw_mul_8ns_isb_312          |     1|
|635   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_958  |     1|
|636   |    mmult_hw_mul_8ns_isb_U38         |mmult_hw_mul_8ns_isb_313          |     1|
|637   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_957  |     1|
|638   |    mmult_hw_mul_8ns_isb_U39         |mmult_hw_mul_8ns_isb_314          |     1|
|639   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_956  |     1|
|640   |    mmult_hw_mul_8ns_isb_U4          |mmult_hw_mul_8ns_isb_315          |     1|
|641   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_955  |     1|
|642   |    mmult_hw_mul_8ns_isb_U40         |mmult_hw_mul_8ns_isb_316          |     1|
|643   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_954  |     1|
|644   |    mmult_hw_mul_8ns_isb_U41         |mmult_hw_mul_8ns_isb_317          |     1|
|645   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_953  |     1|
|646   |    mmult_hw_mul_8ns_isb_U42         |mmult_hw_mul_8ns_isb_318          |     1|
|647   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_952  |     1|
|648   |    mmult_hw_mul_8ns_isb_U43         |mmult_hw_mul_8ns_isb_319          |     1|
|649   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_951  |     1|
|650   |    mmult_hw_mul_8ns_isb_U44         |mmult_hw_mul_8ns_isb_320          |     1|
|651   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_950  |     1|
|652   |    mmult_hw_mul_8ns_isb_U45         |mmult_hw_mul_8ns_isb_321          |     1|
|653   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_949  |     1|
|654   |    mmult_hw_mul_8ns_isb_U46         |mmult_hw_mul_8ns_isb_322          |     1|
|655   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_948  |     1|
|656   |    mmult_hw_mul_8ns_isb_U47         |mmult_hw_mul_8ns_isb_323          |     1|
|657   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_947  |     1|
|658   |    mmult_hw_mul_8ns_isb_U48         |mmult_hw_mul_8ns_isb_324          |     1|
|659   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_946  |     1|
|660   |    mmult_hw_mul_8ns_isb_U49         |mmult_hw_mul_8ns_isb_325          |     1|
|661   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_945  |     1|
|662   |    mmult_hw_mul_8ns_isb_U5          |mmult_hw_mul_8ns_isb_326          |     1|
|663   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_944  |     1|
|664   |    mmult_hw_mul_8ns_isb_U50         |mmult_hw_mul_8ns_isb_327          |     1|
|665   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_943  |     1|
|666   |    mmult_hw_mul_8ns_isb_U51         |mmult_hw_mul_8ns_isb_328          |     1|
|667   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_942  |     1|
|668   |    mmult_hw_mul_8ns_isb_U52         |mmult_hw_mul_8ns_isb_329          |     1|
|669   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_941  |     1|
|670   |    mmult_hw_mul_8ns_isb_U53         |mmult_hw_mul_8ns_isb_330          |     1|
|671   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_940  |     1|
|672   |    mmult_hw_mul_8ns_isb_U54         |mmult_hw_mul_8ns_isb_331          |     1|
|673   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_939  |     1|
|674   |    mmult_hw_mul_8ns_isb_U55         |mmult_hw_mul_8ns_isb_332          |     1|
|675   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_938  |     1|
|676   |    mmult_hw_mul_8ns_isb_U56         |mmult_hw_mul_8ns_isb_333          |     1|
|677   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_937  |     1|
|678   |    mmult_hw_mul_8ns_isb_U57         |mmult_hw_mul_8ns_isb_334          |     1|
|679   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_936  |     1|
|680   |    mmult_hw_mul_8ns_isb_U58         |mmult_hw_mul_8ns_isb_335          |     1|
|681   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_935  |     1|
|682   |    mmult_hw_mul_8ns_isb_U59         |mmult_hw_mul_8ns_isb_336          |     1|
|683   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_934  |     1|
|684   |    mmult_hw_mul_8ns_isb_U6          |mmult_hw_mul_8ns_isb_337          |     1|
|685   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_933  |     1|
|686   |    mmult_hw_mul_8ns_isb_U60         |mmult_hw_mul_8ns_isb_338          |     1|
|687   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_932  |     1|
|688   |    mmult_hw_mul_8ns_isb_U61         |mmult_hw_mul_8ns_isb_339          |     1|
|689   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_931  |     1|
|690   |    mmult_hw_mul_8ns_isb_U62         |mmult_hw_mul_8ns_isb_340          |     1|
|691   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_930  |     1|
|692   |    mmult_hw_mul_8ns_isb_U63         |mmult_hw_mul_8ns_isb_341          |     1|
|693   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_929  |     1|
|694   |    mmult_hw_mul_8ns_isb_U64         |mmult_hw_mul_8ns_isb_342          |     1|
|695   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_928  |     1|
|696   |    mmult_hw_mul_8ns_isb_U65         |mmult_hw_mul_8ns_isb_343          |     1|
|697   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_927  |     1|
|698   |    mmult_hw_mul_8ns_isb_U66         |mmult_hw_mul_8ns_isb_344          |     1|
|699   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_926  |     1|
|700   |    mmult_hw_mul_8ns_isb_U67         |mmult_hw_mul_8ns_isb_345          |   120|
|701   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_925  |   120|
|702   |    mmult_hw_mul_8ns_isb_U68         |mmult_hw_mul_8ns_isb_346          |   120|
|703   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_924  |   120|
|704   |    mmult_hw_mul_8ns_isb_U69         |mmult_hw_mul_8ns_isb_347          |   120|
|705   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_923  |   120|
|706   |    mmult_hw_mul_8ns_isb_U7          |mmult_hw_mul_8ns_isb_348          |   120|
|707   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_922  |   120|
|708   |    mmult_hw_mul_8ns_isb_U70         |mmult_hw_mul_8ns_isb_349          |   120|
|709   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_921  |   120|
|710   |    mmult_hw_mul_8ns_isb_U71         |mmult_hw_mul_8ns_isb_350          |   120|
|711   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_920  |   120|
|712   |    mmult_hw_mul_8ns_isb_U72         |mmult_hw_mul_8ns_isb_351          |   120|
|713   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_919  |   120|
|714   |    mmult_hw_mul_8ns_isb_U73         |mmult_hw_mul_8ns_isb_352          |   120|
|715   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_918  |   120|
|716   |    mmult_hw_mul_8ns_isb_U74         |mmult_hw_mul_8ns_isb_353          |   120|
|717   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_917  |   120|
|718   |    mmult_hw_mul_8ns_isb_U75         |mmult_hw_mul_8ns_isb_354          |   120|
|719   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_916  |   120|
|720   |    mmult_hw_mul_8ns_isb_U76         |mmult_hw_mul_8ns_isb_355          |   120|
|721   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_915  |   120|
|722   |    mmult_hw_mul_8ns_isb_U77         |mmult_hw_mul_8ns_isb_356          |   120|
|723   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_914  |   120|
|724   |    mmult_hw_mul_8ns_isb_U78         |mmult_hw_mul_8ns_isb_357          |   120|
|725   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_913  |   120|
|726   |    mmult_hw_mul_8ns_isb_U79         |mmult_hw_mul_8ns_isb_358          |   120|
|727   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_912  |   120|
|728   |    mmult_hw_mul_8ns_isb_U8          |mmult_hw_mul_8ns_isb_359          |   120|
|729   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_911  |   120|
|730   |    mmult_hw_mul_8ns_isb_U80         |mmult_hw_mul_8ns_isb_360          |   120|
|731   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_910  |   120|
|732   |    mmult_hw_mul_8ns_isb_U81         |mmult_hw_mul_8ns_isb_361          |   120|
|733   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_909  |   120|
|734   |    mmult_hw_mul_8ns_isb_U82         |mmult_hw_mul_8ns_isb_362          |   120|
|735   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_908  |   120|
|736   |    mmult_hw_mul_8ns_isb_U83         |mmult_hw_mul_8ns_isb_363          |   120|
|737   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_907  |   120|
|738   |    mmult_hw_mul_8ns_isb_U84         |mmult_hw_mul_8ns_isb_364          |   120|
|739   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_906  |   120|
|740   |    mmult_hw_mul_8ns_isb_U85         |mmult_hw_mul_8ns_isb_365          |   120|
|741   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_905  |   120|
|742   |    mmult_hw_mul_8ns_isb_U86         |mmult_hw_mul_8ns_isb_366          |   120|
|743   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_904  |   120|
|744   |    mmult_hw_mul_8ns_isb_U87         |mmult_hw_mul_8ns_isb_367          |   120|
|745   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_903  |   120|
|746   |    mmult_hw_mul_8ns_isb_U88         |mmult_hw_mul_8ns_isb_368          |   120|
|747   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_902  |   120|
|748   |    mmult_hw_mul_8ns_isb_U89         |mmult_hw_mul_8ns_isb_369          |   120|
|749   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_901  |   120|
|750   |    mmult_hw_mul_8ns_isb_U9          |mmult_hw_mul_8ns_isb_370          |   120|
|751   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_900  |   120|
|752   |    mmult_hw_mul_8ns_isb_U90         |mmult_hw_mul_8ns_isb_371          |   120|
|753   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_899  |   120|
|754   |    mmult_hw_mul_8ns_isb_U91         |mmult_hw_mul_8ns_isb_372          |   120|
|755   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_898  |   120|
|756   |    mmult_hw_mul_8ns_isb_U92         |mmult_hw_mul_8ns_isb_373          |   120|
|757   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_897  |   120|
|758   |    mmult_hw_mul_8ns_isb_U93         |mmult_hw_mul_8ns_isb_374          |   120|
|759   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_896  |   120|
|760   |    mmult_hw_mul_8ns_isb_U94         |mmult_hw_mul_8ns_isb_375          |   120|
|761   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_895  |   120|
|762   |    mmult_hw_mul_8ns_isb_U95         |mmult_hw_mul_8ns_isb_376          |   120|
|763   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_894  |   120|
|764   |    mmult_hw_mul_8ns_isb_U96         |mmult_hw_mul_8ns_isb_377          |   120|
|765   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_893  |   120|
|766   |    mmult_hw_mul_8ns_isb_U97         |mmult_hw_mul_8ns_isb_378          |   120|
|767   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_892  |   120|
|768   |    mmult_hw_mul_8ns_isb_U98         |mmult_hw_mul_8ns_isb_379          |   120|
|769   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0_891  |   120|
|770   |    mmult_hw_mul_8ns_isb_U99         |mmult_hw_mul_8ns_isb_380          |   120|
|771   |      mmult_hw_mul_8ns_isb_Mul3S_0_U |mmult_hw_mul_8ns_isb_Mul3S_0      |   120|
|772   |    offset_buf_V_U                   |mmult_hw_offset_bbkb              |     8|
|773   |      mmult_hw_offset_bbkb_ram_U     |mmult_hw_offset_bbkb_ram          |     8|
|774   |    out_buf_V_U                      |mmult_hw_out_buf_V                |   136|
|775   |      mmult_hw_out_buf_V_ram_U       |mmult_hw_out_buf_V_ram            |   136|
|776   |    weight_buf_0_0_V_U               |mmult_hw_weight_bcud              |    16|
|777   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_890      |    16|
|778   |    weight_buf_0_1_V_U               |mmult_hw_weight_bcud_381          |    30|
|779   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_889      |    30|
|780   |    weight_buf_0_2_V_U               |mmult_hw_weight_bcud_382          |    16|
|781   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_888      |    16|
|782   |    weight_buf_0_3_V_U               |mmult_hw_weight_bcud_383          |    24|
|783   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_887      |    24|
|784   |    weight_buf_0_4_V_U               |mmult_hw_weight_bcud_384          |    16|
|785   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_886      |    16|
|786   |    weight_buf_0_5_V_U               |mmult_hw_weight_bcud_385          |    24|
|787   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_885      |    24|
|788   |    weight_buf_0_6_V_U               |mmult_hw_weight_bcud_386          |    21|
|789   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_884      |    21|
|790   |    weight_buf_0_7_V_U               |mmult_hw_weight_bcud_387          |    25|
|791   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_883      |    25|
|792   |    weight_buf_10_0_V_U              |mmult_hw_weight_bcud_388          |    16|
|793   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_882      |    16|
|794   |    weight_buf_10_1_V_U              |mmult_hw_weight_bcud_389          |    25|
|795   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_881      |    25|
|796   |    weight_buf_10_2_V_U              |mmult_hw_weight_bcud_390          |    16|
|797   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_880      |    16|
|798   |    weight_buf_10_3_V_U              |mmult_hw_weight_bcud_391          |    24|
|799   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_879      |    24|
|800   |    weight_buf_10_4_V_U              |mmult_hw_weight_bcud_392          |    16|
|801   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_878      |    16|
|802   |    weight_buf_10_5_V_U              |mmult_hw_weight_bcud_393          |    24|
|803   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_877      |    24|
|804   |    weight_buf_10_6_V_U              |mmult_hw_weight_bcud_394          |    17|
|805   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_876      |    17|
|806   |    weight_buf_10_7_V_U              |mmult_hw_weight_bcud_395          |    24|
|807   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_875      |    24|
|808   |    weight_buf_11_0_V_U              |mmult_hw_weight_bcud_396          |    16|
|809   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_874      |    16|
|810   |    weight_buf_11_1_V_U              |mmult_hw_weight_bcud_397          |    25|
|811   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_873      |    25|
|812   |    weight_buf_11_2_V_U              |mmult_hw_weight_bcud_398          |    16|
|813   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_872      |    16|
|814   |    weight_buf_11_3_V_U              |mmult_hw_weight_bcud_399          |    24|
|815   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_871      |    24|
|816   |    weight_buf_11_4_V_U              |mmult_hw_weight_bcud_400          |    16|
|817   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_870      |    16|
|818   |    weight_buf_11_5_V_U              |mmult_hw_weight_bcud_401          |    28|
|819   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_869      |    28|
|820   |    weight_buf_11_6_V_U              |mmult_hw_weight_bcud_402          |    17|
|821   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_868      |    17|
|822   |    weight_buf_11_7_V_U              |mmult_hw_weight_bcud_403          |    24|
|823   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_867      |    24|
|824   |    weight_buf_12_0_V_U              |mmult_hw_weight_bcud_404          |    16|
|825   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_866      |    16|
|826   |    weight_buf_12_1_V_U              |mmult_hw_weight_bcud_405          |    25|
|827   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_865      |    25|
|828   |    weight_buf_12_2_V_U              |mmult_hw_weight_bcud_406          |    16|
|829   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_864      |    16|
|830   |    weight_buf_12_3_V_U              |mmult_hw_weight_bcud_407          |    24|
|831   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_863      |    24|
|832   |    weight_buf_12_4_V_U              |mmult_hw_weight_bcud_408          |    16|
|833   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_862      |    16|
|834   |    weight_buf_12_5_V_U              |mmult_hw_weight_bcud_409          |    24|
|835   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_861      |    24|
|836   |    weight_buf_12_6_V_U              |mmult_hw_weight_bcud_410          |    17|
|837   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_860      |    17|
|838   |    weight_buf_12_7_V_U              |mmult_hw_weight_bcud_411          |    24|
|839   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_859      |    24|
|840   |    weight_buf_13_0_V_U              |mmult_hw_weight_bcud_412          |    16|
|841   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_858      |    16|
|842   |    weight_buf_13_1_V_U              |mmult_hw_weight_bcud_413          |    25|
|843   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_857      |    25|
|844   |    weight_buf_13_2_V_U              |mmult_hw_weight_bcud_414          |    16|
|845   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_856      |    16|
|846   |    weight_buf_13_3_V_U              |mmult_hw_weight_bcud_415          |    24|
|847   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_855      |    24|
|848   |    weight_buf_13_4_V_U              |mmult_hw_weight_bcud_416          |    16|
|849   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_854      |    16|
|850   |    weight_buf_13_5_V_U              |mmult_hw_weight_bcud_417          |    24|
|851   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_853      |    24|
|852   |    weight_buf_13_6_V_U              |mmult_hw_weight_bcud_418          |    17|
|853   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_852      |    17|
|854   |    weight_buf_13_7_V_U              |mmult_hw_weight_bcud_419          |    24|
|855   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_851      |    24|
|856   |    weight_buf_14_0_V_U              |mmult_hw_weight_bcud_420          |    16|
|857   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_850      |    16|
|858   |    weight_buf_14_1_V_U              |mmult_hw_weight_bcud_421          |    25|
|859   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_849      |    25|
|860   |    weight_buf_14_2_V_U              |mmult_hw_weight_bcud_422          |    16|
|861   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_848      |    16|
|862   |    weight_buf_14_3_V_U              |mmult_hw_weight_bcud_423          |    24|
|863   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_847      |    24|
|864   |    weight_buf_14_4_V_U              |mmult_hw_weight_bcud_424          |    16|
|865   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_846      |    16|
|866   |    weight_buf_14_5_V_U              |mmult_hw_weight_bcud_425          |    24|
|867   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_845      |    24|
|868   |    weight_buf_14_6_V_U              |mmult_hw_weight_bcud_426          |    17|
|869   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_844      |    17|
|870   |    weight_buf_14_7_V_U              |mmult_hw_weight_bcud_427          |    24|
|871   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_843      |    24|
|872   |    weight_buf_15_0_V_U              |mmult_hw_weight_bcud_428          |    24|
|873   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_842      |    24|
|874   |    weight_buf_15_1_V_U              |mmult_hw_weight_bcud_429          |    25|
|875   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_841      |    25|
|876   |    weight_buf_15_2_V_U              |mmult_hw_weight_bcud_430          |    24|
|877   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_840      |    24|
|878   |    weight_buf_15_3_V_U              |mmult_hw_weight_bcud_431          |    24|
|879   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_839      |    24|
|880   |    weight_buf_15_4_V_U              |mmult_hw_weight_bcud_432          |    24|
|881   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_838      |    24|
|882   |    weight_buf_15_5_V_U              |mmult_hw_weight_bcud_433          |    28|
|883   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_837      |    28|
|884   |    weight_buf_15_6_V_U              |mmult_hw_weight_bcud_434          |    21|
|885   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_836      |    21|
|886   |    weight_buf_15_7_V_U              |mmult_hw_weight_bcud_435          |    24|
|887   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_835      |    24|
|888   |    weight_buf_16_0_V_U              |mmult_hw_weight_bcud_436          |    16|
|889   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_834      |    16|
|890   |    weight_buf_16_1_V_U              |mmult_hw_weight_bcud_437          |    25|
|891   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_833      |    25|
|892   |    weight_buf_16_2_V_U              |mmult_hw_weight_bcud_438          |    16|
|893   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_832      |    16|
|894   |    weight_buf_16_3_V_U              |mmult_hw_weight_bcud_439          |    24|
|895   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_831      |    24|
|896   |    weight_buf_16_4_V_U              |mmult_hw_weight_bcud_440          |    16|
|897   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_830      |    16|
|898   |    weight_buf_16_5_V_U              |mmult_hw_weight_bcud_441          |    24|
|899   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_829      |    24|
|900   |    weight_buf_16_6_V_U              |mmult_hw_weight_bcud_442          |    21|
|901   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_828      |    21|
|902   |    weight_buf_16_7_V_U              |mmult_hw_weight_bcud_443          |    24|
|903   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_827      |    24|
|904   |    weight_buf_17_0_V_U              |mmult_hw_weight_bcud_444          |    16|
|905   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_826      |    16|
|906   |    weight_buf_17_1_V_U              |mmult_hw_weight_bcud_445          |    25|
|907   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_825      |    25|
|908   |    weight_buf_17_2_V_U              |mmult_hw_weight_bcud_446          |    16|
|909   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_824      |    16|
|910   |    weight_buf_17_3_V_U              |mmult_hw_weight_bcud_447          |    24|
|911   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_823      |    24|
|912   |    weight_buf_17_4_V_U              |mmult_hw_weight_bcud_448          |    16|
|913   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_822      |    16|
|914   |    weight_buf_17_5_V_U              |mmult_hw_weight_bcud_449          |    24|
|915   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_821      |    24|
|916   |    weight_buf_17_6_V_U              |mmult_hw_weight_bcud_450          |    17|
|917   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_820      |    17|
|918   |    weight_buf_17_7_V_U              |mmult_hw_weight_bcud_451          |    24|
|919   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_819      |    24|
|920   |    weight_buf_18_0_V_U              |mmult_hw_weight_bcud_452          |    17|
|921   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_818      |    17|
|922   |    weight_buf_18_1_V_U              |mmult_hw_weight_bcud_453          |    26|
|923   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_817      |    26|
|924   |    weight_buf_18_2_V_U              |mmult_hw_weight_bcud_454          |    16|
|925   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_816      |    16|
|926   |    weight_buf_18_3_V_U              |mmult_hw_weight_bcud_455          |    24|
|927   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_815      |    24|
|928   |    weight_buf_18_4_V_U              |mmult_hw_weight_bcud_456          |    16|
|929   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_814      |    16|
|930   |    weight_buf_18_5_V_U              |mmult_hw_weight_bcud_457          |    24|
|931   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_813      |    24|
|932   |    weight_buf_18_6_V_U              |mmult_hw_weight_bcud_458          |    20|
|933   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_812      |    20|
|934   |    weight_buf_18_7_V_U              |mmult_hw_weight_bcud_459          |    24|
|935   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_811      |    24|
|936   |    weight_buf_19_0_V_U              |mmult_hw_weight_bcud_460          |    16|
|937   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_810      |    16|
|938   |    weight_buf_19_1_V_U              |mmult_hw_weight_bcud_461          |    25|
|939   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_809      |    25|
|940   |    weight_buf_19_2_V_U              |mmult_hw_weight_bcud_462          |    16|
|941   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_808      |    16|
|942   |    weight_buf_19_3_V_U              |mmult_hw_weight_bcud_463          |    24|
|943   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_807      |    24|
|944   |    weight_buf_19_4_V_U              |mmult_hw_weight_bcud_464          |    16|
|945   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_806      |    16|
|946   |    weight_buf_19_5_V_U              |mmult_hw_weight_bcud_465          |    24|
|947   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_805      |    24|
|948   |    weight_buf_19_6_V_U              |mmult_hw_weight_bcud_466          |    17|
|949   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_804      |    17|
|950   |    weight_buf_19_7_V_U              |mmult_hw_weight_bcud_467          |    24|
|951   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_803      |    24|
|952   |    weight_buf_1_0_V_U               |mmult_hw_weight_bcud_468          |    17|
|953   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_802      |    17|
|954   |    weight_buf_1_1_V_U               |mmult_hw_weight_bcud_469          |    34|
|955   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_801      |    34|
|956   |    weight_buf_1_2_V_U               |mmult_hw_weight_bcud_470          |    16|
|957   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_800      |    16|
|958   |    weight_buf_1_3_V_U               |mmult_hw_weight_bcud_471          |    32|
|959   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_799      |    32|
|960   |    weight_buf_1_4_V_U               |mmult_hw_weight_bcud_472          |    16|
|961   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_798      |    16|
|962   |    weight_buf_1_5_V_U               |mmult_hw_weight_bcud_473          |    36|
|963   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_797      |    36|
|964   |    weight_buf_1_6_V_U               |mmult_hw_weight_bcud_474          |    16|
|965   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_796      |    16|
|966   |    weight_buf_1_7_V_U               |mmult_hw_weight_bcud_475          |    32|
|967   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_795      |    32|
|968   |    weight_buf_20_0_V_U              |mmult_hw_weight_bcud_476          |    16|
|969   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_794      |    16|
|970   |    weight_buf_20_1_V_U              |mmult_hw_weight_bcud_477          |    25|
|971   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_793      |    25|
|972   |    weight_buf_20_2_V_U              |mmult_hw_weight_bcud_478          |    16|
|973   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_792      |    16|
|974   |    weight_buf_20_3_V_U              |mmult_hw_weight_bcud_479          |    24|
|975   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_791      |    24|
|976   |    weight_buf_20_4_V_U              |mmult_hw_weight_bcud_480          |    16|
|977   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_790      |    16|
|978   |    weight_buf_20_5_V_U              |mmult_hw_weight_bcud_481          |    24|
|979   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_789      |    24|
|980   |    weight_buf_20_6_V_U              |mmult_hw_weight_bcud_482          |    17|
|981   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_788      |    17|
|982   |    weight_buf_20_7_V_U              |mmult_hw_weight_bcud_483          |    24|
|983   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_787      |    24|
|984   |    weight_buf_21_0_V_U              |mmult_hw_weight_bcud_484          |    16|
|985   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_786      |    16|
|986   |    weight_buf_21_1_V_U              |mmult_hw_weight_bcud_485          |    25|
|987   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_785      |    25|
|988   |    weight_buf_21_2_V_U              |mmult_hw_weight_bcud_486          |    16|
|989   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_784      |    16|
|990   |    weight_buf_21_3_V_U              |mmult_hw_weight_bcud_487          |    24|
|991   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_783      |    24|
|992   |    weight_buf_21_4_V_U              |mmult_hw_weight_bcud_488          |    16|
|993   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_782      |    16|
|994   |    weight_buf_21_5_V_U              |mmult_hw_weight_bcud_489          |    24|
|995   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_781      |    24|
|996   |    weight_buf_21_6_V_U              |mmult_hw_weight_bcud_490          |    17|
|997   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_780      |    17|
|998   |    weight_buf_21_7_V_U              |mmult_hw_weight_bcud_491          |    24|
|999   |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_779      |    24|
|1000  |    weight_buf_22_0_V_U              |mmult_hw_weight_bcud_492          |    16|
|1001  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_778      |    16|
|1002  |    weight_buf_22_1_V_U              |mmult_hw_weight_bcud_493          |    25|
|1003  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_777      |    25|
|1004  |    weight_buf_22_2_V_U              |mmult_hw_weight_bcud_494          |    16|
|1005  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_776      |    16|
|1006  |    weight_buf_22_3_V_U              |mmult_hw_weight_bcud_495          |    24|
|1007  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_775      |    24|
|1008  |    weight_buf_22_4_V_U              |mmult_hw_weight_bcud_496          |    16|
|1009  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_774      |    16|
|1010  |    weight_buf_22_5_V_U              |mmult_hw_weight_bcud_497          |    24|
|1011  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_773      |    24|
|1012  |    weight_buf_22_6_V_U              |mmult_hw_weight_bcud_498          |    21|
|1013  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_772      |    21|
|1014  |    weight_buf_22_7_V_U              |mmult_hw_weight_bcud_499          |    24|
|1015  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_771      |    24|
|1016  |    weight_buf_23_0_V_U              |mmult_hw_weight_bcud_500          |    16|
|1017  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_770      |    16|
|1018  |    weight_buf_23_1_V_U              |mmult_hw_weight_bcud_501          |    25|
|1019  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_769      |    25|
|1020  |    weight_buf_23_2_V_U              |mmult_hw_weight_bcud_502          |    16|
|1021  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_768      |    16|
|1022  |    weight_buf_23_3_V_U              |mmult_hw_weight_bcud_503          |    24|
|1023  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_767      |    24|
|1024  |    weight_buf_23_4_V_U              |mmult_hw_weight_bcud_504          |    16|
|1025  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_766      |    16|
|1026  |    weight_buf_23_5_V_U              |mmult_hw_weight_bcud_505          |    24|
|1027  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_765      |    24|
|1028  |    weight_buf_23_6_V_U              |mmult_hw_weight_bcud_506          |    17|
|1029  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_764      |    17|
|1030  |    weight_buf_23_7_V_U              |mmult_hw_weight_bcud_507          |    24|
|1031  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_763      |    24|
|1032  |    weight_buf_24_0_V_U              |mmult_hw_weight_bcud_508          |    16|
|1033  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_762      |    16|
|1034  |    weight_buf_24_1_V_U              |mmult_hw_weight_bcud_509          |    24|
|1035  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_761      |    24|
|1036  |    weight_buf_24_2_V_U              |mmult_hw_weight_bcud_510          |    16|
|1037  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_760      |    16|
|1038  |    weight_buf_24_3_V_U              |mmult_hw_weight_bcud_511          |    24|
|1039  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_759      |    24|
|1040  |    weight_buf_24_4_V_U              |mmult_hw_weight_bcud_512          |    16|
|1041  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_758      |    16|
|1042  |    weight_buf_24_5_V_U              |mmult_hw_weight_bcud_513          |    24|
|1043  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_757      |    24|
|1044  |    weight_buf_24_6_V_U              |mmult_hw_weight_bcud_514          |    17|
|1045  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_756      |    17|
|1046  |    weight_buf_24_7_V_U              |mmult_hw_weight_bcud_515          |    25|
|1047  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_755      |    25|
|1048  |    weight_buf_25_0_V_U              |mmult_hw_weight_bcud_516          |    16|
|1049  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_754      |    16|
|1050  |    weight_buf_25_1_V_U              |mmult_hw_weight_bcud_517          |    24|
|1051  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_753      |    24|
|1052  |    weight_buf_25_2_V_U              |mmult_hw_weight_bcud_518          |    16|
|1053  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_752      |    16|
|1054  |    weight_buf_25_3_V_U              |mmult_hw_weight_bcud_519          |    24|
|1055  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_751      |    24|
|1056  |    weight_buf_25_4_V_U              |mmult_hw_weight_bcud_520          |    16|
|1057  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_750      |    16|
|1058  |    weight_buf_25_5_V_U              |mmult_hw_weight_bcud_521          |    24|
|1059  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_749      |    24|
|1060  |    weight_buf_25_6_V_U              |mmult_hw_weight_bcud_522          |    17|
|1061  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_748      |    17|
|1062  |    weight_buf_25_7_V_U              |mmult_hw_weight_bcud_523          |    25|
|1063  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_747      |    25|
|1064  |    weight_buf_26_0_V_U              |mmult_hw_weight_bcud_524          |    16|
|1065  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_746      |    16|
|1066  |    weight_buf_26_1_V_U              |mmult_hw_weight_bcud_525          |    24|
|1067  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_745      |    24|
|1068  |    weight_buf_26_2_V_U              |mmult_hw_weight_bcud_526          |    16|
|1069  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_744      |    16|
|1070  |    weight_buf_26_3_V_U              |mmult_hw_weight_bcud_527          |    24|
|1071  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_743      |    24|
|1072  |    weight_buf_26_4_V_U              |mmult_hw_weight_bcud_528          |    16|
|1073  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_742      |    16|
|1074  |    weight_buf_26_5_V_U              |mmult_hw_weight_bcud_529          |    24|
|1075  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_741      |    24|
|1076  |    weight_buf_26_6_V_U              |mmult_hw_weight_bcud_530          |    21|
|1077  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_740      |    21|
|1078  |    weight_buf_26_7_V_U              |mmult_hw_weight_bcud_531          |    25|
|1079  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_739      |    25|
|1080  |    weight_buf_27_0_V_U              |mmult_hw_weight_bcud_532          |    16|
|1081  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_738      |    16|
|1082  |    weight_buf_27_1_V_U              |mmult_hw_weight_bcud_533          |    24|
|1083  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_737      |    24|
|1084  |    weight_buf_27_2_V_U              |mmult_hw_weight_bcud_534          |    16|
|1085  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_736      |    16|
|1086  |    weight_buf_27_3_V_U              |mmult_hw_weight_bcud_535          |    24|
|1087  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_735      |    24|
|1088  |    weight_buf_27_4_V_U              |mmult_hw_weight_bcud_536          |    16|
|1089  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_734      |    16|
|1090  |    weight_buf_27_5_V_U              |mmult_hw_weight_bcud_537          |    24|
|1091  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_733      |    24|
|1092  |    weight_buf_27_6_V_U              |mmult_hw_weight_bcud_538          |    17|
|1093  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_732      |    17|
|1094  |    weight_buf_27_7_V_U              |mmult_hw_weight_bcud_539          |    25|
|1095  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_731      |    25|
|1096  |    weight_buf_28_0_V_U              |mmult_hw_weight_bcud_540          |    16|
|1097  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_730      |    16|
|1098  |    weight_buf_28_1_V_U              |mmult_hw_weight_bcud_541          |    25|
|1099  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_729      |    25|
|1100  |    weight_buf_28_2_V_U              |mmult_hw_weight_bcud_542          |    16|
|1101  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_728      |    16|
|1102  |    weight_buf_28_3_V_U              |mmult_hw_weight_bcud_543          |    24|
|1103  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_727      |    24|
|1104  |    weight_buf_28_4_V_U              |mmult_hw_weight_bcud_544          |    16|
|1105  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_726      |    16|
|1106  |    weight_buf_28_5_V_U              |mmult_hw_weight_bcud_545          |    24|
|1107  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_725      |    24|
|1108  |    weight_buf_28_6_V_U              |mmult_hw_weight_bcud_546          |    17|
|1109  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_724      |    17|
|1110  |    weight_buf_28_7_V_U              |mmult_hw_weight_bcud_547          |    24|
|1111  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_723      |    24|
|1112  |    weight_buf_29_0_V_U              |mmult_hw_weight_bcud_548          |    16|
|1113  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_722      |    16|
|1114  |    weight_buf_29_1_V_U              |mmult_hw_weight_bcud_549          |    25|
|1115  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_721      |    25|
|1116  |    weight_buf_29_2_V_U              |mmult_hw_weight_bcud_550          |    16|
|1117  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_720      |    16|
|1118  |    weight_buf_29_3_V_U              |mmult_hw_weight_bcud_551          |    24|
|1119  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_719      |    24|
|1120  |    weight_buf_29_4_V_U              |mmult_hw_weight_bcud_552          |    16|
|1121  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_718      |    16|
|1122  |    weight_buf_29_5_V_U              |mmult_hw_weight_bcud_553          |    24|
|1123  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_717      |    24|
|1124  |    weight_buf_29_6_V_U              |mmult_hw_weight_bcud_554          |    17|
|1125  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_716      |    17|
|1126  |    weight_buf_29_7_V_U              |mmult_hw_weight_bcud_555          |    24|
|1127  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_715      |    24|
|1128  |    weight_buf_2_0_V_U               |mmult_hw_weight_bcud_556          |    16|
|1129  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_714      |    16|
|1130  |    weight_buf_2_1_V_U               |mmult_hw_weight_bcud_557          |    24|
|1131  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_713      |    24|
|1132  |    weight_buf_2_2_V_U               |mmult_hw_weight_bcud_558          |    16|
|1133  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_712      |    16|
|1134  |    weight_buf_2_3_V_U               |mmult_hw_weight_bcud_559          |    24|
|1135  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_711      |    24|
|1136  |    weight_buf_2_4_V_U               |mmult_hw_weight_bcud_560          |    16|
|1137  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_710      |    16|
|1138  |    weight_buf_2_5_V_U               |mmult_hw_weight_bcud_561          |    24|
|1139  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_709      |    24|
|1140  |    weight_buf_2_6_V_U               |mmult_hw_weight_bcud_562          |    17|
|1141  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_708      |    17|
|1142  |    weight_buf_2_7_V_U               |mmult_hw_weight_bcud_563          |    25|
|1143  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_707      |    25|
|1144  |    weight_buf_30_0_V_U              |mmult_hw_weight_bcud_564          |    17|
|1145  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_706      |    17|
|1146  |    weight_buf_30_1_V_U              |mmult_hw_weight_bcud_565          |    26|
|1147  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_705      |    26|
|1148  |    weight_buf_30_2_V_U              |mmult_hw_weight_bcud_566          |    16|
|1149  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_704      |    16|
|1150  |    weight_buf_30_3_V_U              |mmult_hw_weight_bcud_567          |    24|
|1151  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_703      |    24|
|1152  |    weight_buf_30_4_V_U              |mmult_hw_weight_bcud_568          |    16|
|1153  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_702      |    16|
|1154  |    weight_buf_30_5_V_U              |mmult_hw_weight_bcud_569          |    24|
|1155  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_701      |    24|
|1156  |    weight_buf_30_6_V_U              |mmult_hw_weight_bcud_570          |    16|
|1157  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_700      |    16|
|1158  |    weight_buf_30_7_V_U              |mmult_hw_weight_bcud_571          |    24|
|1159  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_699      |    24|
|1160  |    weight_buf_31_0_V_U              |mmult_hw_weight_bcud_572          |    16|
|1161  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_698      |    16|
|1162  |    weight_buf_31_1_V_U              |mmult_hw_weight_bcud_573          |    24|
|1163  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_697      |    24|
|1164  |    weight_buf_31_2_V_U              |mmult_hw_weight_bcud_574          |    16|
|1165  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_696      |    16|
|1166  |    weight_buf_31_3_V_U              |mmult_hw_weight_bcud_575          |    24|
|1167  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_695      |    24|
|1168  |    weight_buf_31_4_V_U              |mmult_hw_weight_bcud_576          |    16|
|1169  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_694      |    16|
|1170  |    weight_buf_31_5_V_U              |mmult_hw_weight_bcud_577          |    20|
|1171  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_693      |    20|
|1172  |    weight_buf_31_6_V_U              |mmult_hw_weight_bcud_578          |    33|
|1173  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_692      |    33|
|1174  |    weight_buf_31_7_V_U              |mmult_hw_weight_bcud_579          |    16|
|1175  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_691      |    16|
|1176  |    weight_buf_3_0_V_U               |mmult_hw_weight_bcud_580          |    16|
|1177  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_690      |    16|
|1178  |    weight_buf_3_1_V_U               |mmult_hw_weight_bcud_581          |    24|
|1179  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_689      |    24|
|1180  |    weight_buf_3_2_V_U               |mmult_hw_weight_bcud_582          |    16|
|1181  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_688      |    16|
|1182  |    weight_buf_3_3_V_U               |mmult_hw_weight_bcud_583          |    24|
|1183  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_687      |    24|
|1184  |    weight_buf_3_4_V_U               |mmult_hw_weight_bcud_584          |    16|
|1185  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_686      |    16|
|1186  |    weight_buf_3_5_V_U               |mmult_hw_weight_bcud_585          |    28|
|1187  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_685      |    28|
|1188  |    weight_buf_3_6_V_U               |mmult_hw_weight_bcud_586          |    17|
|1189  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_684      |    17|
|1190  |    weight_buf_3_7_V_U               |mmult_hw_weight_bcud_587          |    25|
|1191  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_683      |    25|
|1192  |    weight_buf_4_0_V_U               |mmult_hw_weight_bcud_588          |    16|
|1193  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_682      |    16|
|1194  |    weight_buf_4_1_V_U               |mmult_hw_weight_bcud_589          |    26|
|1195  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_681      |    26|
|1196  |    weight_buf_4_2_V_U               |mmult_hw_weight_bcud_590          |    16|
|1197  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_680      |    16|
|1198  |    weight_buf_4_3_V_U               |mmult_hw_weight_bcud_591          |    24|
|1199  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_679      |    24|
|1200  |    weight_buf_4_4_V_U               |mmult_hw_weight_bcud_592          |    16|
|1201  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_678      |    16|
|1202  |    weight_buf_4_5_V_U               |mmult_hw_weight_bcud_593          |    24|
|1203  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_677      |    24|
|1204  |    weight_buf_4_6_V_U               |mmult_hw_weight_bcud_594          |    21|
|1205  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_676      |    21|
|1206  |    weight_buf_4_7_V_U               |mmult_hw_weight_bcud_595          |    24|
|1207  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_675      |    24|
|1208  |    weight_buf_5_0_V_U               |mmult_hw_weight_bcud_596          |    16|
|1209  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_674      |    16|
|1210  |    weight_buf_5_1_V_U               |mmult_hw_weight_bcud_597          |    26|
|1211  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_673      |    26|
|1212  |    weight_buf_5_2_V_U               |mmult_hw_weight_bcud_598          |    16|
|1213  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_672      |    16|
|1214  |    weight_buf_5_3_V_U               |mmult_hw_weight_bcud_599          |    24|
|1215  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_671      |    24|
|1216  |    weight_buf_5_4_V_U               |mmult_hw_weight_bcud_600          |    16|
|1217  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_670      |    16|
|1218  |    weight_buf_5_5_V_U               |mmult_hw_weight_bcud_601          |    24|
|1219  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_669      |    24|
|1220  |    weight_buf_5_6_V_U               |mmult_hw_weight_bcud_602          |    17|
|1221  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_668      |    17|
|1222  |    weight_buf_5_7_V_U               |mmult_hw_weight_bcud_603          |    24|
|1223  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_667      |    24|
|1224  |    weight_buf_6_0_V_U               |mmult_hw_weight_bcud_604          |    16|
|1225  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_666      |    16|
|1226  |    weight_buf_6_1_V_U               |mmult_hw_weight_bcud_605          |    26|
|1227  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_665      |    26|
|1228  |    weight_buf_6_2_V_U               |mmult_hw_weight_bcud_606          |    16|
|1229  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_664      |    16|
|1230  |    weight_buf_6_3_V_U               |mmult_hw_weight_bcud_607          |    24|
|1231  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_663      |    24|
|1232  |    weight_buf_6_4_V_U               |mmult_hw_weight_bcud_608          |    16|
|1233  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_662      |    16|
|1234  |    weight_buf_6_5_V_U               |mmult_hw_weight_bcud_609          |    24|
|1235  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_661      |    24|
|1236  |    weight_buf_6_6_V_U               |mmult_hw_weight_bcud_610          |    17|
|1237  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_660      |    17|
|1238  |    weight_buf_6_7_V_U               |mmult_hw_weight_bcud_611          |    24|
|1239  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_659      |    24|
|1240  |    weight_buf_7_0_V_U               |mmult_hw_weight_bcud_612          |    16|
|1241  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_658      |    16|
|1242  |    weight_buf_7_1_V_U               |mmult_hw_weight_bcud_613          |    26|
|1243  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_657      |    26|
|1244  |    weight_buf_7_2_V_U               |mmult_hw_weight_bcud_614          |    16|
|1245  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_656      |    16|
|1246  |    weight_buf_7_3_V_U               |mmult_hw_weight_bcud_615          |    24|
|1247  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_655      |    24|
|1248  |    weight_buf_7_4_V_U               |mmult_hw_weight_bcud_616          |    16|
|1249  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_654      |    16|
|1250  |    weight_buf_7_5_V_U               |mmult_hw_weight_bcud_617          |    28|
|1251  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_653      |    28|
|1252  |    weight_buf_7_6_V_U               |mmult_hw_weight_bcud_618          |    17|
|1253  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_652      |    17|
|1254  |    weight_buf_7_7_V_U               |mmult_hw_weight_bcud_619          |    24|
|1255  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_651      |    24|
|1256  |    weight_buf_8_0_V_U               |mmult_hw_weight_bcud_620          |    16|
|1257  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_650      |    16|
|1258  |    weight_buf_8_1_V_U               |mmult_hw_weight_bcud_621          |    25|
|1259  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_649      |    25|
|1260  |    weight_buf_8_2_V_U               |mmult_hw_weight_bcud_622          |    16|
|1261  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_648      |    16|
|1262  |    weight_buf_8_3_V_U               |mmult_hw_weight_bcud_623          |    24|
|1263  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_647      |    24|
|1264  |    weight_buf_8_4_V_U               |mmult_hw_weight_bcud_624          |    16|
|1265  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_646      |    16|
|1266  |    weight_buf_8_5_V_U               |mmult_hw_weight_bcud_625          |    24|
|1267  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_645      |    24|
|1268  |    weight_buf_8_6_V_U               |mmult_hw_weight_bcud_626          |    21|
|1269  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_644      |    21|
|1270  |    weight_buf_8_7_V_U               |mmult_hw_weight_bcud_627          |    24|
|1271  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_643      |    24|
|1272  |    weight_buf_9_0_V_U               |mmult_hw_weight_bcud_628          |    16|
|1273  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_642      |    16|
|1274  |    weight_buf_9_1_V_U               |mmult_hw_weight_bcud_629          |    25|
|1275  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_641      |    25|
|1276  |    weight_buf_9_2_V_U               |mmult_hw_weight_bcud_630          |    16|
|1277  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_640      |    16|
|1278  |    weight_buf_9_3_V_U               |mmult_hw_weight_bcud_631          |    24|
|1279  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_639      |    24|
|1280  |    weight_buf_9_4_V_U               |mmult_hw_weight_bcud_632          |    16|
|1281  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_638      |    16|
|1282  |    weight_buf_9_5_V_U               |mmult_hw_weight_bcud_633          |    24|
|1283  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_637      |    24|
|1284  |    weight_buf_9_6_V_U               |mmult_hw_weight_bcud_634          |    17|
|1285  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram_636      |    17|
|1286  |    weight_buf_9_7_V_U               |mmult_hw_weight_bcud_635          |    24|
|1287  |      mmult_hw_weight_bcud_ram_U     |mmult_hw_weight_bcud_ram          |    24|
+------+-------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1786.426 ; gain = 686.191 ; free physical = 953 ; free virtual = 5439
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2610 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1786.426 ; gain = 326.215 ; free physical = 1015 ; free virtual = 5501
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1786.434 ; gain = 686.191 ; free physical = 1015 ; free virtual = 5501
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 2048 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2048 instances

324 Infos, 263 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1786.434 ; gain = 698.785 ; free physical = 773 ; free virtual = 5259
INFO: [Common 17-1381] The checkpoint '/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/system_mmult_hw_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/system_mmult_hw_0_0.xci
INFO: [Coretcl 2-1174] Renamed 1286 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/system_mmult_hw_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1810.438 ; gain = 0.000 ; free physical = 1023 ; free virtual = 5539
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 16:03:26 2020...
