
HelloFreeRTOS-MQ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004914  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004ab4  08004ab4  00014ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b14  08004b14  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004b14  08004b14  00014b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b1c  08004b1c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b1c  08004b1c  00014b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b20  08004b20  00014b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049b0  20000010  08004b34  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200049c0  08004b34  000249c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001521b  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002add  00000000  00000000  0003525b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010d0  00000000  00000000  00037d38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f88  00000000  00000000  00038e08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000172ca  00000000  00000000  00039d90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000da31  00000000  00000000  0005105a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092954  00000000  00000000  0005ea8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f13df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004558  00000000  00000000  000f145c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004a9c 	.word	0x08004a9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08004a9c 	.word	0x08004a9c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0

  mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(MSGQUEUE_OBJ_t), NULL);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2101      	movs	r1, #1
 80004e8:	2010      	movs	r0, #16
 80004ea:	f001 fcad 	bl	8001e48 <osMessageQueueNew>
 80004ee:	4602      	mov	r2, r0
 80004f0:	4b05      	ldr	r3, [pc, #20]	; (8000508 <MX_FREERTOS_Init+0x28>)
 80004f2:	601a      	str	r2, [r3, #0]
  if (mid_MsgQueue == NULL) {
	; // Message Queue object not created, handle failure
  }
  /* Create the thread(s) */
  /* creation of blinkyTask */
  blinkyTaskHandle = osThreadNew(StartBlinkyTask, NULL, &blinkyTask_attributes);
 80004f4:	4a05      	ldr	r2, [pc, #20]	; (800050c <MX_FREERTOS_Init+0x2c>)
 80004f6:	2100      	movs	r1, #0
 80004f8:	4805      	ldr	r0, [pc, #20]	; (8000510 <MX_FREERTOS_Init+0x30>)
 80004fa:	f001 fbff 	bl	8001cfc <osThreadNew>
 80004fe:	4602      	mov	r2, r0
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <MX_FREERTOS_Init+0x34>)
 8000502:	601a      	str	r2, [r3, #0]
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20004934 	.word	0x20004934
 800050c:	08004ad8 	.word	0x08004ad8
 8000510:	08000519 	.word	0x08000519
 8000514:	20004938 	.word	0x20004938

08000518 <StartBlinkyTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlinkyTask */
void StartBlinkyTask(void *argument)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlinkyTask */
  /* Infinite loop */
  MSGQUEUE_OBJ_t msg;
  osStatus_t status;
  uint8_t count = 0;
 8000520:	2300      	movs	r3, #0
 8000522:	75fb      	strb	r3, [r7, #23]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	4809      	ldr	r0, [pc, #36]	; (8000550 <StartBlinkyTask+0x38>)
 800052a:	f000 fcb1 	bl	8000e90 <HAL_GPIO_WritePin>
  while(1)
  {
	status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, 100);
 800052e:	4b09      	ldr	r3, [pc, #36]	; (8000554 <StartBlinkyTask+0x3c>)
 8000530:	6818      	ldr	r0, [r3, #0]
 8000532:	f107 010c 	add.w	r1, r7, #12
 8000536:	2364      	movs	r3, #100	; 0x64
 8000538:	2200      	movs	r2, #0
 800053a:	f001 fd7f 	bl	800203c <osMessageQueueGet>
 800053e:	6138      	str	r0, [r7, #16]
	if(status == osOK)
 8000540:	693b      	ldr	r3, [r7, #16]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d1f3      	bne.n	800052e <StartBlinkyTask+0x16>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000546:	2120      	movs	r1, #32
 8000548:	4801      	ldr	r0, [pc, #4]	; (8000550 <StartBlinkyTask+0x38>)
 800054a:	f000 fcba 	bl	8000ec2 <HAL_GPIO_TogglePin>
	status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, 100);
 800054e:	e7ee      	b.n	800052e <StartBlinkyTask+0x16>
 8000550:	40020000 	.word	0x40020000
 8000554:	20004934 	.word	0x20004934

08000558 <HAL_GPIO_EXTI_Callback>:

  osThreadTerminate(NULL);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
	MSGQUEUE_OBJ_t msg;
	osStatus_t status;
	if(GPIO_Pin == GPIO_PIN_13)
 8000562:	88fb      	ldrh	r3, [r7, #6]
 8000564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000568:	d10a      	bne.n	8000580 <HAL_GPIO_EXTI_Callback+0x28>
	{
		//Le funzioni del kernerl per la gestione dei thread non possono
		//essere chiamate nelle interruzioni
	    msg.Idx    = 1;
 800056a:	2301      	movs	r3, #1
 800056c:	723b      	strb	r3, [r7, #8]
	    status = osMessageQueuePut(mid_MsgQueue, &msg, 0U, 0U);
 800056e:	4b06      	ldr	r3, [pc, #24]	; (8000588 <HAL_GPIO_EXTI_Callback+0x30>)
 8000570:	6818      	ldr	r0, [r3, #0]
 8000572:	f107 0108 	add.w	r1, r7, #8
 8000576:	2300      	movs	r3, #0
 8000578:	2200      	movs	r2, #0
 800057a:	f001 fceb 	bl	8001f54 <osMessageQueuePut>
 800057e:	60f8      	str	r0, [r7, #12]
	}
}
 8000580:	bf00      	nop
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20004934 	.word	0x20004934

0800058c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	f107 030c 	add.w	r3, r7, #12
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	60da      	str	r2, [r3, #12]
 80005a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
 80005a6:	4b23      	ldr	r3, [pc, #140]	; (8000634 <MX_GPIO_Init+0xa8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	4a22      	ldr	r2, [pc, #136]	; (8000634 <MX_GPIO_Init+0xa8>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	; 0x30
 80005b2:	4b20      	ldr	r3, [pc, #128]	; (8000634 <MX_GPIO_Init+0xa8>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <MX_GPIO_Init+0xa8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a1b      	ldr	r2, [pc, #108]	; (8000634 <MX_GPIO_Init+0xa8>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b19      	ldr	r3, [pc, #100]	; (8000634 <MX_GPIO_Init+0xa8>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2120      	movs	r1, #32
 80005de:	4816      	ldr	r0, [pc, #88]	; (8000638 <MX_GPIO_Init+0xac>)
 80005e0:	f000 fc56 	bl	8000e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <MX_GPIO_Init+0xb0>)
 80005ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	2300      	movs	r3, #0
 80005f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005f2:	f107 030c 	add.w	r3, r7, #12
 80005f6:	4619      	mov	r1, r3
 80005f8:	4811      	ldr	r0, [pc, #68]	; (8000640 <MX_GPIO_Init+0xb4>)
 80005fa:	f000 fac7 	bl	8000b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80005fe:	2320      	movs	r3, #32
 8000600:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000602:	2301      	movs	r3, #1
 8000604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060a:	2300      	movs	r3, #0
 800060c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060e:	f107 030c 	add.w	r3, r7, #12
 8000612:	4619      	mov	r1, r3
 8000614:	4808      	ldr	r0, [pc, #32]	; (8000638 <MX_GPIO_Init+0xac>)
 8000616:	f000 fab9 	bl	8000b8c <HAL_GPIO_Init>

  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800061a:	2028      	movs	r0, #40	; 0x28
 800061c:	f000 faa8 	bl	8000b70 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn,6,6);
 8000620:	2206      	movs	r2, #6
 8000622:	2106      	movs	r1, #6
 8000624:	2028      	movs	r0, #40	; 0x28
 8000626:	f000 fa87 	bl	8000b38 <HAL_NVIC_SetPriority>

}
 800062a:	bf00      	nop
 800062c:	3720      	adds	r7, #32
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800
 8000638:	40020000 	.word	0x40020000
 800063c:	10110000 	.word	0x10110000
 8000640:	40020800 	.word	0x40020800

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000648:	f000 f97c 	bl	8000944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064c:	f000 f80a 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000650:	f7ff ff9c 	bl	800058c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000654:	f001 fae8 	bl	8001c28 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000658:	f7ff ff42 	bl	80004e0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800065c:	f001 fb18 	bl	8001c90 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000660:	e7fe      	b.n	8000660 <main+0x1c>
	...

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	; 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 0320 	add.w	r3, r7, #32
 800066e:	2230      	movs	r2, #48	; 0x30
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f004 fa09 	bl	8004a8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	2300      	movs	r3, #0
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	4b28      	ldr	r3, [pc, #160]	; (8000730 <SystemClock_Config+0xcc>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000690:	4a27      	ldr	r2, [pc, #156]	; (8000730 <SystemClock_Config+0xcc>)
 8000692:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000696:	6413      	str	r3, [r2, #64]	; 0x40
 8000698:	4b25      	ldr	r3, [pc, #148]	; (8000730 <SystemClock_Config+0xcc>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800069c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006a4:	2300      	movs	r3, #0
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	4b22      	ldr	r3, [pc, #136]	; (8000734 <SystemClock_Config+0xd0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006b0:	4a20      	ldr	r2, [pc, #128]	; (8000734 <SystemClock_Config+0xd0>)
 80006b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b1e      	ldr	r3, [pc, #120]	; (8000734 <SystemClock_Config+0xd0>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	2310      	movs	r3, #16
 80006ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d0:	2302      	movs	r3, #2
 80006d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d4:	2300      	movs	r3, #0
 80006d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006d8:	2308      	movs	r3, #8
 80006da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80006dc:	2354      	movs	r3, #84	; 0x54
 80006de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006e4:	2304      	movs	r3, #4
 80006e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	f107 0320 	add.w	r3, r7, #32
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 fc1b 	bl	8000f28 <HAL_RCC_OscConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006f8:	f000 f830 	bl	800075c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fc:	230f      	movs	r3, #15
 80006fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000700:	2302      	movs	r3, #2
 8000702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000708:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800070c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	2102      	movs	r1, #2
 8000718:	4618      	mov	r0, r3
 800071a:	f000 fe75 	bl	8001408 <HAL_RCC_ClockConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000724:	f000 f81a 	bl	800075c <Error_Handler>
  }
}
 8000728:	bf00      	nop
 800072a:	3750      	adds	r7, #80	; 0x50
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a04      	ldr	r2, [pc, #16]	; (8000758 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d101      	bne.n	800074e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800074a:	f000 f91d 	bl	8000988 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40014400 	.word	0x40014400

0800075c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
	...

0800076c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <HAL_MspInit+0x4c>)
 8000778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077a:	4a0f      	ldr	r2, [pc, #60]	; (80007b8 <HAL_MspInit+0x4c>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000780:	6453      	str	r3, [r2, #68]	; 0x44
 8000782:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <HAL_MspInit+0x4c>)
 8000784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	603b      	str	r3, [r7, #0]
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <HAL_MspInit+0x4c>)
 8000794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000796:	4a08      	ldr	r2, [pc, #32]	; (80007b8 <HAL_MspInit+0x4c>)
 8000798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800079c:	6413      	str	r3, [r2, #64]	; 0x40
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <HAL_MspInit+0x4c>)
 80007a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007aa:	bf00      	nop
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800

080007bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08c      	sub	sp, #48	; 0x30
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80007cc:	2200      	movs	r2, #0
 80007ce:	6879      	ldr	r1, [r7, #4]
 80007d0:	2019      	movs	r0, #25
 80007d2:	f000 f9b1 	bl	8000b38 <HAL_NVIC_SetPriority>

  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80007d6:	2019      	movs	r0, #25
 80007d8:	f000 f9ca 	bl	8000b70 <HAL_NVIC_EnableIRQ>
  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 80007dc:	2300      	movs	r3, #0
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	4b1e      	ldr	r3, [pc, #120]	; (800085c <HAL_InitTick+0xa0>)
 80007e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007e4:	4a1d      	ldr	r2, [pc, #116]	; (800085c <HAL_InitTick+0xa0>)
 80007e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007ea:	6453      	str	r3, [r2, #68]	; 0x44
 80007ec:	4b1b      	ldr	r3, [pc, #108]	; (800085c <HAL_InitTick+0xa0>)
 80007ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007f4:	60fb      	str	r3, [r7, #12]
 80007f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007f8:	f107 0210 	add.w	r2, r7, #16
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4611      	mov	r1, r2
 8000802:	4618      	mov	r0, r3
 8000804:	f000 ffb8 	bl	8001778 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000808:	f000 ffa2 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 800080c:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800080e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000810:	4a13      	ldr	r2, [pc, #76]	; (8000860 <HAL_InitTick+0xa4>)
 8000812:	fba2 2303 	umull	r2, r3, r2, r3
 8000816:	0c9b      	lsrs	r3, r3, #18
 8000818:	3b01      	subs	r3, #1
 800081a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <HAL_InitTick+0xa8>)
 800081e:	4a12      	ldr	r2, [pc, #72]	; (8000868 <HAL_InitTick+0xac>)
 8000820:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000 / 1000) - 1;
 8000822:	4b10      	ldr	r3, [pc, #64]	; (8000864 <HAL_InitTick+0xa8>)
 8000824:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000828:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800082a:	4a0e      	ldr	r2, [pc, #56]	; (8000864 <HAL_InitTick+0xa8>)
 800082c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800082e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000830:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <HAL_InitTick+0xa8>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000836:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <HAL_InitTick+0xa8>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 800083c:	4809      	ldr	r0, [pc, #36]	; (8000864 <HAL_InitTick+0xa8>)
 800083e:	f000 ffcd 	bl	80017dc <HAL_TIM_Base_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d104      	bne.n	8000852 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 8000848:	4806      	ldr	r0, [pc, #24]	; (8000864 <HAL_InitTick+0xa8>)
 800084a:	f000 fffc 	bl	8001846 <HAL_TIM_Base_Start_IT>
 800084e:	4603      	mov	r3, r0
 8000850:	e000      	b.n	8000854 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000852:	2301      	movs	r3, #1
}
 8000854:	4618      	mov	r0, r3
 8000856:	3730      	adds	r7, #48	; 0x30
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	431bde83 	.word	0x431bde83
 8000864:	2000493c 	.word	0x2000493c
 8000868:	40014400 	.word	0x40014400

0800086c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr

0800087a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800087a:	b480      	push	{r7}
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800087e:	e7fe      	b.n	800087e <HardFault_Handler+0x4>

08000880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000884:	e7fe      	b.n	8000884 <MemManage_Handler+0x4>

08000886 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800088a:	e7fe      	b.n	800088a <BusFault_Handler+0x4>

0800088c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000890:	e7fe      	b.n	8000890 <UsageFault_Handler+0x4>

08000892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim10);
 80008a4:	4802      	ldr	r0, [pc, #8]	; (80008b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80008a6:	f000 fff2 	bl	800188e <HAL_TIM_IRQHandler>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	2000493c 	.word	0x2000493c

080008b4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80008b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80008bc:	f000 fb1c 	bl	8000ef8 <HAL_GPIO_EXTI_IRQHandler>
}
 80008c0:	bf00      	nop
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008c8:	4b08      	ldr	r3, [pc, #32]	; (80008ec <SystemInit+0x28>)
 80008ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008ce:	4a07      	ldr	r2, [pc, #28]	; (80008ec <SystemInit+0x28>)
 80008d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008d8:	4b04      	ldr	r3, [pc, #16]	; (80008ec <SystemInit+0x28>)
 80008da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008de:	609a      	str	r2, [r3, #8]
#endif
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80008f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000928 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80008f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80008f6:	e003      	b.n	8000900 <LoopCopyDataInit>

080008f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80008fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80008fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80008fe:	3104      	adds	r1, #4

08000900 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000900:	480b      	ldr	r0, [pc, #44]	; (8000930 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000902:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000904:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000906:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000908:	d3f6      	bcc.n	80008f8 <CopyDataInit>
  ldr  r2, =_sbss
 800090a:	4a0b      	ldr	r2, [pc, #44]	; (8000938 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800090c:	e002      	b.n	8000914 <LoopFillZerobss>

0800090e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800090e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000910:	f842 3b04 	str.w	r3, [r2], #4

08000914 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000916:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000918:	d3f9      	bcc.n	800090e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800091a:	f7ff ffd3 	bl	80008c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800091e:	f004 f885 	bl	8004a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000922:	f7ff fe8f 	bl	8000644 <main>
  bx  lr    
 8000926:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000928:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800092c:	08004b24 	.word	0x08004b24
  ldr  r0, =_sdata
 8000930:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000934:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000938:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 800093c:	200049c0 	.word	0x200049c0

08000940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000940:	e7fe      	b.n	8000940 <ADC_IRQHandler>
	...

08000944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000948:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <HAL_Init+0x40>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a0d      	ldr	r2, [pc, #52]	; (8000984 <HAL_Init+0x40>)
 800094e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000954:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <HAL_Init+0x40>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a0a      	ldr	r2, [pc, #40]	; (8000984 <HAL_Init+0x40>)
 800095a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800095e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <HAL_Init+0x40>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a07      	ldr	r2, [pc, #28]	; (8000984 <HAL_Init+0x40>)
 8000966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800096a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 f8d8 	bl	8000b22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000972:	2000      	movs	r0, #0
 8000974:	f7ff ff22 	bl	80007bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000978:	f7ff fef8 	bl	800076c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40023c00 	.word	0x40023c00

08000988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <HAL_IncTick+0x20>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	461a      	mov	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <HAL_IncTick+0x24>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4413      	add	r3, r2
 8000998:	4a04      	ldr	r2, [pc, #16]	; (80009ac <HAL_IncTick+0x24>)
 800099a:	6013      	str	r3, [r2, #0]
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000008 	.word	0x20000008
 80009ac:	2000497c 	.word	0x2000497c

080009b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  return uwTick;
 80009b4:	4b03      	ldr	r3, [pc, #12]	; (80009c4 <HAL_GetTick+0x14>)
 80009b6:	681b      	ldr	r3, [r3, #0]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	2000497c 	.word	0x2000497c

080009c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009e4:	4013      	ands	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009fa:	4a04      	ldr	r2, [pc, #16]	; (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	60d3      	str	r3, [r2, #12]
}
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a14:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <__NVIC_GetPriorityGrouping+0x18>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	0a1b      	lsrs	r3, r3, #8
 8000a1a:	f003 0307 	and.w	r3, r3, #7
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	db0b      	blt.n	8000a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	f003 021f 	and.w	r2, r3, #31
 8000a44:	4907      	ldr	r1, [pc, #28]	; (8000a64 <__NVIC_EnableIRQ+0x38>)
 8000a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4a:	095b      	lsrs	r3, r3, #5
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000e100 	.word	0xe000e100

08000a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	6039      	str	r1, [r7, #0]
 8000a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	db0a      	blt.n	8000a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	490c      	ldr	r1, [pc, #48]	; (8000ab4 <__NVIC_SetPriority+0x4c>)
 8000a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a86:	0112      	lsls	r2, r2, #4
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	440b      	add	r3, r1
 8000a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a90:	e00a      	b.n	8000aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	4908      	ldr	r1, [pc, #32]	; (8000ab8 <__NVIC_SetPriority+0x50>)
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	f003 030f 	and.w	r3, r3, #15
 8000a9e:	3b04      	subs	r3, #4
 8000aa0:	0112      	lsls	r2, r2, #4
 8000aa2:	b2d2      	uxtb	r2, r2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	761a      	strb	r2, [r3, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000e100 	.word	0xe000e100
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b089      	sub	sp, #36	; 0x24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	f1c3 0307 	rsb	r3, r3, #7
 8000ad6:	2b04      	cmp	r3, #4
 8000ad8:	bf28      	it	cs
 8000ada:	2304      	movcs	r3, #4
 8000adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3304      	adds	r3, #4
 8000ae2:	2b06      	cmp	r3, #6
 8000ae4:	d902      	bls.n	8000aec <NVIC_EncodePriority+0x30>
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3b03      	subs	r3, #3
 8000aea:	e000      	b.n	8000aee <NVIC_EncodePriority+0x32>
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43da      	mvns	r2, r3
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	401a      	ands	r2, r3
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0e:	43d9      	mvns	r1, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b14:	4313      	orrs	r3, r2
         );
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3724      	adds	r7, #36	; 0x24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b082      	sub	sp, #8
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff ff4c 	bl	80009c8 <__NVIC_SetPriorityGrouping>
}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
 8000b44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b46:	2300      	movs	r3, #0
 8000b48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b4a:	f7ff ff61 	bl	8000a10 <__NVIC_GetPriorityGrouping>
 8000b4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b50:	687a      	ldr	r2, [r7, #4]
 8000b52:	68b9      	ldr	r1, [r7, #8]
 8000b54:	6978      	ldr	r0, [r7, #20]
 8000b56:	f7ff ffb1 	bl	8000abc <NVIC_EncodePriority>
 8000b5a:	4602      	mov	r2, r0
 8000b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b60:	4611      	mov	r1, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ff80 	bl	8000a68 <__NVIC_SetPriority>
}
 8000b68:	bf00      	nop
 8000b6a:	3718      	adds	r7, #24
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff ff54 	bl	8000a2c <__NVIC_EnableIRQ>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	; 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61fb      	str	r3, [r7, #28]
 8000ba6:	e159      	b.n	8000e5c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	697a      	ldr	r2, [r7, #20]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bbc:	693a      	ldr	r2, [r7, #16]
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	f040 8148 	bne.w	8000e56 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d00b      	beq.n	8000be6 <HAL_GPIO_Init+0x5a>
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d007      	beq.n	8000be6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bda:	2b11      	cmp	r3, #17
 8000bdc:	d003      	beq.n	8000be6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	2b12      	cmp	r3, #18
 8000be4:	d130      	bne.n	8000c48 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bec:	69fb      	ldr	r3, [r7, #28]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	69ba      	ldr	r2, [r7, #24]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	69ba      	ldr	r2, [r7, #24]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	69ba      	ldr	r2, [r7, #24]
 8000c14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	69ba      	ldr	r2, [r7, #24]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	091b      	lsrs	r3, r3, #4
 8000c32:	f003 0201 	and.w	r2, r3, #1
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	69ba      	ldr	r2, [r7, #24]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	69ba      	ldr	r2, [r7, #24]
 8000c46:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	2203      	movs	r2, #3
 8000c54:	fa02 f303 	lsl.w	r3, r2, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	69ba      	ldr	r2, [r7, #24]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	689a      	ldr	r2, [r3, #8]
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	69ba      	ldr	r2, [r7, #24]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	69ba      	ldr	r2, [r7, #24]
 8000c76:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d003      	beq.n	8000c88 <HAL_GPIO_Init+0xfc>
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b12      	cmp	r3, #18
 8000c86:	d123      	bne.n	8000cd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	08da      	lsrs	r2, r3, #3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3208      	adds	r2, #8
 8000c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	f003 0307 	and.w	r3, r3, #7
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	220f      	movs	r2, #15
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	691a      	ldr	r2, [r3, #16]
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	08da      	lsrs	r2, r3, #3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	3208      	adds	r2, #8
 8000cca:	69b9      	ldr	r1, [r7, #24]
 8000ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	2203      	movs	r2, #3
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	69ba      	ldr	r2, [r7, #24]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 0203 	and.w	r2, r3, #3
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	69ba      	ldr	r2, [r7, #24]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	69ba      	ldr	r2, [r7, #24]
 8000d02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	f000 80a2 	beq.w	8000e56 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	4b56      	ldr	r3, [pc, #344]	; (8000e70 <HAL_GPIO_Init+0x2e4>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	4a55      	ldr	r2, [pc, #340]	; (8000e70 <HAL_GPIO_Init+0x2e4>)
 8000d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d20:	6453      	str	r3, [r2, #68]	; 0x44
 8000d22:	4b53      	ldr	r3, [pc, #332]	; (8000e70 <HAL_GPIO_Init+0x2e4>)
 8000d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d2e:	4a51      	ldr	r2, [pc, #324]	; (8000e74 <HAL_GPIO_Init+0x2e8>)
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	089b      	lsrs	r3, r3, #2
 8000d34:	3302      	adds	r3, #2
 8000d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d3c:	69fb      	ldr	r3, [r7, #28]
 8000d3e:	f003 0303 	and.w	r3, r3, #3
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	220f      	movs	r2, #15
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	69ba      	ldr	r2, [r7, #24]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a48      	ldr	r2, [pc, #288]	; (8000e78 <HAL_GPIO_Init+0x2ec>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d019      	beq.n	8000d8e <HAL_GPIO_Init+0x202>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a47      	ldr	r2, [pc, #284]	; (8000e7c <HAL_GPIO_Init+0x2f0>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d013      	beq.n	8000d8a <HAL_GPIO_Init+0x1fe>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a46      	ldr	r2, [pc, #280]	; (8000e80 <HAL_GPIO_Init+0x2f4>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d00d      	beq.n	8000d86 <HAL_GPIO_Init+0x1fa>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a45      	ldr	r2, [pc, #276]	; (8000e84 <HAL_GPIO_Init+0x2f8>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d007      	beq.n	8000d82 <HAL_GPIO_Init+0x1f6>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a44      	ldr	r2, [pc, #272]	; (8000e88 <HAL_GPIO_Init+0x2fc>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d101      	bne.n	8000d7e <HAL_GPIO_Init+0x1f2>
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	e008      	b.n	8000d90 <HAL_GPIO_Init+0x204>
 8000d7e:	2307      	movs	r3, #7
 8000d80:	e006      	b.n	8000d90 <HAL_GPIO_Init+0x204>
 8000d82:	2303      	movs	r3, #3
 8000d84:	e004      	b.n	8000d90 <HAL_GPIO_Init+0x204>
 8000d86:	2302      	movs	r3, #2
 8000d88:	e002      	b.n	8000d90 <HAL_GPIO_Init+0x204>
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e000      	b.n	8000d90 <HAL_GPIO_Init+0x204>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	69fa      	ldr	r2, [r7, #28]
 8000d92:	f002 0203 	and.w	r2, r2, #3
 8000d96:	0092      	lsls	r2, r2, #2
 8000d98:	4093      	lsls	r3, r2
 8000d9a:	69ba      	ldr	r2, [r7, #24]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000da0:	4934      	ldr	r1, [pc, #208]	; (8000e74 <HAL_GPIO_Init+0x2e8>)
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	089b      	lsrs	r3, r3, #2
 8000da6:	3302      	adds	r3, #2
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dae:	4b37      	ldr	r3, [pc, #220]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	43db      	mvns	r3, r3
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d003      	beq.n	8000dd2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000dd2:	4a2e      	ldr	r2, [pc, #184]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000dd8:	4b2c      	ldr	r3, [pc, #176]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	43db      	mvns	r3, r3
 8000de2:	69ba      	ldr	r2, [r7, #24]
 8000de4:	4013      	ands	r3, r2
 8000de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d003      	beq.n	8000dfc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000dfc:	4a23      	ldr	r2, [pc, #140]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e02:	4b22      	ldr	r3, [pc, #136]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e26:	4a19      	ldr	r2, [pc, #100]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e2c:	4b17      	ldr	r3, [pc, #92]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	43db      	mvns	r3, r3
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d003      	beq.n	8000e50 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e50:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <HAL_GPIO_Init+0x300>)
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	61fb      	str	r3, [r7, #28]
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	2b0f      	cmp	r3, #15
 8000e60:	f67f aea2 	bls.w	8000ba8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000e64:	bf00      	nop
 8000e66:	3724      	adds	r7, #36	; 0x24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40013800 	.word	0x40013800
 8000e78:	40020000 	.word	0x40020000
 8000e7c:	40020400 	.word	0x40020400
 8000e80:	40020800 	.word	0x40020800
 8000e84:	40020c00 	.word	0x40020c00
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	40013c00 	.word	0x40013c00

08000e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	460b      	mov	r3, r1
 8000e9a:	807b      	strh	r3, [r7, #2]
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ea0:	787b      	ldrb	r3, [r7, #1]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d003      	beq.n	8000eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ea6:	887a      	ldrh	r2, [r7, #2]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000eac:	e003      	b.n	8000eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000eae:	887b      	ldrh	r3, [r7, #2]
 8000eb0:	041a      	lsls	r2, r3, #16
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	619a      	str	r2, [r3, #24]
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	695a      	ldr	r2, [r3, #20]
 8000ed2:	887b      	ldrh	r3, [r7, #2]
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d104      	bne.n	8000ee6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000edc:	887b      	ldrh	r3, [r7, #2]
 8000ede:	041a      	lsls	r2, r3, #16
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000ee4:	e002      	b.n	8000eec <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000ee6:	887a      	ldrh	r2, [r7, #2]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	619a      	str	r2, [r3, #24]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000f02:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f04:	695a      	ldr	r2, [r3, #20]
 8000f06:	88fb      	ldrh	r3, [r7, #6]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d006      	beq.n	8000f1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f0e:	4a05      	ldr	r2, [pc, #20]	; (8000f24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f14:	88fb      	ldrh	r3, [r7, #6]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fb1e 	bl	8000558 <HAL_GPIO_EXTI_Callback>
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40013c00 	.word	0x40013c00

08000f28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d101      	bne.n	8000f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e25b      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d075      	beq.n	8001032 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f46:	4ba3      	ldr	r3, [pc, #652]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	d00c      	beq.n	8000f6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f52:	4ba0      	ldr	r3, [pc, #640]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f5a:	2b08      	cmp	r3, #8
 8000f5c:	d112      	bne.n	8000f84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f5e:	4b9d      	ldr	r3, [pc, #628]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f6a:	d10b      	bne.n	8000f84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f6c:	4b99      	ldr	r3, [pc, #612]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d05b      	beq.n	8001030 <HAL_RCC_OscConfig+0x108>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d157      	bne.n	8001030 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e236      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f8c:	d106      	bne.n	8000f9c <HAL_RCC_OscConfig+0x74>
 8000f8e:	4b91      	ldr	r3, [pc, #580]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a90      	ldr	r2, [pc, #576]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f98:	6013      	str	r3, [r2, #0]
 8000f9a:	e01d      	b.n	8000fd8 <HAL_RCC_OscConfig+0xb0>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fa4:	d10c      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x98>
 8000fa6:	4b8b      	ldr	r3, [pc, #556]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a8a      	ldr	r2, [pc, #552]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	4b88      	ldr	r3, [pc, #544]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a87      	ldr	r2, [pc, #540]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	e00b      	b.n	8000fd8 <HAL_RCC_OscConfig+0xb0>
 8000fc0:	4b84      	ldr	r3, [pc, #528]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a83      	ldr	r2, [pc, #524]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fca:	6013      	str	r3, [r2, #0]
 8000fcc:	4b81      	ldr	r3, [pc, #516]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a80      	ldr	r2, [pc, #512]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d013      	beq.n	8001008 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fce6 	bl	80009b0 <HAL_GetTick>
 8000fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe6:	e008      	b.n	8000ffa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fe8:	f7ff fce2 	bl	80009b0 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	2b64      	cmp	r3, #100	; 0x64
 8000ff4:	d901      	bls.n	8000ffa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e1fb      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ffa:	4b76      	ldr	r3, [pc, #472]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d0f0      	beq.n	8000fe8 <HAL_RCC_OscConfig+0xc0>
 8001006:	e014      	b.n	8001032 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001008:	f7ff fcd2 	bl	80009b0 <HAL_GetTick>
 800100c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001010:	f7ff fcce 	bl	80009b0 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b64      	cmp	r3, #100	; 0x64
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e1e7      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001022:	4b6c      	ldr	r3, [pc, #432]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1f0      	bne.n	8001010 <HAL_RCC_OscConfig+0xe8>
 800102e:	e000      	b.n	8001032 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d063      	beq.n	8001106 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800103e:	4b65      	ldr	r3, [pc, #404]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	f003 030c 	and.w	r3, r3, #12
 8001046:	2b00      	cmp	r3, #0
 8001048:	d00b      	beq.n	8001062 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800104a:	4b62      	ldr	r3, [pc, #392]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001052:	2b08      	cmp	r3, #8
 8001054:	d11c      	bne.n	8001090 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001056:	4b5f      	ldr	r3, [pc, #380]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d116      	bne.n	8001090 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001062:	4b5c      	ldr	r3, [pc, #368]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d005      	beq.n	800107a <HAL_RCC_OscConfig+0x152>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d001      	beq.n	800107a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e1bb      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800107a:	4b56      	ldr	r3, [pc, #344]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	691b      	ldr	r3, [r3, #16]
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	4952      	ldr	r1, [pc, #328]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 800108a:	4313      	orrs	r3, r2
 800108c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800108e:	e03a      	b.n	8001106 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d020      	beq.n	80010da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001098:	4b4f      	ldr	r3, [pc, #316]	; (80011d8 <HAL_RCC_OscConfig+0x2b0>)
 800109a:	2201      	movs	r2, #1
 800109c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800109e:	f7ff fc87 	bl	80009b0 <HAL_GetTick>
 80010a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a4:	e008      	b.n	80010b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010a6:	f7ff fc83 	bl	80009b0 <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d901      	bls.n	80010b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e19c      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b8:	4b46      	ldr	r3, [pc, #280]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0f0      	beq.n	80010a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c4:	4b43      	ldr	r3, [pc, #268]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	691b      	ldr	r3, [r3, #16]
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	4940      	ldr	r1, [pc, #256]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 80010d4:	4313      	orrs	r3, r2
 80010d6:	600b      	str	r3, [r1, #0]
 80010d8:	e015      	b.n	8001106 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010da:	4b3f      	ldr	r3, [pc, #252]	; (80011d8 <HAL_RCC_OscConfig+0x2b0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e0:	f7ff fc66 	bl	80009b0 <HAL_GetTick>
 80010e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e6:	e008      	b.n	80010fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e8:	f7ff fc62 	bl	80009b0 <HAL_GetTick>
 80010ec:	4602      	mov	r2, r0
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d901      	bls.n	80010fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80010f6:	2303      	movs	r3, #3
 80010f8:	e17b      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fa:	4b36      	ldr	r3, [pc, #216]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f0      	bne.n	80010e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	2b00      	cmp	r3, #0
 8001110:	d030      	beq.n	8001174 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d016      	beq.n	8001148 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800111a:	4b30      	ldr	r3, [pc, #192]	; (80011dc <HAL_RCC_OscConfig+0x2b4>)
 800111c:	2201      	movs	r2, #1
 800111e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001120:	f7ff fc46 	bl	80009b0 <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001128:	f7ff fc42 	bl	80009b0 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e15b      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800113a:	4b26      	ldr	r3, [pc, #152]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 800113c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0f0      	beq.n	8001128 <HAL_RCC_OscConfig+0x200>
 8001146:	e015      	b.n	8001174 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001148:	4b24      	ldr	r3, [pc, #144]	; (80011dc <HAL_RCC_OscConfig+0x2b4>)
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114e:	f7ff fc2f 	bl	80009b0 <HAL_GetTick>
 8001152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001154:	e008      	b.n	8001168 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001156:	f7ff fc2b 	bl	80009b0 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e144      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001168:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 800116a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f0      	bne.n	8001156 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	2b00      	cmp	r3, #0
 800117e:	f000 80a0 	beq.w	80012c2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001182:	2300      	movs	r3, #0
 8001184:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d10f      	bne.n	80011b2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119a:	4a0e      	ldr	r2, [pc, #56]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 800119c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a0:	6413      	str	r3, [r2, #64]	; 0x40
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011ae:	2301      	movs	r3, #1
 80011b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b2:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <HAL_RCC_OscConfig+0x2b8>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d121      	bne.n	8001202 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011be:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <HAL_RCC_OscConfig+0x2b8>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a07      	ldr	r2, [pc, #28]	; (80011e0 <HAL_RCC_OscConfig+0x2b8>)
 80011c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011ca:	f7ff fbf1 	bl	80009b0 <HAL_GetTick>
 80011ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d0:	e011      	b.n	80011f6 <HAL_RCC_OscConfig+0x2ce>
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	42470000 	.word	0x42470000
 80011dc:	42470e80 	.word	0x42470e80
 80011e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e4:	f7ff fbe4 	bl	80009b0 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e0fd      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f6:	4b81      	ldr	r3, [pc, #516]	; (80013fc <HAL_RCC_OscConfig+0x4d4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0f0      	beq.n	80011e4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d106      	bne.n	8001218 <HAL_RCC_OscConfig+0x2f0>
 800120a:	4b7d      	ldr	r3, [pc, #500]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 800120c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800120e:	4a7c      	ldr	r2, [pc, #496]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6713      	str	r3, [r2, #112]	; 0x70
 8001216:	e01c      	b.n	8001252 <HAL_RCC_OscConfig+0x32a>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	2b05      	cmp	r3, #5
 800121e:	d10c      	bne.n	800123a <HAL_RCC_OscConfig+0x312>
 8001220:	4b77      	ldr	r3, [pc, #476]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001224:	4a76      	ldr	r2, [pc, #472]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6713      	str	r3, [r2, #112]	; 0x70
 800122c:	4b74      	ldr	r3, [pc, #464]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 800122e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001230:	4a73      	ldr	r2, [pc, #460]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001232:	f043 0301 	orr.w	r3, r3, #1
 8001236:	6713      	str	r3, [r2, #112]	; 0x70
 8001238:	e00b      	b.n	8001252 <HAL_RCC_OscConfig+0x32a>
 800123a:	4b71      	ldr	r3, [pc, #452]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 800123c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800123e:	4a70      	ldr	r2, [pc, #448]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001240:	f023 0301 	bic.w	r3, r3, #1
 8001244:	6713      	str	r3, [r2, #112]	; 0x70
 8001246:	4b6e      	ldr	r3, [pc, #440]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800124a:	4a6d      	ldr	r2, [pc, #436]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 800124c:	f023 0304 	bic.w	r3, r3, #4
 8001250:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d015      	beq.n	8001286 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800125a:	f7ff fba9 	bl	80009b0 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001260:	e00a      	b.n	8001278 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001262:	f7ff fba5 	bl	80009b0 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001270:	4293      	cmp	r3, r2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e0bc      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001278:	4b61      	ldr	r3, [pc, #388]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 800127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d0ee      	beq.n	8001262 <HAL_RCC_OscConfig+0x33a>
 8001284:	e014      	b.n	80012b0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001286:	f7ff fb93 	bl	80009b0 <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800128c:	e00a      	b.n	80012a4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800128e:	f7ff fb8f 	bl	80009b0 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	f241 3288 	movw	r2, #5000	; 0x1388
 800129c:	4293      	cmp	r3, r2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e0a6      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a4:	4b56      	ldr	r3, [pc, #344]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 80012a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012a8:	f003 0302 	and.w	r3, r3, #2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1ee      	bne.n	800128e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012b0:	7dfb      	ldrb	r3, [r7, #23]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d105      	bne.n	80012c2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012b6:	4b52      	ldr	r3, [pc, #328]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	4a51      	ldr	r2, [pc, #324]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 80012bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	f000 8092 	beq.w	80013f0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012cc:	4b4c      	ldr	r3, [pc, #304]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f003 030c 	and.w	r3, r3, #12
 80012d4:	2b08      	cmp	r3, #8
 80012d6:	d05c      	beq.n	8001392 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d141      	bne.n	8001364 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012e0:	4b48      	ldr	r3, [pc, #288]	; (8001404 <HAL_RCC_OscConfig+0x4dc>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e6:	f7ff fb63 	bl	80009b0 <HAL_GetTick>
 80012ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012ec:	e008      	b.n	8001300 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012ee:	f7ff fb5f 	bl	80009b0 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e078      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001300:	4b3f      	ldr	r3, [pc, #252]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1f0      	bne.n	80012ee <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	69da      	ldr	r2, [r3, #28]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	431a      	orrs	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131a:	019b      	lsls	r3, r3, #6
 800131c:	431a      	orrs	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001322:	085b      	lsrs	r3, r3, #1
 8001324:	3b01      	subs	r3, #1
 8001326:	041b      	lsls	r3, r3, #16
 8001328:	431a      	orrs	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800132e:	061b      	lsls	r3, r3, #24
 8001330:	4933      	ldr	r1, [pc, #204]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001332:	4313      	orrs	r3, r2
 8001334:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001336:	4b33      	ldr	r3, [pc, #204]	; (8001404 <HAL_RCC_OscConfig+0x4dc>)
 8001338:	2201      	movs	r2, #1
 800133a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fb38 	bl	80009b0 <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001344:	f7ff fb34 	bl	80009b0 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b02      	cmp	r3, #2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e04d      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001356:	4b2a      	ldr	r3, [pc, #168]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0x41c>
 8001362:	e045      	b.n	80013f0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001364:	4b27      	ldr	r3, [pc, #156]	; (8001404 <HAL_RCC_OscConfig+0x4dc>)
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136a:	f7ff fb21 	bl	80009b0 <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001372:	f7ff fb1d 	bl	80009b0 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e036      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001384:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1f0      	bne.n	8001372 <HAL_RCC_OscConfig+0x44a>
 8001390:	e02e      	b.n	80013f0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e029      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_RCC_OscConfig+0x4d8>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d11c      	bne.n	80013ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013bc:	429a      	cmp	r2, r3
 80013be:	d115      	bne.n	80013ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80013c0:	68fa      	ldr	r2, [r7, #12]
 80013c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013c6:	4013      	ands	r3, r2
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d10d      	bne.n	80013ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80013da:	429a      	cmp	r2, r3
 80013dc:	d106      	bne.n	80013ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d001      	beq.n	80013f0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e000      	b.n	80013f2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3718      	adds	r7, #24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40007000 	.word	0x40007000
 8001400:	40023800 	.word	0x40023800
 8001404:	42470060 	.word	0x42470060

08001408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e0cc      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800141c:	4b68      	ldr	r3, [pc, #416]	; (80015c0 <HAL_RCC_ClockConfig+0x1b8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 030f 	and.w	r3, r3, #15
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	429a      	cmp	r2, r3
 8001428:	d90c      	bls.n	8001444 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142a:	4b65      	ldr	r3, [pc, #404]	; (80015c0 <HAL_RCC_ClockConfig+0x1b8>)
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001432:	4b63      	ldr	r3, [pc, #396]	; (80015c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 030f 	and.w	r3, r3, #15
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d001      	beq.n	8001444 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e0b8      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800145c:	4b59      	ldr	r3, [pc, #356]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	4a58      	ldr	r2, [pc, #352]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001462:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001466:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001474:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	4a52      	ldr	r2, [pc, #328]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800147a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800147e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001480:	4b50      	ldr	r3, [pc, #320]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	494d      	ldr	r1, [pc, #308]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	4313      	orrs	r3, r2
 8001490:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b00      	cmp	r3, #0
 800149c:	d044      	beq.n	8001528 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d107      	bne.n	80014b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a6:	4b47      	ldr	r3, [pc, #284]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d119      	bne.n	80014e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e07f      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d003      	beq.n	80014c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d107      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014c6:	4b3f      	ldr	r3, [pc, #252]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d109      	bne.n	80014e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e06f      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d6:	4b3b      	ldr	r3, [pc, #236]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e067      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014e6:	4b37      	ldr	r3, [pc, #220]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f023 0203 	bic.w	r2, r3, #3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	4934      	ldr	r1, [pc, #208]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 80014f4:	4313      	orrs	r3, r2
 80014f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014f8:	f7ff fa5a 	bl	80009b0 <HAL_GetTick>
 80014fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014fe:	e00a      	b.n	8001516 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001500:	f7ff fa56 	bl	80009b0 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	f241 3288 	movw	r2, #5000	; 0x1388
 800150e:	4293      	cmp	r3, r2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e04f      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001516:	4b2b      	ldr	r3, [pc, #172]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f003 020c 	and.w	r2, r3, #12
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	429a      	cmp	r2, r3
 8001526:	d1eb      	bne.n	8001500 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001528:	4b25      	ldr	r3, [pc, #148]	; (80015c0 <HAL_RCC_ClockConfig+0x1b8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 030f 	and.w	r3, r3, #15
 8001530:	683a      	ldr	r2, [r7, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	d20c      	bcs.n	8001550 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001536:	4b22      	ldr	r3, [pc, #136]	; (80015c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800153e:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	429a      	cmp	r2, r3
 800154a:	d001      	beq.n	8001550 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e032      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d008      	beq.n	800156e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800155c:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	4916      	ldr	r1, [pc, #88]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800156a:	4313      	orrs	r3, r2
 800156c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	2b00      	cmp	r3, #0
 8001578:	d009      	beq.n	800158e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800157a:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	490e      	ldr	r1, [pc, #56]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 800158a:	4313      	orrs	r3, r2
 800158c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800158e:	f000 f821 	bl	80015d4 <HAL_RCC_GetSysClockFreq>
 8001592:	4601      	mov	r1, r0
 8001594:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	091b      	lsrs	r3, r3, #4
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <HAL_RCC_ClockConfig+0x1c0>)
 80015a0:	5cd3      	ldrb	r3, [r2, r3]
 80015a2:	fa21 f303 	lsr.w	r3, r1, r3
 80015a6:	4a09      	ldr	r2, [pc, #36]	; (80015cc <HAL_RCC_ClockConfig+0x1c4>)
 80015a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_RCC_ClockConfig+0x1c8>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff f904 	bl	80007bc <HAL_InitTick>

  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40023c00 	.word	0x40023c00
 80015c4:	40023800 	.word	0x40023800
 80015c8:	08004afc 	.word	0x08004afc
 80015cc:	20000000 	.word	0x20000000
 80015d0:	20000004 	.word	0x20000004

080015d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	2300      	movs	r3, #0
 80015e4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015ea:	4b50      	ldr	r3, [pc, #320]	; (800172c <HAL_RCC_GetSysClockFreq+0x158>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d007      	beq.n	8001606 <HAL_RCC_GetSysClockFreq+0x32>
 80015f6:	2b08      	cmp	r3, #8
 80015f8:	d008      	beq.n	800160c <HAL_RCC_GetSysClockFreq+0x38>
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f040 808d 	bne.w	800171a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001600:	4b4b      	ldr	r3, [pc, #300]	; (8001730 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001602:	60bb      	str	r3, [r7, #8]
       break;
 8001604:	e08c      	b.n	8001720 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001606:	4b4b      	ldr	r3, [pc, #300]	; (8001734 <HAL_RCC_GetSysClockFreq+0x160>)
 8001608:	60bb      	str	r3, [r7, #8]
      break;
 800160a:	e089      	b.n	8001720 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800160c:	4b47      	ldr	r3, [pc, #284]	; (800172c <HAL_RCC_GetSysClockFreq+0x158>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001614:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001616:	4b45      	ldr	r3, [pc, #276]	; (800172c <HAL_RCC_GetSysClockFreq+0x158>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d023      	beq.n	800166a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001622:	4b42      	ldr	r3, [pc, #264]	; (800172c <HAL_RCC_GetSysClockFreq+0x158>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	099b      	lsrs	r3, r3, #6
 8001628:	f04f 0400 	mov.w	r4, #0
 800162c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	ea03 0501 	and.w	r5, r3, r1
 8001638:	ea04 0602 	and.w	r6, r4, r2
 800163c:	4a3d      	ldr	r2, [pc, #244]	; (8001734 <HAL_RCC_GetSysClockFreq+0x160>)
 800163e:	fb02 f106 	mul.w	r1, r2, r6
 8001642:	2200      	movs	r2, #0
 8001644:	fb02 f205 	mul.w	r2, r2, r5
 8001648:	440a      	add	r2, r1
 800164a:	493a      	ldr	r1, [pc, #232]	; (8001734 <HAL_RCC_GetSysClockFreq+0x160>)
 800164c:	fba5 0101 	umull	r0, r1, r5, r1
 8001650:	1853      	adds	r3, r2, r1
 8001652:	4619      	mov	r1, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f04f 0400 	mov.w	r4, #0
 800165a:	461a      	mov	r2, r3
 800165c:	4623      	mov	r3, r4
 800165e:	f7fe fdbf 	bl	80001e0 <__aeabi_uldivmod>
 8001662:	4603      	mov	r3, r0
 8001664:	460c      	mov	r4, r1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	e049      	b.n	80016fe <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800166a:	4b30      	ldr	r3, [pc, #192]	; (800172c <HAL_RCC_GetSysClockFreq+0x158>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	099b      	lsrs	r3, r3, #6
 8001670:	f04f 0400 	mov.w	r4, #0
 8001674:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	ea03 0501 	and.w	r5, r3, r1
 8001680:	ea04 0602 	and.w	r6, r4, r2
 8001684:	4629      	mov	r1, r5
 8001686:	4632      	mov	r2, r6
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	f04f 0400 	mov.w	r4, #0
 8001690:	0154      	lsls	r4, r2, #5
 8001692:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001696:	014b      	lsls	r3, r1, #5
 8001698:	4619      	mov	r1, r3
 800169a:	4622      	mov	r2, r4
 800169c:	1b49      	subs	r1, r1, r5
 800169e:	eb62 0206 	sbc.w	r2, r2, r6
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	f04f 0400 	mov.w	r4, #0
 80016aa:	0194      	lsls	r4, r2, #6
 80016ac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80016b0:	018b      	lsls	r3, r1, #6
 80016b2:	1a5b      	subs	r3, r3, r1
 80016b4:	eb64 0402 	sbc.w	r4, r4, r2
 80016b8:	f04f 0100 	mov.w	r1, #0
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	00e2      	lsls	r2, r4, #3
 80016c2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80016c6:	00d9      	lsls	r1, r3, #3
 80016c8:	460b      	mov	r3, r1
 80016ca:	4614      	mov	r4, r2
 80016cc:	195b      	adds	r3, r3, r5
 80016ce:	eb44 0406 	adc.w	r4, r4, r6
 80016d2:	f04f 0100 	mov.w	r1, #0
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	02a2      	lsls	r2, r4, #10
 80016dc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80016e0:	0299      	lsls	r1, r3, #10
 80016e2:	460b      	mov	r3, r1
 80016e4:	4614      	mov	r4, r2
 80016e6:	4618      	mov	r0, r3
 80016e8:	4621      	mov	r1, r4
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f04f 0400 	mov.w	r4, #0
 80016f0:	461a      	mov	r2, r3
 80016f2:	4623      	mov	r3, r4
 80016f4:	f7fe fd74 	bl	80001e0 <__aeabi_uldivmod>
 80016f8:	4603      	mov	r3, r0
 80016fa:	460c      	mov	r4, r1
 80016fc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016fe:	4b0b      	ldr	r3, [pc, #44]	; (800172c <HAL_RCC_GetSysClockFreq+0x158>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	0c1b      	lsrs	r3, r3, #16
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	3301      	adds	r3, #1
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	fbb2 f3f3 	udiv	r3, r2, r3
 8001716:	60bb      	str	r3, [r7, #8]
      break;
 8001718:	e002      	b.n	8001720 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800171a:	4b05      	ldr	r3, [pc, #20]	; (8001730 <HAL_RCC_GetSysClockFreq+0x15c>)
 800171c:	60bb      	str	r3, [r7, #8]
      break;
 800171e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001720:	68bb      	ldr	r3, [r7, #8]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800
 8001730:	00f42400 	.word	0x00f42400
 8001734:	017d7840 	.word	0x017d7840

08001738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800173c:	4b03      	ldr	r3, [pc, #12]	; (800174c <HAL_RCC_GetHCLKFreq+0x14>)
 800173e:	681b      	ldr	r3, [r3, #0]
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000000 	.word	0x20000000

08001750 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001754:	f7ff fff0 	bl	8001738 <HAL_RCC_GetHCLKFreq>
 8001758:	4601      	mov	r1, r0
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <HAL_RCC_GetPCLK2Freq+0x20>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	0b5b      	lsrs	r3, r3, #13
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	4a03      	ldr	r2, [pc, #12]	; (8001774 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001766:	5cd3      	ldrb	r3, [r2, r3]
 8001768:	fa21 f303 	lsr.w	r3, r1, r3
}
 800176c:	4618      	mov	r0, r3
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40023800 	.word	0x40023800
 8001774:	08004b0c 	.word	0x08004b0c

08001778 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	220f      	movs	r2, #15
 8001786:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_RCC_GetClockConfig+0x5c>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f003 0203 	and.w	r2, r3, #3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <HAL_RCC_GetClockConfig+0x5c>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <HAL_RCC_GetClockConfig+0x5c>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <HAL_RCC_GetClockConfig+0x5c>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	08db      	lsrs	r3, r3, #3
 80017b2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80017ba:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <HAL_RCC_GetClockConfig+0x60>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 020f 	and.w	r2, r3, #15
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	601a      	str	r2, [r3, #0]
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40023c00 	.word	0x40023c00

080017dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e01d      	b.n	800182a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d106      	bne.n	8001808 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f815 	bl	8001832 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2202      	movs	r2, #2
 800180c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3304      	adds	r3, #4
 8001818:	4619      	mov	r1, r3
 800181a:	4610      	mov	r0, r2
 800181c:	f000 f968 	bl	8001af0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2201      	movs	r2, #1
 8001824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001846:	b480      	push	{r7}
 8001848:	b085      	sub	sp, #20
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68da      	ldr	r2, [r3, #12]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f042 0201 	orr.w	r2, r2, #1
 800185c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2b06      	cmp	r3, #6
 800186e:	d007      	beq.n	8001880 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f042 0201 	orr.w	r2, r2, #1
 800187e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3714      	adds	r7, #20
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d122      	bne.n	80018ea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d11b      	bne.n	80018ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f06f 0202 	mvn.w	r2, #2
 80018ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2201      	movs	r2, #1
 80018c0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 f8ee 	bl	8001ab2 <HAL_TIM_IC_CaptureCallback>
 80018d6:	e005      	b.n	80018e4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f000 f8e0 	bl	8001a9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f000 f8f1 	bl	8001ac6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d122      	bne.n	800193e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	2b04      	cmp	r3, #4
 8001904:	d11b      	bne.n	800193e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f06f 0204 	mvn.w	r2, #4
 800190e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2202      	movs	r2, #2
 8001914:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f000 f8c4 	bl	8001ab2 <HAL_TIM_IC_CaptureCallback>
 800192a:	e005      	b.n	8001938 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f000 f8b6 	bl	8001a9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f8c7 	bl	8001ac6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	f003 0308 	and.w	r3, r3, #8
 8001948:	2b08      	cmp	r3, #8
 800194a:	d122      	bne.n	8001992 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	f003 0308 	and.w	r3, r3, #8
 8001956:	2b08      	cmp	r3, #8
 8001958:	d11b      	bne.n	8001992 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f06f 0208 	mvn.w	r2, #8
 8001962:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2204      	movs	r2, #4
 8001968:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f000 f89a 	bl	8001ab2 <HAL_TIM_IC_CaptureCallback>
 800197e:	e005      	b.n	800198c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f000 f88c 	bl	8001a9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f89d 	bl	8001ac6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	691b      	ldr	r3, [r3, #16]
 8001998:	f003 0310 	and.w	r3, r3, #16
 800199c:	2b10      	cmp	r3, #16
 800199e:	d122      	bne.n	80019e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	f003 0310 	and.w	r3, r3, #16
 80019aa:	2b10      	cmp	r3, #16
 80019ac:	d11b      	bne.n	80019e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f06f 0210 	mvn.w	r2, #16
 80019b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2208      	movs	r2, #8
 80019bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	69db      	ldr	r3, [r3, #28]
 80019c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f000 f870 	bl	8001ab2 <HAL_TIM_IC_CaptureCallback>
 80019d2:	e005      	b.n	80019e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f862 	bl	8001a9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 f873 	bl	8001ac6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d10e      	bne.n	8001a12 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d107      	bne.n	8001a12 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f06f 0201 	mvn.w	r2, #1
 8001a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7fe fe93 	bl	8000738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1c:	2b80      	cmp	r3, #128	; 0x80
 8001a1e:	d10e      	bne.n	8001a3e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2a:	2b80      	cmp	r3, #128	; 0x80
 8001a2c:	d107      	bne.n	8001a3e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 f8e3 	bl	8001c04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a48:	2b40      	cmp	r3, #64	; 0x40
 8001a4a:	d10e      	bne.n	8001a6a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a56:	2b40      	cmp	r3, #64	; 0x40
 8001a58:	d107      	bne.n	8001a6a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 f838 	bl	8001ada <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	f003 0320 	and.w	r3, r3, #32
 8001a74:	2b20      	cmp	r3, #32
 8001a76:	d10e      	bne.n	8001a96 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	f003 0320 	and.w	r3, r3, #32
 8001a82:	2b20      	cmp	r3, #32
 8001a84:	d107      	bne.n	8001a96 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f06f 0220 	mvn.w	r2, #32
 8001a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f000 f8ad 	bl	8001bf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr

08001ada <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b083      	sub	sp, #12
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a34      	ldr	r2, [pc, #208]	; (8001bd4 <TIM_Base_SetConfig+0xe4>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d00f      	beq.n	8001b28 <TIM_Base_SetConfig+0x38>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b0e:	d00b      	beq.n	8001b28 <TIM_Base_SetConfig+0x38>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a31      	ldr	r2, [pc, #196]	; (8001bd8 <TIM_Base_SetConfig+0xe8>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d007      	beq.n	8001b28 <TIM_Base_SetConfig+0x38>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a30      	ldr	r2, [pc, #192]	; (8001bdc <TIM_Base_SetConfig+0xec>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d003      	beq.n	8001b28 <TIM_Base_SetConfig+0x38>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a2f      	ldr	r2, [pc, #188]	; (8001be0 <TIM_Base_SetConfig+0xf0>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d108      	bne.n	8001b3a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a25      	ldr	r2, [pc, #148]	; (8001bd4 <TIM_Base_SetConfig+0xe4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d01b      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b48:	d017      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a22      	ldr	r2, [pc, #136]	; (8001bd8 <TIM_Base_SetConfig+0xe8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d013      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a21      	ldr	r2, [pc, #132]	; (8001bdc <TIM_Base_SetConfig+0xec>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d00f      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a20      	ldr	r2, [pc, #128]	; (8001be0 <TIM_Base_SetConfig+0xf0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d00b      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a1f      	ldr	r2, [pc, #124]	; (8001be4 <TIM_Base_SetConfig+0xf4>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d007      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	; (8001be8 <TIM_Base_SetConfig+0xf8>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d003      	beq.n	8001b7a <TIM_Base_SetConfig+0x8a>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a1d      	ldr	r2, [pc, #116]	; (8001bec <TIM_Base_SetConfig+0xfc>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d108      	bne.n	8001b8c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a08      	ldr	r2, [pc, #32]	; (8001bd4 <TIM_Base_SetConfig+0xe4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d103      	bne.n	8001bc0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	615a      	str	r2, [r3, #20]
}
 8001bc6:	bf00      	nop
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	40000400 	.word	0x40000400
 8001bdc:	40000800 	.word	0x40000800
 8001be0:	40000c00 	.word	0x40000c00
 8001be4:	40014000 	.word	0x40014000
 8001be8:	40014400 	.word	0x40014400
 8001bec:	40014800 	.word	0x40014800

08001bf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
	...

08001c28 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c2e:	f3ef 8305 	mrs	r3, IPSR
 8001c32:	60bb      	str	r3, [r7, #8]
  return(result);
 8001c34:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d10f      	bne.n	8001c5a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8001c3e:	607b      	str	r3, [r7, #4]
  return(result);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d105      	bne.n	8001c52 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001c46:	f3ef 8311 	mrs	r3, BASEPRI
 8001c4a:	603b      	str	r3, [r7, #0]
  return(result);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d007      	beq.n	8001c62 <osKernelInitialize+0x3a>
 8001c52:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <osKernelInitialize+0x64>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d103      	bne.n	8001c62 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8001c5a:	f06f 0305 	mvn.w	r3, #5
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	e00c      	b.n	8001c7c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001c62:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <osKernelInitialize+0x64>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d105      	bne.n	8001c76 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001c6a:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <osKernelInitialize+0x64>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	e002      	b.n	8001c7c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c7a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	2000002c 	.word	0x2000002c

08001c90 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c96:	f3ef 8305 	mrs	r3, IPSR
 8001c9a:	60bb      	str	r3, [r7, #8]
  return(result);
 8001c9c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10f      	bne.n	8001cc2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ca2:	f3ef 8310 	mrs	r3, PRIMASK
 8001ca6:	607b      	str	r3, [r7, #4]
  return(result);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d105      	bne.n	8001cba <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001cae:	f3ef 8311 	mrs	r3, BASEPRI
 8001cb2:	603b      	str	r3, [r7, #0]
  return(result);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d007      	beq.n	8001cca <osKernelStart+0x3a>
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <osKernelStart+0x68>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d103      	bne.n	8001cca <osKernelStart+0x3a>
    stat = osErrorISR;
 8001cc2:	f06f 0305 	mvn.w	r3, #5
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	e010      	b.n	8001cec <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001cca:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <osKernelStart+0x68>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d109      	bne.n	8001ce6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001cd2:	f7ff ffa1 	bl	8001c18 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <osKernelStart+0x68>)
 8001cd8:	2202      	movs	r2, #2
 8001cda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001cdc:	f001 fa38 	bl	8003150 <vTaskStartScheduler>
      stat = osOK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	e002      	b.n	8001cec <osKernelStart+0x5c>
    } else {
      stat = osError;
 8001ce6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001cec:	68fb      	ldr	r3, [r7, #12]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	2000002c 	.word	0x2000002c

08001cfc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b090      	sub	sp, #64	; 0x40
 8001d00:	af04      	add	r7, sp, #16
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d0c:	f3ef 8305 	mrs	r3, IPSR
 8001d10:	61fb      	str	r3, [r7, #28]
  return(result);
 8001d12:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f040 808f 	bne.w	8001e38 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d1a:	f3ef 8310 	mrs	r3, PRIMASK
 8001d1e:	61bb      	str	r3, [r7, #24]
  return(result);
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d105      	bne.n	8001d32 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001d26:	f3ef 8311 	mrs	r3, BASEPRI
 8001d2a:	617b      	str	r3, [r7, #20]
  return(result);
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <osThreadNew+0x3e>
 8001d32:	4b44      	ldr	r3, [pc, #272]	; (8001e44 <osThreadNew+0x148>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d07e      	beq.n	8001e38 <osThreadNew+0x13c>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d07b      	beq.n	8001e38 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8001d44:	2318      	movs	r3, #24
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d50:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d045      	beq.n	8001de4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d002      	beq.n	8001d66 <osThreadNew+0x6a>
        name = attr->name;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d008      	beq.n	8001d8c <osThreadNew+0x90>
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7c:	2b38      	cmp	r3, #56	; 0x38
 8001d7e:	d805      	bhi.n	8001d8c <osThreadNew+0x90>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <osThreadNew+0x94>
        return (NULL);
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	e054      	b.n	8001e3a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	695b      	ldr	r3, [r3, #20]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	695b      	ldr	r3, [r3, #20]
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00e      	beq.n	8001dc6 <osThreadNew+0xca>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	2b5b      	cmp	r3, #91	; 0x5b
 8001dae:	d90a      	bls.n	8001dc6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	695b      	ldr	r3, [r3, #20]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d002      	beq.n	8001dc6 <osThreadNew+0xca>
        mem = 1;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	623b      	str	r3, [r7, #32]
 8001dc4:	e010      	b.n	8001de8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d10c      	bne.n	8001de8 <osThreadNew+0xec>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d108      	bne.n	8001de8 <osThreadNew+0xec>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d104      	bne.n	8001de8 <osThreadNew+0xec>
          mem = 0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
 8001de2:	e001      	b.n	8001de8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d110      	bne.n	8001e10 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001df6:	9202      	str	r2, [sp, #8]
 8001df8:	9301      	str	r3, [sp, #4]
 8001dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f001 f805 	bl	8002e14 <xTaskCreateStatic>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	e013      	b.n	8001e38 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d110      	bne.n	8001e38 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	f107 0310 	add.w	r3, r7, #16
 8001e1e:	9301      	str	r3, [sp, #4]
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f001 f84d 	bl	8002ec8 <xTaskCreate>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d001      	beq.n	8001e38 <osThreadNew+0x13c>
          hTask = NULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001e38:	693b      	ldr	r3, [r7, #16]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3730      	adds	r7, #48	; 0x30
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	2000002c 	.word	0x2000002c

08001e48 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08c      	sub	sp, #48	; 0x30
 8001e4c:	af02      	add	r7, sp, #8
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e58:	f3ef 8305 	mrs	r3, IPSR
 8001e5c:	61bb      	str	r3, [r7, #24]
  return(result);
 8001e5e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d170      	bne.n	8001f46 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e64:	f3ef 8310 	mrs	r3, PRIMASK
 8001e68:	617b      	str	r3, [r7, #20]
  return(result);
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d105      	bne.n	8001e7c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001e70:	f3ef 8311 	mrs	r3, BASEPRI
 8001e74:	613b      	str	r3, [r7, #16]
  return(result);
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <osMessageQueueNew+0x3c>
 8001e7c:	4b34      	ldr	r3, [pc, #208]	; (8001f50 <osMessageQueueNew+0x108>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d060      	beq.n	8001f46 <osMessageQueueNew+0xfe>
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d05d      	beq.n	8001f46 <osMessageQueueNew+0xfe>
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d05a      	beq.n	8001f46 <osMessageQueueNew+0xfe>
    mem = -1;
 8001e90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e94:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d029      	beq.n	8001ef0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d012      	beq.n	8001eca <osMessageQueueNew+0x82>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	2b4f      	cmp	r3, #79	; 0x4f
 8001eaa:	d90e      	bls.n	8001eca <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d00a      	beq.n	8001eca <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	695a      	ldr	r2, [r3, #20]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	68b9      	ldr	r1, [r7, #8]
 8001ebc:	fb01 f303 	mul.w	r3, r1, r3
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d302      	bcc.n	8001eca <osMessageQueueNew+0x82>
        mem = 1;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	623b      	str	r3, [r7, #32]
 8001ec8:	e014      	b.n	8001ef4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d110      	bne.n	8001ef4 <osMessageQueueNew+0xac>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10c      	bne.n	8001ef4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d108      	bne.n	8001ef4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d104      	bne.n	8001ef4 <osMessageQueueNew+0xac>
          mem = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	623b      	str	r3, [r7, #32]
 8001eee:	e001      	b.n	8001ef4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d10c      	bne.n	8001f14 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6899      	ldr	r1, [r3, #8]
 8001f02:	2300      	movs	r3, #0
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	460b      	mov	r3, r1
 8001f08:	68b9      	ldr	r1, [r7, #8]
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	f000 fa58 	bl	80023c0 <xQueueGenericCreateStatic>
 8001f10:	6278      	str	r0, [r7, #36]	; 0x24
 8001f12:	e008      	b.n	8001f26 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8001f14:	6a3b      	ldr	r3, [r7, #32]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d105      	bne.n	8001f26 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	68b9      	ldr	r1, [r7, #8]
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 fac1 	bl	80024a6 <xQueueGenericCreate>
 8001f24:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00c      	beq.n	8001f46 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <osMessageQueueNew+0xf2>
        name = attr->name;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	e001      	b.n	8001f3e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8001f3e:	69f9      	ldr	r1, [r7, #28]
 8001f40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f42:	f000 ff0b 	bl	8002d5c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8001f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3728      	adds	r7, #40	; 0x28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	2000002c 	.word	0x2000002c

08001f54 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	; 0x28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	603b      	str	r3, [r7, #0]
 8001f60:	4613      	mov	r3, r2
 8001f62:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f6c:	f3ef 8305 	mrs	r3, IPSR
 8001f70:	61fb      	str	r3, [r7, #28]
  return(result);
 8001f72:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d10f      	bne.n	8001f98 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f78:	f3ef 8310 	mrs	r3, PRIMASK
 8001f7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d105      	bne.n	8001f90 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001f84:	f3ef 8311 	mrs	r3, BASEPRI
 8001f88:	617b      	str	r3, [r7, #20]
  return(result);
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d02c      	beq.n	8001fea <osMessageQueuePut+0x96>
 8001f90:	4b28      	ldr	r3, [pc, #160]	; (8002034 <osMessageQueuePut+0xe0>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d128      	bne.n	8001fea <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001f98:	6a3b      	ldr	r3, [r7, #32]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d005      	beq.n	8001faa <osMessageQueuePut+0x56>
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d002      	beq.n	8001faa <osMessageQueuePut+0x56>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8001faa:	f06f 0303 	mvn.w	r3, #3
 8001fae:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001fb0:	e039      	b.n	8002026 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001fb6:	f107 0210 	add.w	r2, r7, #16
 8001fba:	2300      	movs	r3, #0
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	6a38      	ldr	r0, [r7, #32]
 8001fc0:	f000 fbce 	bl	8002760 <xQueueGenericSendFromISR>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d003      	beq.n	8001fd2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8001fca:	f06f 0302 	mvn.w	r3, #2
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001fd0:	e029      	b.n	8002026 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d026      	beq.n	8002026 <osMessageQueuePut+0xd2>
 8001fd8:	4b17      	ldr	r3, [pc, #92]	; (8002038 <osMessageQueuePut+0xe4>)
 8001fda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	f3bf 8f4f 	dsb	sy
 8001fe4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001fe8:	e01d      	b.n	8002026 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d002      	beq.n	8001ff6 <osMessageQueuePut+0xa2>
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d103      	bne.n	8001ffe <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8001ff6:	f06f 0303 	mvn.w	r3, #3
 8001ffa:	627b      	str	r3, [r7, #36]	; 0x24
 8001ffc:	e014      	b.n	8002028 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001ffe:	2300      	movs	r3, #0
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	68b9      	ldr	r1, [r7, #8]
 8002004:	6a38      	ldr	r0, [r7, #32]
 8002006:	f000 fab1 	bl	800256c <xQueueGenericSend>
 800200a:	4603      	mov	r3, r0
 800200c:	2b01      	cmp	r3, #1
 800200e:	d00b      	beq.n	8002028 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8002016:	f06f 0301 	mvn.w	r3, #1
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
 800201c:	e004      	b.n	8002028 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800201e:	f06f 0302 	mvn.w	r3, #2
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
 8002024:	e000      	b.n	8002028 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002026:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800202a:	4618      	mov	r0, r3
 800202c:	3728      	adds	r7, #40	; 0x28
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	2000002c 	.word	0x2000002c
 8002038:	e000ed04 	.word	0xe000ed04

0800203c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	; 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002052:	f3ef 8305 	mrs	r3, IPSR
 8002056:	61fb      	str	r3, [r7, #28]
  return(result);
 8002058:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10f      	bne.n	800207e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800205e:	f3ef 8310 	mrs	r3, PRIMASK
 8002062:	61bb      	str	r3, [r7, #24]
  return(result);
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d105      	bne.n	8002076 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800206a:	f3ef 8311 	mrs	r3, BASEPRI
 800206e:	617b      	str	r3, [r7, #20]
  return(result);
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d02c      	beq.n	80020d0 <osMessageQueueGet+0x94>
 8002076:	4b28      	ldr	r3, [pc, #160]	; (8002118 <osMessageQueueGet+0xdc>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d128      	bne.n	80020d0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <osMessageQueueGet+0x54>
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <osMessageQueueGet+0x54>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8002090:	f06f 0303 	mvn.w	r3, #3
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002096:	e038      	b.n	800210a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8002098:	2300      	movs	r3, #0
 800209a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800209c:	f107 0310 	add.w	r3, r7, #16
 80020a0:	461a      	mov	r2, r3
 80020a2:	68b9      	ldr	r1, [r7, #8]
 80020a4:	6a38      	ldr	r0, [r7, #32]
 80020a6:	f000 fccb 	bl	8002a40 <xQueueReceiveFromISR>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d003      	beq.n	80020b8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80020b0:	f06f 0302 	mvn.w	r3, #2
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80020b6:	e028      	b.n	800210a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d025      	beq.n	800210a <osMessageQueueGet+0xce>
 80020be:	4b17      	ldr	r3, [pc, #92]	; (800211c <osMessageQueueGet+0xe0>)
 80020c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	f3bf 8f4f 	dsb	sy
 80020ca:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80020ce:	e01c      	b.n	800210a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <osMessageQueueGet+0xa0>
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d103      	bne.n	80020e4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80020dc:	f06f 0303 	mvn.w	r3, #3
 80020e0:	627b      	str	r3, [r7, #36]	; 0x24
 80020e2:	e013      	b.n	800210c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	68b9      	ldr	r1, [r7, #8]
 80020e8:	6a38      	ldr	r0, [r7, #32]
 80020ea:	f000 fbcd 	bl	8002888 <xQueueReceive>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d00b      	beq.n	800210c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80020fa:	f06f 0301 	mvn.w	r3, #1
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002100:	e004      	b.n	800210c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8002102:	f06f 0302 	mvn.w	r3, #2
 8002106:	627b      	str	r3, [r7, #36]	; 0x24
 8002108:	e000      	b.n	800210c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800210a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800210e:	4618      	mov	r0, r3
 8002110:	3728      	adds	r7, #40	; 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	2000002c 	.word	0x2000002c
 800211c:	e000ed04 	.word	0xe000ed04

08002120 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4a07      	ldr	r2, [pc, #28]	; (800214c <vApplicationGetIdleTaskMemory+0x2c>)
 8002130:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	4a06      	ldr	r2, [pc, #24]	; (8002150 <vApplicationGetIdleTaskMemory+0x30>)
 8002136:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2280      	movs	r2, #128	; 0x80
 800213c:	601a      	str	r2, [r3, #0]
}
 800213e:	bf00      	nop
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	20000030 	.word	0x20000030
 8002150:	2000008c 	.word	0x2000008c

08002154 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4a07      	ldr	r2, [pc, #28]	; (8002180 <vApplicationGetTimerTaskMemory+0x2c>)
 8002164:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	4a06      	ldr	r2, [pc, #24]	; (8002184 <vApplicationGetTimerTaskMemory+0x30>)
 800216a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002172:	601a      	str	r2, [r3, #0]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	2000028c 	.word	0x2000028c
 8002184:	200002e8 	.word	0x200002e8

08002188 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f103 0208 	add.w	r2, r3, #8
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f103 0208 	add.w	r2, r3, #8
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f103 0208 	add.w	r2, r3, #8
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80021e2:	b480      	push	{r7}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	1c5a      	adds	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	601a      	str	r2, [r3, #0]
}
 800221e:	bf00      	nop
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800222a:	b480      	push	{r7}
 800222c:	b085      	sub	sp, #20
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002240:	d103      	bne.n	800224a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	e00c      	b.n	8002264 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3308      	adds	r3, #8
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	e002      	b.n	8002258 <vListInsert+0x2e>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	429a      	cmp	r2, r3
 8002262:	d2f6      	bcs.n	8002252 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	601a      	str	r2, [r3, #0]
}
 8002290:	bf00      	nop
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6892      	ldr	r2, [r2, #8]
 80022b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6852      	ldr	r2, [r2, #4]
 80022bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d103      	bne.n	80022d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	1e5a      	subs	r2, r3, #1
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d109      	bne.n	8002318 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002308:	f383 8811 	msr	BASEPRI, r3
 800230c:	f3bf 8f6f 	isb	sy
 8002310:	f3bf 8f4f 	dsb	sy
 8002314:	60bb      	str	r3, [r7, #8]
 8002316:	e7fe      	b.n	8002316 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002318:	f002 f898 	bl	800444c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002324:	68f9      	ldr	r1, [r7, #12]
 8002326:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	441a      	add	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002348:	3b01      	subs	r3, #1
 800234a:	68f9      	ldr	r1, [r7, #12]
 800234c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800234e:	fb01 f303 	mul.w	r3, r1, r3
 8002352:	441a      	add	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	22ff      	movs	r2, #255	; 0xff
 800235c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	22ff      	movs	r2, #255	; 0xff
 8002364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d114      	bne.n	8002398 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d01a      	beq.n	80023ac <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	3310      	adds	r3, #16
 800237a:	4618      	mov	r0, r3
 800237c:	f001 f968 	bl	8003650 <xTaskRemoveFromEventList>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d012      	beq.n	80023ac <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <xQueueGenericReset+0xcc>)
 8002388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	f3bf 8f4f 	dsb	sy
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	e009      	b.n	80023ac <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	3310      	adds	r3, #16
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fef3 	bl	8002188 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	3324      	adds	r3, #36	; 0x24
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff feee 	bl	8002188 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80023ac:	f002 f87c 	bl	80044a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80023b0:	2301      	movs	r3, #1
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	e000ed04 	.word	0xe000ed04

080023c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08e      	sub	sp, #56	; 0x38
 80023c4:	af02      	add	r7, sp, #8
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d109      	bne.n	80023e8 <xQueueGenericCreateStatic+0x28>
 80023d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d8:	f383 8811 	msr	BASEPRI, r3
 80023dc:	f3bf 8f6f 	isb	sy
 80023e0:	f3bf 8f4f 	dsb	sy
 80023e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80023e6:	e7fe      	b.n	80023e6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d109      	bne.n	8002402 <xQueueGenericCreateStatic+0x42>
 80023ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023f2:	f383 8811 	msr	BASEPRI, r3
 80023f6:	f3bf 8f6f 	isb	sy
 80023fa:	f3bf 8f4f 	dsb	sy
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002400:	e7fe      	b.n	8002400 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <xQueueGenericCreateStatic+0x4e>
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <xQueueGenericCreateStatic+0x52>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <xQueueGenericCreateStatic+0x54>
 8002412:	2300      	movs	r3, #0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d109      	bne.n	800242c <xQueueGenericCreateStatic+0x6c>
 8002418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800241c:	f383 8811 	msr	BASEPRI, r3
 8002420:	f3bf 8f6f 	isb	sy
 8002424:	f3bf 8f4f 	dsb	sy
 8002428:	623b      	str	r3, [r7, #32]
 800242a:	e7fe      	b.n	800242a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d102      	bne.n	8002438 <xQueueGenericCreateStatic+0x78>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d101      	bne.n	800243c <xQueueGenericCreateStatic+0x7c>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <xQueueGenericCreateStatic+0x7e>
 800243c:	2300      	movs	r3, #0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d109      	bne.n	8002456 <xQueueGenericCreateStatic+0x96>
 8002442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002446:	f383 8811 	msr	BASEPRI, r3
 800244a:	f3bf 8f6f 	isb	sy
 800244e:	f3bf 8f4f 	dsb	sy
 8002452:	61fb      	str	r3, [r7, #28]
 8002454:	e7fe      	b.n	8002454 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002456:	2350      	movs	r3, #80	; 0x50
 8002458:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	2b50      	cmp	r3, #80	; 0x50
 800245e:	d009      	beq.n	8002474 <xQueueGenericCreateStatic+0xb4>
 8002460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002464:	f383 8811 	msr	BASEPRI, r3
 8002468:	f3bf 8f6f 	isb	sy
 800246c:	f3bf 8f4f 	dsb	sy
 8002470:	61bb      	str	r3, [r7, #24]
 8002472:	e7fe      	b.n	8002472 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002474:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800247a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800247c:	2b00      	cmp	r3, #0
 800247e:	d00d      	beq.n	800249c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002488:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800248c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	4613      	mov	r3, r2
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	68b9      	ldr	r1, [r7, #8]
 8002496:	68f8      	ldr	r0, [r7, #12]
 8002498:	f000 f844 	bl	8002524 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800249c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800249e:	4618      	mov	r0, r3
 80024a0:	3730      	adds	r7, #48	; 0x30
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b08a      	sub	sp, #40	; 0x28
 80024aa:	af02      	add	r7, sp, #8
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	4613      	mov	r3, r2
 80024b2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d109      	bne.n	80024ce <xQueueGenericCreate+0x28>
 80024ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024be:	f383 8811 	msr	BASEPRI, r3
 80024c2:	f3bf 8f6f 	isb	sy
 80024c6:	f3bf 8f4f 	dsb	sy
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	e7fe      	b.n	80024cc <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d102      	bne.n	80024da <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	61fb      	str	r3, [r7, #28]
 80024d8:	e004      	b.n	80024e4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	3350      	adds	r3, #80	; 0x50
 80024e8:	4618      	mov	r0, r3
 80024ea:	f002 f8c9 	bl	8004680 <pvPortMalloc>
 80024ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d011      	beq.n	800251a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	3350      	adds	r3, #80	; 0x50
 80024fe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002508:	79fa      	ldrb	r2, [r7, #7]
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	4613      	mov	r3, r2
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	68b9      	ldr	r1, [r7, #8]
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 f805 	bl	8002524 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800251a:	69bb      	ldr	r3, [r7, #24]
	}
 800251c:	4618      	mov	r0, r3
 800251e:	3720      	adds	r7, #32
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
 8002530:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d103      	bne.n	8002540 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	e002      	b.n	8002546 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002552:	2101      	movs	r1, #1
 8002554:	69b8      	ldr	r0, [r7, #24]
 8002556:	f7ff fecb 	bl	80022f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	78fa      	ldrb	r2, [r7, #3]
 800255e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08e      	sub	sp, #56	; 0x38
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
 8002578:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800257a:	2300      	movs	r3, #0
 800257c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002584:	2b00      	cmp	r3, #0
 8002586:	d109      	bne.n	800259c <xQueueGenericSend+0x30>
 8002588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258c:	f383 8811 	msr	BASEPRI, r3
 8002590:	f3bf 8f6f 	isb	sy
 8002594:	f3bf 8f4f 	dsb	sy
 8002598:	62bb      	str	r3, [r7, #40]	; 0x28
 800259a:	e7fe      	b.n	800259a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <xQueueGenericSend+0x3e>
 80025a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <xQueueGenericSend+0x42>
 80025aa:	2301      	movs	r3, #1
 80025ac:	e000      	b.n	80025b0 <xQueueGenericSend+0x44>
 80025ae:	2300      	movs	r3, #0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d109      	bne.n	80025c8 <xQueueGenericSend+0x5c>
 80025b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b8:	f383 8811 	msr	BASEPRI, r3
 80025bc:	f3bf 8f6f 	isb	sy
 80025c0:	f3bf 8f4f 	dsb	sy
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
 80025c6:	e7fe      	b.n	80025c6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d103      	bne.n	80025d6 <xQueueGenericSend+0x6a>
 80025ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d101      	bne.n	80025da <xQueueGenericSend+0x6e>
 80025d6:	2301      	movs	r3, #1
 80025d8:	e000      	b.n	80025dc <xQueueGenericSend+0x70>
 80025da:	2300      	movs	r3, #0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <xQueueGenericSend+0x88>
 80025e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025e4:	f383 8811 	msr	BASEPRI, r3
 80025e8:	f3bf 8f6f 	isb	sy
 80025ec:	f3bf 8f4f 	dsb	sy
 80025f0:	623b      	str	r3, [r7, #32]
 80025f2:	e7fe      	b.n	80025f2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025f4:	f001 f9e2 	bl	80039bc <xTaskGetSchedulerState>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d102      	bne.n	8002604 <xQueueGenericSend+0x98>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <xQueueGenericSend+0x9c>
 8002604:	2301      	movs	r3, #1
 8002606:	e000      	b.n	800260a <xQueueGenericSend+0x9e>
 8002608:	2300      	movs	r3, #0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d109      	bne.n	8002622 <xQueueGenericSend+0xb6>
 800260e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002612:	f383 8811 	msr	BASEPRI, r3
 8002616:	f3bf 8f6f 	isb	sy
 800261a:	f3bf 8f4f 	dsb	sy
 800261e:	61fb      	str	r3, [r7, #28]
 8002620:	e7fe      	b.n	8002620 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002622:	f001 ff13 	bl	800444c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800262a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800262c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800262e:	429a      	cmp	r2, r3
 8002630:	d302      	bcc.n	8002638 <xQueueGenericSend+0xcc>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b02      	cmp	r3, #2
 8002636:	d129      	bne.n	800268c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	68b9      	ldr	r1, [r7, #8]
 800263c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800263e:	f000 fa7c 	bl	8002b3a <prvCopyDataToQueue>
 8002642:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	2b00      	cmp	r3, #0
 800264a:	d010      	beq.n	800266e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264e:	3324      	adds	r3, #36	; 0x24
 8002650:	4618      	mov	r0, r3
 8002652:	f000 fffd 	bl	8003650 <xTaskRemoveFromEventList>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d013      	beq.n	8002684 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800265c:	4b3f      	ldr	r3, [pc, #252]	; (800275c <xQueueGenericSend+0x1f0>)
 800265e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	f3bf 8f4f 	dsb	sy
 8002668:	f3bf 8f6f 	isb	sy
 800266c:	e00a      	b.n	8002684 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800266e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002670:	2b00      	cmp	r3, #0
 8002672:	d007      	beq.n	8002684 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002674:	4b39      	ldr	r3, [pc, #228]	; (800275c <xQueueGenericSend+0x1f0>)
 8002676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	f3bf 8f4f 	dsb	sy
 8002680:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002684:	f001 ff10 	bl	80044a8 <vPortExitCritical>
				return pdPASS;
 8002688:	2301      	movs	r3, #1
 800268a:	e063      	b.n	8002754 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d103      	bne.n	800269a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002692:	f001 ff09 	bl	80044a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002696:	2300      	movs	r3, #0
 8002698:	e05c      	b.n	8002754 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800269a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800269c:	2b00      	cmp	r3, #0
 800269e:	d106      	bne.n	80026ae <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4618      	mov	r0, r3
 80026a6:	f001 f835 	bl	8003714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80026aa:	2301      	movs	r3, #1
 80026ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80026ae:	f001 fefb 	bl	80044a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80026b2:	f000 fdb1 	bl	8003218 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80026b6:	f001 fec9 	bl	800444c <vPortEnterCritical>
 80026ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80026c0:	b25b      	sxtb	r3, r3
 80026c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026c6:	d103      	bne.n	80026d0 <xQueueGenericSend+0x164>
 80026c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026d6:	b25b      	sxtb	r3, r3
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026dc:	d103      	bne.n	80026e6 <xQueueGenericSend+0x17a>
 80026de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80026e6:	f001 fedf 	bl	80044a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80026ea:	1d3a      	adds	r2, r7, #4
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f001 f824 	bl	8003740 <xTaskCheckForTimeOut>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d124      	bne.n	8002748 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80026fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002700:	f000 fb13 	bl	8002d2a <prvIsQueueFull>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d018      	beq.n	800273c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800270a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270c:	3310      	adds	r3, #16
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	4611      	mov	r1, r2
 8002712:	4618      	mov	r0, r3
 8002714:	f000 ff4e 	bl	80035b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002718:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800271a:	f000 fa9e 	bl	8002c5a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800271e:	f000 fd89 	bl	8003234 <xTaskResumeAll>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	f47f af7c 	bne.w	8002622 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800272a:	4b0c      	ldr	r3, [pc, #48]	; (800275c <xQueueGenericSend+0x1f0>)
 800272c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	f3bf 8f4f 	dsb	sy
 8002736:	f3bf 8f6f 	isb	sy
 800273a:	e772      	b.n	8002622 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800273c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800273e:	f000 fa8c 	bl	8002c5a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002742:	f000 fd77 	bl	8003234 <xTaskResumeAll>
 8002746:	e76c      	b.n	8002622 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002748:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800274a:	f000 fa86 	bl	8002c5a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800274e:	f000 fd71 	bl	8003234 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002752:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002754:	4618      	mov	r0, r3
 8002756:	3738      	adds	r7, #56	; 0x38
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	e000ed04 	.word	0xe000ed04

08002760 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08e      	sub	sp, #56	; 0x38
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002774:	2b00      	cmp	r3, #0
 8002776:	d109      	bne.n	800278c <xQueueGenericSendFromISR+0x2c>
 8002778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277c:	f383 8811 	msr	BASEPRI, r3
 8002780:	f3bf 8f6f 	isb	sy
 8002784:	f3bf 8f4f 	dsb	sy
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
 800278a:	e7fe      	b.n	800278a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d103      	bne.n	800279a <xQueueGenericSendFromISR+0x3a>
 8002792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <xQueueGenericSendFromISR+0x3e>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <xQueueGenericSendFromISR+0x40>
 800279e:	2300      	movs	r3, #0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d109      	bne.n	80027b8 <xQueueGenericSendFromISR+0x58>
 80027a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a8:	f383 8811 	msr	BASEPRI, r3
 80027ac:	f3bf 8f6f 	isb	sy
 80027b0:	f3bf 8f4f 	dsb	sy
 80027b4:	623b      	str	r3, [r7, #32]
 80027b6:	e7fe      	b.n	80027b6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d103      	bne.n	80027c6 <xQueueGenericSendFromISR+0x66>
 80027be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d101      	bne.n	80027ca <xQueueGenericSendFromISR+0x6a>
 80027c6:	2301      	movs	r3, #1
 80027c8:	e000      	b.n	80027cc <xQueueGenericSendFromISR+0x6c>
 80027ca:	2300      	movs	r3, #0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d109      	bne.n	80027e4 <xQueueGenericSendFromISR+0x84>
 80027d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d4:	f383 8811 	msr	BASEPRI, r3
 80027d8:	f3bf 8f6f 	isb	sy
 80027dc:	f3bf 8f4f 	dsb	sy
 80027e0:	61fb      	str	r3, [r7, #28]
 80027e2:	e7fe      	b.n	80027e2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027e4:	f001 ff0e 	bl	8004604 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80027e8:	f3ef 8211 	mrs	r2, BASEPRI
 80027ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f0:	f383 8811 	msr	BASEPRI, r3
 80027f4:	f3bf 8f6f 	isb	sy
 80027f8:	f3bf 8f4f 	dsb	sy
 80027fc:	61ba      	str	r2, [r7, #24]
 80027fe:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002800:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002802:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002806:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800280a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800280c:	429a      	cmp	r2, r3
 800280e:	d302      	bcc.n	8002816 <xQueueGenericSendFromISR+0xb6>
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	2b02      	cmp	r3, #2
 8002814:	d12c      	bne.n	8002870 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002818:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800281c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	68b9      	ldr	r1, [r7, #8]
 8002824:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002826:	f000 f988 	bl	8002b3a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800282a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800282e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002832:	d112      	bne.n	800285a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002838:	2b00      	cmp	r3, #0
 800283a:	d016      	beq.n	800286a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800283c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800283e:	3324      	adds	r3, #36	; 0x24
 8002840:	4618      	mov	r0, r3
 8002842:	f000 ff05 	bl	8003650 <xTaskRemoveFromEventList>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00e      	beq.n	800286a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00b      	beq.n	800286a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	e007      	b.n	800286a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800285a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800285e:	3301      	adds	r3, #1
 8002860:	b2db      	uxtb	r3, r3
 8002862:	b25a      	sxtb	r2, r3
 8002864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002866:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800286a:	2301      	movs	r3, #1
 800286c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800286e:	e001      	b.n	8002874 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002870:	2300      	movs	r3, #0
 8002872:	637b      	str	r3, [r7, #52]	; 0x34
 8002874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002876:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800287e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002880:	4618      	mov	r0, r3
 8002882:	3738      	adds	r7, #56	; 0x38
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08c      	sub	sp, #48	; 0x30
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002894:	2300      	movs	r3, #0
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800289c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d109      	bne.n	80028b6 <xQueueReceive+0x2e>
	__asm volatile
 80028a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a6:	f383 8811 	msr	BASEPRI, r3
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	f3bf 8f4f 	dsb	sy
 80028b2:	623b      	str	r3, [r7, #32]
 80028b4:	e7fe      	b.n	80028b4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d103      	bne.n	80028c4 <xQueueReceive+0x3c>
 80028bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <xQueueReceive+0x40>
 80028c4:	2301      	movs	r3, #1
 80028c6:	e000      	b.n	80028ca <xQueueReceive+0x42>
 80028c8:	2300      	movs	r3, #0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d109      	bne.n	80028e2 <xQueueReceive+0x5a>
 80028ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d2:	f383 8811 	msr	BASEPRI, r3
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	f3bf 8f4f 	dsb	sy
 80028de:	61fb      	str	r3, [r7, #28]
 80028e0:	e7fe      	b.n	80028e0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80028e2:	f001 f86b 	bl	80039bc <xTaskGetSchedulerState>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d102      	bne.n	80028f2 <xQueueReceive+0x6a>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <xQueueReceive+0x6e>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <xQueueReceive+0x70>
 80028f6:	2300      	movs	r3, #0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <xQueueReceive+0x88>
 80028fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002900:	f383 8811 	msr	BASEPRI, r3
 8002904:	f3bf 8f6f 	isb	sy
 8002908:	f3bf 8f4f 	dsb	sy
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	e7fe      	b.n	800290e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002910:	f001 fd9c 	bl	800444c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002918:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	2b00      	cmp	r3, #0
 800291e:	d01f      	beq.n	8002960 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002924:	f000 f973 	bl	8002c0e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292a:	1e5a      	subs	r2, r3, #1
 800292c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00f      	beq.n	8002958 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293a:	3310      	adds	r3, #16
 800293c:	4618      	mov	r0, r3
 800293e:	f000 fe87 	bl	8003650 <xTaskRemoveFromEventList>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002948:	4b3c      	ldr	r3, [pc, #240]	; (8002a3c <xQueueReceive+0x1b4>)
 800294a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002958:	f001 fda6 	bl	80044a8 <vPortExitCritical>
				return pdPASS;
 800295c:	2301      	movs	r3, #1
 800295e:	e069      	b.n	8002a34 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d103      	bne.n	800296e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002966:	f001 fd9f 	bl	80044a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800296a:	2300      	movs	r3, #0
 800296c:	e062      	b.n	8002a34 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800296e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002974:	f107 0310 	add.w	r3, r7, #16
 8002978:	4618      	mov	r0, r3
 800297a:	f000 fecb 	bl	8003714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800297e:	2301      	movs	r3, #1
 8002980:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002982:	f001 fd91 	bl	80044a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002986:	f000 fc47 	bl	8003218 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800298a:	f001 fd5f 	bl	800444c <vPortEnterCritical>
 800298e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002990:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002994:	b25b      	sxtb	r3, r3
 8002996:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800299a:	d103      	bne.n	80029a4 <xQueueReceive+0x11c>
 800299c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029aa:	b25b      	sxtb	r3, r3
 80029ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029b0:	d103      	bne.n	80029ba <xQueueReceive+0x132>
 80029b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029ba:	f001 fd75 	bl	80044a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80029be:	1d3a      	adds	r2, r7, #4
 80029c0:	f107 0310 	add.w	r3, r7, #16
 80029c4:	4611      	mov	r1, r2
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 feba 	bl	8003740 <xTaskCheckForTimeOut>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d123      	bne.n	8002a1a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029d4:	f000 f993 	bl	8002cfe <prvIsQueueEmpty>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d017      	beq.n	8002a0e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80029de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e0:	3324      	adds	r3, #36	; 0x24
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 fde4 	bl	80035b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80029ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029ee:	f000 f934 	bl	8002c5a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80029f2:	f000 fc1f 	bl	8003234 <xTaskResumeAll>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d189      	bne.n	8002910 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80029fc:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <xQueueReceive+0x1b4>)
 80029fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	f3bf 8f4f 	dsb	sy
 8002a08:	f3bf 8f6f 	isb	sy
 8002a0c:	e780      	b.n	8002910 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002a0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a10:	f000 f923 	bl	8002c5a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002a14:	f000 fc0e 	bl	8003234 <xTaskResumeAll>
 8002a18:	e77a      	b.n	8002910 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002a1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a1c:	f000 f91d 	bl	8002c5a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002a20:	f000 fc08 	bl	8003234 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a26:	f000 f96a 	bl	8002cfe <prvIsQueueEmpty>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f43f af6f 	beq.w	8002910 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002a32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3730      	adds	r7, #48	; 0x30
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	e000ed04 	.word	0xe000ed04

08002a40 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08e      	sub	sp, #56	; 0x38
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d109      	bne.n	8002a6a <xQueueReceiveFromISR+0x2a>
 8002a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a5a:	f383 8811 	msr	BASEPRI, r3
 8002a5e:	f3bf 8f6f 	isb	sy
 8002a62:	f3bf 8f4f 	dsb	sy
 8002a66:	623b      	str	r3, [r7, #32]
 8002a68:	e7fe      	b.n	8002a68 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d103      	bne.n	8002a78 <xQueueReceiveFromISR+0x38>
 8002a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <xQueueReceiveFromISR+0x3c>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e000      	b.n	8002a7e <xQueueReceiveFromISR+0x3e>
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d109      	bne.n	8002a96 <xQueueReceiveFromISR+0x56>
 8002a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a86:	f383 8811 	msr	BASEPRI, r3
 8002a8a:	f3bf 8f6f 	isb	sy
 8002a8e:	f3bf 8f4f 	dsb	sy
 8002a92:	61fb      	str	r3, [r7, #28]
 8002a94:	e7fe      	b.n	8002a94 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a96:	f001 fdb5 	bl	8004604 <vPortValidateInterruptPriority>
	__asm volatile
 8002a9a:	f3ef 8211 	mrs	r2, BASEPRI
 8002a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa2:	f383 8811 	msr	BASEPRI, r3
 8002aa6:	f3bf 8f6f 	isb	sy
 8002aaa:	f3bf 8f4f 	dsb	sy
 8002aae:	61ba      	str	r2, [r7, #24]
 8002ab0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002ab2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d02f      	beq.n	8002b22 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ac4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ac8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ad0:	f000 f89d 	bl	8002c0e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad6:	1e5a      	subs	r2, r3, #1
 8002ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ada:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002adc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002ae0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ae4:	d112      	bne.n	8002b0c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d016      	beq.n	8002b1c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af0:	3310      	adds	r3, #16
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fdac 	bl	8003650 <xTaskRemoveFromEventList>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00e      	beq.n	8002b1c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00b      	beq.n	8002b1c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	e007      	b.n	8002b1c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b10:	3301      	adds	r3, #1
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	b25a      	sxtb	r2, r3
 8002b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	637b      	str	r3, [r7, #52]	; 0x34
 8002b20:	e001      	b.n	8002b26 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
 8002b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b28:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3738      	adds	r7, #56	; 0x38
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	60f8      	str	r0, [r7, #12]
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10d      	bne.n	8002b74 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d14d      	bne.n	8002bfc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f000 ff47 	bl	80039f8 <xTaskPriorityDisinherit>
 8002b6a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	609a      	str	r2, [r3, #8]
 8002b72:	e043      	b.n	8002bfc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d119      	bne.n	8002bae <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6858      	ldr	r0, [r3, #4]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	461a      	mov	r2, r3
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	f001 ff75 	bl	8004a74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	441a      	add	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d32b      	bcc.n	8002bfc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	e026      	b.n	8002bfc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	68d8      	ldr	r0, [r3, #12]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	f001 ff5b 	bl	8004a74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	425b      	negs	r3, r3
 8002bc8:	441a      	add	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d207      	bcs.n	8002bea <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	425b      	negs	r3, r3
 8002be4:	441a      	add	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d105      	bne.n	8002bfc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002c04:	697b      	ldr	r3, [r7, #20]
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3718      	adds	r7, #24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d018      	beq.n	8002c52 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68da      	ldr	r2, [r3, #12]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c28:	441a      	add	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d303      	bcc.n	8002c42 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68d9      	ldr	r1, [r3, #12]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	6838      	ldr	r0, [r7, #0]
 8002c4e:	f001 ff11 	bl	8004a74 <memcpy>
	}
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b084      	sub	sp, #16
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c62:	f001 fbf3 	bl	800444c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c6c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c6e:	e011      	b.n	8002c94 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d012      	beq.n	8002c9e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3324      	adds	r3, #36	; 0x24
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fce7 	bl	8003650 <xTaskRemoveFromEventList>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002c88:	f000 fdba 	bl	8003800 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	dce9      	bgt.n	8002c70 <prvUnlockQueue+0x16>
 8002c9c:	e000      	b.n	8002ca0 <prvUnlockQueue+0x46>
					break;
 8002c9e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	22ff      	movs	r2, #255	; 0xff
 8002ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002ca8:	f001 fbfe 	bl	80044a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002cac:	f001 fbce 	bl	800444c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cb6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002cb8:	e011      	b.n	8002cde <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d012      	beq.n	8002ce8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3310      	adds	r3, #16
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 fcc2 	bl	8003650 <xTaskRemoveFromEventList>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002cd2:	f000 fd95 	bl	8003800 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002cd6:	7bbb      	ldrb	r3, [r7, #14]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002cde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	dce9      	bgt.n	8002cba <prvUnlockQueue+0x60>
 8002ce6:	e000      	b.n	8002cea <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002ce8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	22ff      	movs	r2, #255	; 0xff
 8002cee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002cf2:	f001 fbd9 	bl	80044a8 <vPortExitCritical>
}
 8002cf6:	bf00      	nop
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b084      	sub	sp, #16
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d06:	f001 fba1 	bl	800444c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002d12:	2301      	movs	r3, #1
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	e001      	b.n	8002d1c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d1c:	f001 fbc4 	bl	80044a8 <vPortExitCritical>

	return xReturn;
 8002d20:	68fb      	ldr	r3, [r7, #12]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b084      	sub	sp, #16
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d32:	f001 fb8b 	bl	800444c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d102      	bne.n	8002d48 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002d42:	2301      	movs	r3, #1
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	e001      	b.n	8002d4c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d4c:	f001 fbac 	bl	80044a8 <vPortExitCritical>

	return xReturn;
 8002d50:	68fb      	ldr	r3, [r7, #12]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	e014      	b.n	8002d96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002d6c:	4a0e      	ldr	r2, [pc, #56]	; (8002da8 <vQueueAddToRegistry+0x4c>)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d10b      	bne.n	8002d90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002d78:	490b      	ldr	r1, [pc, #44]	; (8002da8 <vQueueAddToRegistry+0x4c>)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002d82:	4a09      	ldr	r2, [pc, #36]	; (8002da8 <vQueueAddToRegistry+0x4c>)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	4413      	add	r3, r2
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002d8e:	e005      	b.n	8002d9c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	3301      	adds	r3, #1
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2b07      	cmp	r3, #7
 8002d9a:	d9e7      	bls.n	8002d6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002d9c:	bf00      	nop
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	20004980 	.word	0x20004980

08002dac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002dbc:	f001 fb46 	bl	800444c <vPortEnterCritical>
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002dc6:	b25b      	sxtb	r3, r3
 8002dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dcc:	d103      	bne.n	8002dd6 <vQueueWaitForMessageRestricted+0x2a>
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ddc:	b25b      	sxtb	r3, r3
 8002dde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002de2:	d103      	bne.n	8002dec <vQueueWaitForMessageRestricted+0x40>
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dec:	f001 fb5c 	bl	80044a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d106      	bne.n	8002e06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	3324      	adds	r3, #36	; 0x24
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	68b9      	ldr	r1, [r7, #8]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 fbfb 	bl	80035fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002e06:	6978      	ldr	r0, [r7, #20]
 8002e08:	f7ff ff27 	bl	8002c5a <prvUnlockQueue>
	}
 8002e0c:	bf00      	nop
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08e      	sub	sp, #56	; 0x38
 8002e18:	af04      	add	r7, sp, #16
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
 8002e20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d109      	bne.n	8002e3c <xTaskCreateStatic+0x28>
	__asm volatile
 8002e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2c:	f383 8811 	msr	BASEPRI, r3
 8002e30:	f3bf 8f6f 	isb	sy
 8002e34:	f3bf 8f4f 	dsb	sy
 8002e38:	623b      	str	r3, [r7, #32]
 8002e3a:	e7fe      	b.n	8002e3a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d109      	bne.n	8002e56 <xTaskCreateStatic+0x42>
 8002e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e46:	f383 8811 	msr	BASEPRI, r3
 8002e4a:	f3bf 8f6f 	isb	sy
 8002e4e:	f3bf 8f4f 	dsb	sy
 8002e52:	61fb      	str	r3, [r7, #28]
 8002e54:	e7fe      	b.n	8002e54 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e56:	235c      	movs	r3, #92	; 0x5c
 8002e58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	2b5c      	cmp	r3, #92	; 0x5c
 8002e5e:	d009      	beq.n	8002e74 <xTaskCreateStatic+0x60>
 8002e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e64:	f383 8811 	msr	BASEPRI, r3
 8002e68:	f3bf 8f6f 	isb	sy
 8002e6c:	f3bf 8f4f 	dsb	sy
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	e7fe      	b.n	8002e72 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002e74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d01e      	beq.n	8002eba <xTaskCreateStatic+0xa6>
 8002e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d01b      	beq.n	8002eba <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e84:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e8a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002e94:	2300      	movs	r3, #0
 8002e96:	9303      	str	r3, [sp, #12]
 8002e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9a:	9302      	str	r3, [sp, #8]
 8002e9c:	f107 0314 	add.w	r3, r7, #20
 8002ea0:	9301      	str	r3, [sp, #4]
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea4:	9300      	str	r3, [sp, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	68b9      	ldr	r1, [r7, #8]
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 f850 	bl	8002f52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002eb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eb4:	f000 f8dc 	bl	8003070 <prvAddNewTaskToReadyList>
 8002eb8:	e001      	b.n	8002ebe <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ebe:	697b      	ldr	r3, [r7, #20]
	}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3728      	adds	r7, #40	; 0x28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08c      	sub	sp, #48	; 0x30
 8002ecc:	af04      	add	r7, sp, #16
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002ed8:	88fb      	ldrh	r3, [r7, #6]
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4618      	mov	r0, r3
 8002ede:	f001 fbcf 	bl	8004680 <pvPortMalloc>
 8002ee2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00e      	beq.n	8002f08 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002eea:	205c      	movs	r0, #92	; 0x5c
 8002eec:	f001 fbc8 	bl	8004680 <pvPortMalloc>
 8002ef0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	631a      	str	r2, [r3, #48]	; 0x30
 8002efe:	e005      	b.n	8002f0c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002f00:	6978      	ldr	r0, [r7, #20]
 8002f02:	f001 fc7f 	bl	8004804 <vPortFree>
 8002f06:	e001      	b.n	8002f0c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d017      	beq.n	8002f42 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f1a:	88fa      	ldrh	r2, [r7, #6]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	9303      	str	r3, [sp, #12]
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	9302      	str	r3, [sp, #8]
 8002f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 f80e 	bl	8002f52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f36:	69f8      	ldr	r0, [r7, #28]
 8002f38:	f000 f89a 	bl	8003070 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	61bb      	str	r3, [r7, #24]
 8002f40:	e002      	b.n	8002f48 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f46:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f48:	69bb      	ldr	r3, [r7, #24]
	}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b088      	sub	sp, #32
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	60b9      	str	r1, [r7, #8]
 8002f5c:	607a      	str	r2, [r7, #4]
 8002f5e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f62:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	461a      	mov	r2, r3
 8002f6a:	21a5      	movs	r1, #165	; 0xa5
 8002f6c:	f001 fd8d 	bl	8004a8a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	f023 0307 	bic.w	r3, r3, #7
 8002f88:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d009      	beq.n	8002fa8 <prvInitialiseNewTask+0x56>
 8002f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f98:	f383 8811 	msr	BASEPRI, r3
 8002f9c:	f3bf 8f6f 	isb	sy
 8002fa0:	f3bf 8f4f 	dsb	sy
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	e7fe      	b.n	8002fa6 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d01f      	beq.n	8002fee <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	e012      	b.n	8002fda <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	4413      	add	r3, r2
 8002fba:	7819      	ldrb	r1, [r3, #0]
 8002fbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	3334      	adds	r3, #52	; 0x34
 8002fc4:	460a      	mov	r2, r1
 8002fc6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002fc8:	68ba      	ldr	r2, [r7, #8]
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	4413      	add	r3, r2
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d006      	beq.n	8002fe2 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	61fb      	str	r3, [r7, #28]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	2b0f      	cmp	r3, #15
 8002fde:	d9e9      	bls.n	8002fb4 <prvInitialiseNewTask+0x62>
 8002fe0:	e000      	b.n	8002fe4 <prvInitialiseNewTask+0x92>
			{
				break;
 8002fe2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fec:	e003      	b.n	8002ff6 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff8:	2b37      	cmp	r3, #55	; 0x37
 8002ffa:	d901      	bls.n	8003000 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002ffc:	2337      	movs	r3, #55	; 0x37
 8002ffe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003002:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003004:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003008:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800300a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800300c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300e:	2200      	movs	r2, #0
 8003010:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003014:	3304      	adds	r3, #4
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff f8d6 	bl	80021c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800301c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301e:	3318      	adds	r3, #24
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff f8d1 	bl	80021c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800302a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800302c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800302e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003034:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003038:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800303a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800303c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303e:	2200      	movs	r2, #0
 8003040:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003044:	2200      	movs	r2, #0
 8003046:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	68f9      	ldr	r1, [r7, #12]
 800304e:	69b8      	ldr	r0, [r7, #24]
 8003050:	f001 f8d8 	bl	8004204 <pxPortInitialiseStack>
 8003054:	4602      	mov	r2, r0
 8003056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003058:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800305a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800305c:	2b00      	cmp	r3, #0
 800305e:	d002      	beq.n	8003066 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003062:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003064:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003066:	bf00      	nop
 8003068:	3720      	adds	r7, #32
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003078:	f001 f9e8 	bl	800444c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800307c:	4b2d      	ldr	r3, [pc, #180]	; (8003134 <prvAddNewTaskToReadyList+0xc4>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	3301      	adds	r3, #1
 8003082:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <prvAddNewTaskToReadyList+0xc4>)
 8003084:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003086:	4b2c      	ldr	r3, [pc, #176]	; (8003138 <prvAddNewTaskToReadyList+0xc8>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d109      	bne.n	80030a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800308e:	4a2a      	ldr	r2, [pc, #168]	; (8003138 <prvAddNewTaskToReadyList+0xc8>)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003094:	4b27      	ldr	r3, [pc, #156]	; (8003134 <prvAddNewTaskToReadyList+0xc4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d110      	bne.n	80030be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800309c:	f000 fbd4 	bl	8003848 <prvInitialiseTaskLists>
 80030a0:	e00d      	b.n	80030be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80030a2:	4b26      	ldr	r3, [pc, #152]	; (800313c <prvAddNewTaskToReadyList+0xcc>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030aa:	4b23      	ldr	r3, [pc, #140]	; (8003138 <prvAddNewTaskToReadyList+0xc8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d802      	bhi.n	80030be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80030b8:	4a1f      	ldr	r2, [pc, #124]	; (8003138 <prvAddNewTaskToReadyList+0xc8>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <prvAddNewTaskToReadyList+0xd0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	3301      	adds	r3, #1
 80030c4:	4a1e      	ldr	r2, [pc, #120]	; (8003140 <prvAddNewTaskToReadyList+0xd0>)
 80030c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80030c8:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <prvAddNewTaskToReadyList+0xd0>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d4:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <prvAddNewTaskToReadyList+0xd4>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d903      	bls.n	80030e4 <prvAddNewTaskToReadyList+0x74>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	4a18      	ldr	r2, [pc, #96]	; (8003144 <prvAddNewTaskToReadyList+0xd4>)
 80030e2:	6013      	str	r3, [r2, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4a15      	ldr	r2, [pc, #84]	; (8003148 <prvAddNewTaskToReadyList+0xd8>)
 80030f2:	441a      	add	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3304      	adds	r3, #4
 80030f8:	4619      	mov	r1, r3
 80030fa:	4610      	mov	r0, r2
 80030fc:	f7ff f871 	bl	80021e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003100:	f001 f9d2 	bl	80044a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003104:	4b0d      	ldr	r3, [pc, #52]	; (800313c <prvAddNewTaskToReadyList+0xcc>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00e      	beq.n	800312a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800310c:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <prvAddNewTaskToReadyList+0xc8>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	429a      	cmp	r2, r3
 8003118:	d207      	bcs.n	800312a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800311a:	4b0c      	ldr	r3, [pc, #48]	; (800314c <prvAddNewTaskToReadyList+0xdc>)
 800311c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	f3bf 8f4f 	dsb	sy
 8003126:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000bbc 	.word	0x20000bbc
 8003138:	200006e8 	.word	0x200006e8
 800313c:	20000bc8 	.word	0x20000bc8
 8003140:	20000bd8 	.word	0x20000bd8
 8003144:	20000bc4 	.word	0x20000bc4
 8003148:	200006ec 	.word	0x200006ec
 800314c:	e000ed04 	.word	0xe000ed04

08003150 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08a      	sub	sp, #40	; 0x28
 8003154:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003156:	2300      	movs	r3, #0
 8003158:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800315a:	2300      	movs	r3, #0
 800315c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800315e:	463a      	mov	r2, r7
 8003160:	1d39      	adds	r1, r7, #4
 8003162:	f107 0308 	add.w	r3, r7, #8
 8003166:	4618      	mov	r0, r3
 8003168:	f7fe ffda 	bl	8002120 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800316c:	6839      	ldr	r1, [r7, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	9202      	str	r2, [sp, #8]
 8003174:	9301      	str	r3, [sp, #4]
 8003176:	2300      	movs	r3, #0
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	2300      	movs	r3, #0
 800317c:	460a      	mov	r2, r1
 800317e:	4920      	ldr	r1, [pc, #128]	; (8003200 <vTaskStartScheduler+0xb0>)
 8003180:	4820      	ldr	r0, [pc, #128]	; (8003204 <vTaskStartScheduler+0xb4>)
 8003182:	f7ff fe47 	bl	8002e14 <xTaskCreateStatic>
 8003186:	4602      	mov	r2, r0
 8003188:	4b1f      	ldr	r3, [pc, #124]	; (8003208 <vTaskStartScheduler+0xb8>)
 800318a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800318c:	4b1e      	ldr	r3, [pc, #120]	; (8003208 <vTaskStartScheduler+0xb8>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003194:	2301      	movs	r3, #1
 8003196:	617b      	str	r3, [r7, #20]
 8003198:	e001      	b.n	800319e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d102      	bne.n	80031aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80031a4:	f000 fce8 	bl	8003b78 <xTimerCreateTimerTask>
 80031a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d115      	bne.n	80031dc <vTaskStartScheduler+0x8c>
 80031b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b4:	f383 8811 	msr	BASEPRI, r3
 80031b8:	f3bf 8f6f 	isb	sy
 80031bc:	f3bf 8f4f 	dsb	sy
 80031c0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80031c2:	4b12      	ldr	r3, [pc, #72]	; (800320c <vTaskStartScheduler+0xbc>)
 80031c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80031ca:	4b11      	ldr	r3, [pc, #68]	; (8003210 <vTaskStartScheduler+0xc0>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80031d0:	4b10      	ldr	r3, [pc, #64]	; (8003214 <vTaskStartScheduler+0xc4>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80031d6:	f001 f89b 	bl	8004310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80031da:	e00d      	b.n	80031f8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031e2:	d109      	bne.n	80031f8 <vTaskStartScheduler+0xa8>
 80031e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e8:	f383 8811 	msr	BASEPRI, r3
 80031ec:	f3bf 8f6f 	isb	sy
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	e7fe      	b.n	80031f6 <vTaskStartScheduler+0xa6>
}
 80031f8:	bf00      	nop
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	08004ac0 	.word	0x08004ac0
 8003204:	08003819 	.word	0x08003819
 8003208:	20000be0 	.word	0x20000be0
 800320c:	20000bdc 	.word	0x20000bdc
 8003210:	20000bc8 	.word	0x20000bc8
 8003214:	20000bc0 	.word	0x20000bc0

08003218 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800321c:	4b04      	ldr	r3, [pc, #16]	; (8003230 <vTaskSuspendAll+0x18>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3301      	adds	r3, #1
 8003222:	4a03      	ldr	r2, [pc, #12]	; (8003230 <vTaskSuspendAll+0x18>)
 8003224:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003226:	bf00      	nop
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	20000be4 	.word	0x20000be4

08003234 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800323a:	2300      	movs	r3, #0
 800323c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003242:	4b41      	ldr	r3, [pc, #260]	; (8003348 <xTaskResumeAll+0x114>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <xTaskResumeAll+0x2a>
 800324a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800324e:	f383 8811 	msr	BASEPRI, r3
 8003252:	f3bf 8f6f 	isb	sy
 8003256:	f3bf 8f4f 	dsb	sy
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	e7fe      	b.n	800325c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800325e:	f001 f8f5 	bl	800444c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003262:	4b39      	ldr	r3, [pc, #228]	; (8003348 <xTaskResumeAll+0x114>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	3b01      	subs	r3, #1
 8003268:	4a37      	ldr	r2, [pc, #220]	; (8003348 <xTaskResumeAll+0x114>)
 800326a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800326c:	4b36      	ldr	r3, [pc, #216]	; (8003348 <xTaskResumeAll+0x114>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d162      	bne.n	800333a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003274:	4b35      	ldr	r3, [pc, #212]	; (800334c <xTaskResumeAll+0x118>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d05e      	beq.n	800333a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800327c:	e02f      	b.n	80032de <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800327e:	4b34      	ldr	r3, [pc, #208]	; (8003350 <xTaskResumeAll+0x11c>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	3318      	adds	r3, #24
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff f806 	bl	800229c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	3304      	adds	r3, #4
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff f801 	bl	800229c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329e:	4b2d      	ldr	r3, [pc, #180]	; (8003354 <xTaskResumeAll+0x120>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d903      	bls.n	80032ae <xTaskResumeAll+0x7a>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	4a2a      	ldr	r2, [pc, #168]	; (8003354 <xTaskResumeAll+0x120>)
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032b2:	4613      	mov	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4a27      	ldr	r2, [pc, #156]	; (8003358 <xTaskResumeAll+0x124>)
 80032bc:	441a      	add	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	3304      	adds	r3, #4
 80032c2:	4619      	mov	r1, r3
 80032c4:	4610      	mov	r0, r2
 80032c6:	f7fe ff8c 	bl	80021e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ce:	4b23      	ldr	r3, [pc, #140]	; (800335c <xTaskResumeAll+0x128>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d302      	bcc.n	80032de <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80032d8:	4b21      	ldr	r3, [pc, #132]	; (8003360 <xTaskResumeAll+0x12c>)
 80032da:	2201      	movs	r2, #1
 80032dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032de:	4b1c      	ldr	r3, [pc, #112]	; (8003350 <xTaskResumeAll+0x11c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1cb      	bne.n	800327e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80032ec:	f000 fb46 	bl	800397c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80032f0:	4b1c      	ldr	r3, [pc, #112]	; (8003364 <xTaskResumeAll+0x130>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d010      	beq.n	800331e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80032fc:	f000 f846 	bl	800338c <xTaskIncrementTick>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003306:	4b16      	ldr	r3, [pc, #88]	; (8003360 <xTaskResumeAll+0x12c>)
 8003308:	2201      	movs	r2, #1
 800330a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1f1      	bne.n	80032fc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003318:	4b12      	ldr	r3, [pc, #72]	; (8003364 <xTaskResumeAll+0x130>)
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800331e:	4b10      	ldr	r3, [pc, #64]	; (8003360 <xTaskResumeAll+0x12c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003326:	2301      	movs	r3, #1
 8003328:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800332a:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <xTaskResumeAll+0x134>)
 800332c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003330:	601a      	str	r2, [r3, #0]
 8003332:	f3bf 8f4f 	dsb	sy
 8003336:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800333a:	f001 f8b5 	bl	80044a8 <vPortExitCritical>

	return xAlreadyYielded;
 800333e:	68bb      	ldr	r3, [r7, #8]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	20000be4 	.word	0x20000be4
 800334c:	20000bbc 	.word	0x20000bbc
 8003350:	20000b7c 	.word	0x20000b7c
 8003354:	20000bc4 	.word	0x20000bc4
 8003358:	200006ec 	.word	0x200006ec
 800335c:	200006e8 	.word	0x200006e8
 8003360:	20000bd0 	.word	0x20000bd0
 8003364:	20000bcc 	.word	0x20000bcc
 8003368:	e000ed04 	.word	0xe000ed04

0800336c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003372:	4b05      	ldr	r3, [pc, #20]	; (8003388 <xTaskGetTickCount+0x1c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003378:	687b      	ldr	r3, [r7, #4]
}
 800337a:	4618      	mov	r0, r3
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	20000bc0 	.word	0x20000bc0

0800338c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003392:	2300      	movs	r3, #0
 8003394:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003396:	4b4e      	ldr	r3, [pc, #312]	; (80034d0 <xTaskIncrementTick+0x144>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	f040 8088 	bne.w	80034b0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80033a0:	4b4c      	ldr	r3, [pc, #304]	; (80034d4 <xTaskIncrementTick+0x148>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	3301      	adds	r3, #1
 80033a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80033a8:	4a4a      	ldr	r2, [pc, #296]	; (80034d4 <xTaskIncrementTick+0x148>)
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d11f      	bne.n	80033f4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80033b4:	4b48      	ldr	r3, [pc, #288]	; (80034d8 <xTaskIncrementTick+0x14c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d009      	beq.n	80033d2 <xTaskIncrementTick+0x46>
 80033be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	603b      	str	r3, [r7, #0]
 80033d0:	e7fe      	b.n	80033d0 <xTaskIncrementTick+0x44>
 80033d2:	4b41      	ldr	r3, [pc, #260]	; (80034d8 <xTaskIncrementTick+0x14c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	4b40      	ldr	r3, [pc, #256]	; (80034dc <xTaskIncrementTick+0x150>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a3e      	ldr	r2, [pc, #248]	; (80034d8 <xTaskIncrementTick+0x14c>)
 80033de:	6013      	str	r3, [r2, #0]
 80033e0:	4a3e      	ldr	r2, [pc, #248]	; (80034dc <xTaskIncrementTick+0x150>)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	4b3e      	ldr	r3, [pc, #248]	; (80034e0 <xTaskIncrementTick+0x154>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	3301      	adds	r3, #1
 80033ec:	4a3c      	ldr	r2, [pc, #240]	; (80034e0 <xTaskIncrementTick+0x154>)
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	f000 fac4 	bl	800397c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80033f4:	4b3b      	ldr	r3, [pc, #236]	; (80034e4 <xTaskIncrementTick+0x158>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d349      	bcc.n	8003492 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033fe:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <xTaskIncrementTick+0x14c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d104      	bne.n	8003412 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003408:	4b36      	ldr	r3, [pc, #216]	; (80034e4 <xTaskIncrementTick+0x158>)
 800340a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800340e:	601a      	str	r2, [r3, #0]
					break;
 8003410:	e03f      	b.n	8003492 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003412:	4b31      	ldr	r3, [pc, #196]	; (80034d8 <xTaskIncrementTick+0x14c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	429a      	cmp	r2, r3
 8003428:	d203      	bcs.n	8003432 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800342a:	4a2e      	ldr	r2, [pc, #184]	; (80034e4 <xTaskIncrementTick+0x158>)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003430:	e02f      	b.n	8003492 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	3304      	adds	r3, #4
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe ff30 	bl	800229c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003440:	2b00      	cmp	r3, #0
 8003442:	d004      	beq.n	800344e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	3318      	adds	r3, #24
 8003448:	4618      	mov	r0, r3
 800344a:	f7fe ff27 	bl	800229c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003452:	4b25      	ldr	r3, [pc, #148]	; (80034e8 <xTaskIncrementTick+0x15c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d903      	bls.n	8003462 <xTaskIncrementTick+0xd6>
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345e:	4a22      	ldr	r2, [pc, #136]	; (80034e8 <xTaskIncrementTick+0x15c>)
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003466:	4613      	mov	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	4a1f      	ldr	r2, [pc, #124]	; (80034ec <xTaskIncrementTick+0x160>)
 8003470:	441a      	add	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3304      	adds	r3, #4
 8003476:	4619      	mov	r1, r3
 8003478:	4610      	mov	r0, r2
 800347a:	f7fe feb2 	bl	80021e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003482:	4b1b      	ldr	r3, [pc, #108]	; (80034f0 <xTaskIncrementTick+0x164>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	429a      	cmp	r2, r3
 800348a:	d3b8      	bcc.n	80033fe <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800348c:	2301      	movs	r3, #1
 800348e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003490:	e7b5      	b.n	80033fe <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003492:	4b17      	ldr	r3, [pc, #92]	; (80034f0 <xTaskIncrementTick+0x164>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003498:	4914      	ldr	r1, [pc, #80]	; (80034ec <xTaskIncrementTick+0x160>)
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d907      	bls.n	80034ba <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80034aa:	2301      	movs	r3, #1
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	e004      	b.n	80034ba <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80034b0:	4b10      	ldr	r3, [pc, #64]	; (80034f4 <xTaskIncrementTick+0x168>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	3301      	adds	r3, #1
 80034b6:	4a0f      	ldr	r2, [pc, #60]	; (80034f4 <xTaskIncrementTick+0x168>)
 80034b8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80034ba:	4b0f      	ldr	r3, [pc, #60]	; (80034f8 <xTaskIncrementTick+0x16c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80034c2:	2301      	movs	r3, #1
 80034c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80034c6:	697b      	ldr	r3, [r7, #20]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20000be4 	.word	0x20000be4
 80034d4:	20000bc0 	.word	0x20000bc0
 80034d8:	20000b74 	.word	0x20000b74
 80034dc:	20000b78 	.word	0x20000b78
 80034e0:	20000bd4 	.word	0x20000bd4
 80034e4:	20000bdc 	.word	0x20000bdc
 80034e8:	20000bc4 	.word	0x20000bc4
 80034ec:	200006ec 	.word	0x200006ec
 80034f0:	200006e8 	.word	0x200006e8
 80034f4:	20000bcc 	.word	0x20000bcc
 80034f8:	20000bd0 	.word	0x20000bd0

080034fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003502:	4b27      	ldr	r3, [pc, #156]	; (80035a0 <vTaskSwitchContext+0xa4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800350a:	4b26      	ldr	r3, [pc, #152]	; (80035a4 <vTaskSwitchContext+0xa8>)
 800350c:	2201      	movs	r2, #1
 800350e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003510:	e040      	b.n	8003594 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003512:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <vTaskSwitchContext+0xa8>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003518:	4b23      	ldr	r3, [pc, #140]	; (80035a8 <vTaskSwitchContext+0xac>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	e00f      	b.n	8003540 <vTaskSwitchContext+0x44>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <vTaskSwitchContext+0x3e>
 8003526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800352a:	f383 8811 	msr	BASEPRI, r3
 800352e:	f3bf 8f6f 	isb	sy
 8003532:	f3bf 8f4f 	dsb	sy
 8003536:	607b      	str	r3, [r7, #4]
 8003538:	e7fe      	b.n	8003538 <vTaskSwitchContext+0x3c>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	3b01      	subs	r3, #1
 800353e:	60fb      	str	r3, [r7, #12]
 8003540:	491a      	ldr	r1, [pc, #104]	; (80035ac <vTaskSwitchContext+0xb0>)
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0e5      	beq.n	8003520 <vTaskSwitchContext+0x24>
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	4613      	mov	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4a13      	ldr	r2, [pc, #76]	; (80035ac <vTaskSwitchContext+0xb0>)
 8003560:	4413      	add	r3, r2
 8003562:	60bb      	str	r3, [r7, #8]
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	605a      	str	r2, [r3, #4]
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	3308      	adds	r3, #8
 8003576:	429a      	cmp	r2, r3
 8003578:	d104      	bne.n	8003584 <vTaskSwitchContext+0x88>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	605a      	str	r2, [r3, #4]
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	4a09      	ldr	r2, [pc, #36]	; (80035b0 <vTaskSwitchContext+0xb4>)
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	4a06      	ldr	r2, [pc, #24]	; (80035a8 <vTaskSwitchContext+0xac>)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6013      	str	r3, [r2, #0]
}
 8003594:	bf00      	nop
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	20000be4 	.word	0x20000be4
 80035a4:	20000bd0 	.word	0x20000bd0
 80035a8:	20000bc4 	.word	0x20000bc4
 80035ac:	200006ec 	.word	0x200006ec
 80035b0:	200006e8 	.word	0x200006e8

080035b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d109      	bne.n	80035d8 <vTaskPlaceOnEventList+0x24>
 80035c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c8:	f383 8811 	msr	BASEPRI, r3
 80035cc:	f3bf 8f6f 	isb	sy
 80035d0:	f3bf 8f4f 	dsb	sy
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	e7fe      	b.n	80035d6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80035d8:	4b07      	ldr	r3, [pc, #28]	; (80035f8 <vTaskPlaceOnEventList+0x44>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	3318      	adds	r3, #24
 80035de:	4619      	mov	r1, r3
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7fe fe22 	bl	800222a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80035e6:	2101      	movs	r1, #1
 80035e8:	6838      	ldr	r0, [r7, #0]
 80035ea:	f000 fa71 	bl	8003ad0 <prvAddCurrentTaskToDelayedList>
}
 80035ee:	bf00      	nop
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	200006e8 	.word	0x200006e8

080035fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <vTaskPlaceOnEventListRestricted+0x26>
 800360e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003612:	f383 8811 	msr	BASEPRI, r3
 8003616:	f3bf 8f6f 	isb	sy
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	e7fe      	b.n	8003620 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003622:	4b0a      	ldr	r3, [pc, #40]	; (800364c <vTaskPlaceOnEventListRestricted+0x50>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	3318      	adds	r3, #24
 8003628:	4619      	mov	r1, r3
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f7fe fdd9 	bl	80021e2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003636:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800363a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	68b8      	ldr	r0, [r7, #8]
 8003640:	f000 fa46 	bl	8003ad0 <prvAddCurrentTaskToDelayedList>
	}
 8003644:	bf00      	nop
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	200006e8 	.word	0x200006e8

08003650 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d109      	bne.n	800367a <xTaskRemoveFromEventList+0x2a>
 8003666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800366a:	f383 8811 	msr	BASEPRI, r3
 800366e:	f3bf 8f6f 	isb	sy
 8003672:	f3bf 8f4f 	dsb	sy
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	e7fe      	b.n	8003678 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	3318      	adds	r3, #24
 800367e:	4618      	mov	r0, r3
 8003680:	f7fe fe0c 	bl	800229c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003684:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <xTaskRemoveFromEventList+0xac>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d11d      	bne.n	80036c8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	3304      	adds	r3, #4
 8003690:	4618      	mov	r0, r3
 8003692:	f7fe fe03 	bl	800229c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369a:	4b19      	ldr	r3, [pc, #100]	; (8003700 <xTaskRemoveFromEventList+0xb0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d903      	bls.n	80036aa <xTaskRemoveFromEventList+0x5a>
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a6:	4a16      	ldr	r2, [pc, #88]	; (8003700 <xTaskRemoveFromEventList+0xb0>)
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ae:	4613      	mov	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4413      	add	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4a13      	ldr	r2, [pc, #76]	; (8003704 <xTaskRemoveFromEventList+0xb4>)
 80036b8:	441a      	add	r2, r3
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	3304      	adds	r3, #4
 80036be:	4619      	mov	r1, r3
 80036c0:	4610      	mov	r0, r2
 80036c2:	f7fe fd8e 	bl	80021e2 <vListInsertEnd>
 80036c6:	e005      	b.n	80036d4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	3318      	adds	r3, #24
 80036cc:	4619      	mov	r1, r3
 80036ce:	480e      	ldr	r0, [pc, #56]	; (8003708 <xTaskRemoveFromEventList+0xb8>)
 80036d0:	f7fe fd87 	bl	80021e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036d8:	4b0c      	ldr	r3, [pc, #48]	; (800370c <xTaskRemoveFromEventList+0xbc>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036de:	429a      	cmp	r2, r3
 80036e0:	d905      	bls.n	80036ee <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80036e2:	2301      	movs	r3, #1
 80036e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80036e6:	4b0a      	ldr	r3, [pc, #40]	; (8003710 <xTaskRemoveFromEventList+0xc0>)
 80036e8:	2201      	movs	r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	e001      	b.n	80036f2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80036f2:	697b      	ldr	r3, [r7, #20]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20000be4 	.word	0x20000be4
 8003700:	20000bc4 	.word	0x20000bc4
 8003704:	200006ec 	.word	0x200006ec
 8003708:	20000b7c 	.word	0x20000b7c
 800370c:	200006e8 	.word	0x200006e8
 8003710:	20000bd0 	.word	0x20000bd0

08003714 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800371c:	4b06      	ldr	r3, [pc, #24]	; (8003738 <vTaskInternalSetTimeOutState+0x24>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003724:	4b05      	ldr	r3, [pc, #20]	; (800373c <vTaskInternalSetTimeOutState+0x28>)
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	605a      	str	r2, [r3, #4]
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	20000bd4 	.word	0x20000bd4
 800373c:	20000bc0 	.word	0x20000bc0

08003740 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d109      	bne.n	8003764 <xTaskCheckForTimeOut+0x24>
 8003750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003754:	f383 8811 	msr	BASEPRI, r3
 8003758:	f3bf 8f6f 	isb	sy
 800375c:	f3bf 8f4f 	dsb	sy
 8003760:	613b      	str	r3, [r7, #16]
 8003762:	e7fe      	b.n	8003762 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <xTaskCheckForTimeOut+0x3e>
 800376a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800376e:	f383 8811 	msr	BASEPRI, r3
 8003772:	f3bf 8f6f 	isb	sy
 8003776:	f3bf 8f4f 	dsb	sy
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	e7fe      	b.n	800377c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800377e:	f000 fe65 	bl	800444c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003782:	4b1d      	ldr	r3, [pc, #116]	; (80037f8 <xTaskCheckForTimeOut+0xb8>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800379a:	d102      	bne.n	80037a2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800379c:	2300      	movs	r3, #0
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	e023      	b.n	80037ea <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	4b15      	ldr	r3, [pc, #84]	; (80037fc <xTaskCheckForTimeOut+0xbc>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d007      	beq.n	80037be <xTaskCheckForTimeOut+0x7e>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d302      	bcc.n	80037be <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80037b8:	2301      	movs	r3, #1
 80037ba:	61fb      	str	r3, [r7, #28]
 80037bc:	e015      	b.n	80037ea <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d20b      	bcs.n	80037e0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	1ad2      	subs	r2, r2, r3
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff ff9d 	bl	8003714 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80037da:	2300      	movs	r3, #0
 80037dc:	61fb      	str	r3, [r7, #28]
 80037de:	e004      	b.n	80037ea <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80037e6:	2301      	movs	r3, #1
 80037e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80037ea:	f000 fe5d 	bl	80044a8 <vPortExitCritical>

	return xReturn;
 80037ee:	69fb      	ldr	r3, [r7, #28]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3720      	adds	r7, #32
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000bc0 	.word	0x20000bc0
 80037fc:	20000bd4 	.word	0x20000bd4

08003800 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003804:	4b03      	ldr	r3, [pc, #12]	; (8003814 <vTaskMissedYield+0x14>)
 8003806:	2201      	movs	r2, #1
 8003808:	601a      	str	r2, [r3, #0]
}
 800380a:	bf00      	nop
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	20000bd0 	.word	0x20000bd0

08003818 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003820:	f000 f852 	bl	80038c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003824:	4b06      	ldr	r3, [pc, #24]	; (8003840 <prvIdleTask+0x28>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d9f9      	bls.n	8003820 <prvIdleTask+0x8>
			{
				taskYIELD();
 800382c:	4b05      	ldr	r3, [pc, #20]	; (8003844 <prvIdleTask+0x2c>)
 800382e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	f3bf 8f4f 	dsb	sy
 8003838:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800383c:	e7f0      	b.n	8003820 <prvIdleTask+0x8>
 800383e:	bf00      	nop
 8003840:	200006ec 	.word	0x200006ec
 8003844:	e000ed04 	.word	0xe000ed04

08003848 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800384e:	2300      	movs	r3, #0
 8003850:	607b      	str	r3, [r7, #4]
 8003852:	e00c      	b.n	800386e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4a12      	ldr	r2, [pc, #72]	; (80038a8 <prvInitialiseTaskLists+0x60>)
 8003860:	4413      	add	r3, r2
 8003862:	4618      	mov	r0, r3
 8003864:	f7fe fc90 	bl	8002188 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3301      	adds	r3, #1
 800386c:	607b      	str	r3, [r7, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b37      	cmp	r3, #55	; 0x37
 8003872:	d9ef      	bls.n	8003854 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003874:	480d      	ldr	r0, [pc, #52]	; (80038ac <prvInitialiseTaskLists+0x64>)
 8003876:	f7fe fc87 	bl	8002188 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800387a:	480d      	ldr	r0, [pc, #52]	; (80038b0 <prvInitialiseTaskLists+0x68>)
 800387c:	f7fe fc84 	bl	8002188 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003880:	480c      	ldr	r0, [pc, #48]	; (80038b4 <prvInitialiseTaskLists+0x6c>)
 8003882:	f7fe fc81 	bl	8002188 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003886:	480c      	ldr	r0, [pc, #48]	; (80038b8 <prvInitialiseTaskLists+0x70>)
 8003888:	f7fe fc7e 	bl	8002188 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800388c:	480b      	ldr	r0, [pc, #44]	; (80038bc <prvInitialiseTaskLists+0x74>)
 800388e:	f7fe fc7b 	bl	8002188 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <prvInitialiseTaskLists+0x78>)
 8003894:	4a05      	ldr	r2, [pc, #20]	; (80038ac <prvInitialiseTaskLists+0x64>)
 8003896:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003898:	4b0a      	ldr	r3, [pc, #40]	; (80038c4 <prvInitialiseTaskLists+0x7c>)
 800389a:	4a05      	ldr	r2, [pc, #20]	; (80038b0 <prvInitialiseTaskLists+0x68>)
 800389c:	601a      	str	r2, [r3, #0]
}
 800389e:	bf00      	nop
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	200006ec 	.word	0x200006ec
 80038ac:	20000b4c 	.word	0x20000b4c
 80038b0:	20000b60 	.word	0x20000b60
 80038b4:	20000b7c 	.word	0x20000b7c
 80038b8:	20000b90 	.word	0x20000b90
 80038bc:	20000ba8 	.word	0x20000ba8
 80038c0:	20000b74 	.word	0x20000b74
 80038c4:	20000b78 	.word	0x20000b78

080038c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80038ce:	e019      	b.n	8003904 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80038d0:	f000 fdbc 	bl	800444c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038d4:	4b0f      	ldr	r3, [pc, #60]	; (8003914 <prvCheckTasksWaitingTermination+0x4c>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3304      	adds	r3, #4
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fe fcdb 	bl	800229c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80038e6:	4b0c      	ldr	r3, [pc, #48]	; (8003918 <prvCheckTasksWaitingTermination+0x50>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	4a0a      	ldr	r2, [pc, #40]	; (8003918 <prvCheckTasksWaitingTermination+0x50>)
 80038ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80038f0:	4b0a      	ldr	r3, [pc, #40]	; (800391c <prvCheckTasksWaitingTermination+0x54>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	3b01      	subs	r3, #1
 80038f6:	4a09      	ldr	r2, [pc, #36]	; (800391c <prvCheckTasksWaitingTermination+0x54>)
 80038f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80038fa:	f000 fdd5 	bl	80044a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f80e 	bl	8003920 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003904:	4b05      	ldr	r3, [pc, #20]	; (800391c <prvCheckTasksWaitingTermination+0x54>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1e1      	bne.n	80038d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800390c:	bf00      	nop
 800390e:	3708      	adds	r7, #8
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20000b90 	.word	0x20000b90
 8003918:	20000bbc 	.word	0x20000bbc
 800391c:	20000ba4 	.word	0x20000ba4

08003920 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800392e:	2b00      	cmp	r3, #0
 8003930:	d108      	bne.n	8003944 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003936:	4618      	mov	r0, r3
 8003938:	f000 ff64 	bl	8004804 <vPortFree>
				vPortFree( pxTCB );
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 ff61 	bl	8004804 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003942:	e017      	b.n	8003974 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800394a:	2b01      	cmp	r3, #1
 800394c:	d103      	bne.n	8003956 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 ff58 	bl	8004804 <vPortFree>
	}
 8003954:	e00e      	b.n	8003974 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800395c:	2b02      	cmp	r3, #2
 800395e:	d009      	beq.n	8003974 <prvDeleteTCB+0x54>
 8003960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003964:	f383 8811 	msr	BASEPRI, r3
 8003968:	f3bf 8f6f 	isb	sy
 800396c:	f3bf 8f4f 	dsb	sy
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	e7fe      	b.n	8003972 <prvDeleteTCB+0x52>
	}
 8003974:	bf00      	nop
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003982:	4b0c      	ldr	r3, [pc, #48]	; (80039b4 <prvResetNextTaskUnblockTime+0x38>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d104      	bne.n	8003996 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <prvResetNextTaskUnblockTime+0x3c>)
 800398e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003992:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003994:	e008      	b.n	80039a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003996:	4b07      	ldr	r3, [pc, #28]	; (80039b4 <prvResetNextTaskUnblockTime+0x38>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	4a04      	ldr	r2, [pc, #16]	; (80039b8 <prvResetNextTaskUnblockTime+0x3c>)
 80039a6:	6013      	str	r3, [r2, #0]
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	20000b74 	.word	0x20000b74
 80039b8:	20000bdc 	.word	0x20000bdc

080039bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80039c2:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <xTaskGetSchedulerState+0x34>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d102      	bne.n	80039d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80039ca:	2301      	movs	r3, #1
 80039cc:	607b      	str	r3, [r7, #4]
 80039ce:	e008      	b.n	80039e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039d0:	4b08      	ldr	r3, [pc, #32]	; (80039f4 <xTaskGetSchedulerState+0x38>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d102      	bne.n	80039de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80039d8:	2302      	movs	r3, #2
 80039da:	607b      	str	r3, [r7, #4]
 80039dc:	e001      	b.n	80039e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80039e2:	687b      	ldr	r3, [r7, #4]
	}
 80039e4:	4618      	mov	r0, r3
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	20000bc8 	.word	0x20000bc8
 80039f4:	20000be4 	.word	0x20000be4

080039f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d054      	beq.n	8003ab8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003a0e:	4b2d      	ldr	r3, [pc, #180]	; (8003ac4 <xTaskPriorityDisinherit+0xcc>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d009      	beq.n	8003a2c <xTaskPriorityDisinherit+0x34>
 8003a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a1c:	f383 8811 	msr	BASEPRI, r3
 8003a20:	f3bf 8f6f 	isb	sy
 8003a24:	f3bf 8f4f 	dsb	sy
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	e7fe      	b.n	8003a2a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d109      	bne.n	8003a48 <xTaskPriorityDisinherit+0x50>
 8003a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a38:	f383 8811 	msr	BASEPRI, r3
 8003a3c:	f3bf 8f6f 	isb	sy
 8003a40:	f3bf 8f4f 	dsb	sy
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	e7fe      	b.n	8003a46 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a4c:	1e5a      	subs	r2, r3, #1
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d02c      	beq.n	8003ab8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d128      	bne.n	8003ab8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	3304      	adds	r3, #4
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fe fc16 	bl	800229c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a88:	4b0f      	ldr	r3, [pc, #60]	; (8003ac8 <xTaskPriorityDisinherit+0xd0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d903      	bls.n	8003a98 <xTaskPriorityDisinherit+0xa0>
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	4a0c      	ldr	r2, [pc, #48]	; (8003ac8 <xTaskPriorityDisinherit+0xd0>)
 8003a96:	6013      	str	r3, [r2, #0]
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4a09      	ldr	r2, [pc, #36]	; (8003acc <xTaskPriorityDisinherit+0xd4>)
 8003aa6:	441a      	add	r2, r3
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	3304      	adds	r3, #4
 8003aac:	4619      	mov	r1, r3
 8003aae:	4610      	mov	r0, r2
 8003ab0:	f7fe fb97 	bl	80021e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003ab8:	697b      	ldr	r3, [r7, #20]
	}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	200006e8 	.word	0x200006e8
 8003ac8:	20000bc4 	.word	0x20000bc4
 8003acc:	200006ec 	.word	0x200006ec

08003ad0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003ada:	4b21      	ldr	r3, [pc, #132]	; (8003b60 <prvAddCurrentTaskToDelayedList+0x90>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ae0:	4b20      	ldr	r3, [pc, #128]	; (8003b64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fe fbd8 	bl	800229c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003af2:	d10a      	bne.n	8003b0a <prvAddCurrentTaskToDelayedList+0x3a>
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d007      	beq.n	8003b0a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003afa:	4b1a      	ldr	r3, [pc, #104]	; (8003b64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	3304      	adds	r3, #4
 8003b00:	4619      	mov	r1, r3
 8003b02:	4819      	ldr	r0, [pc, #100]	; (8003b68 <prvAddCurrentTaskToDelayedList+0x98>)
 8003b04:	f7fe fb6d 	bl	80021e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003b08:	e026      	b.n	8003b58 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4413      	add	r3, r2
 8003b10:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003b12:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d209      	bcs.n	8003b36 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b22:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <prvAddCurrentTaskToDelayedList+0x9c>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	4b0f      	ldr	r3, [pc, #60]	; (8003b64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3304      	adds	r3, #4
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4610      	mov	r0, r2
 8003b30:	f7fe fb7b 	bl	800222a <vListInsert>
}
 8003b34:	e010      	b.n	8003b58 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b36:	4b0e      	ldr	r3, [pc, #56]	; (8003b70 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	4b0a      	ldr	r3, [pc, #40]	; (8003b64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	4619      	mov	r1, r3
 8003b42:	4610      	mov	r0, r2
 8003b44:	f7fe fb71 	bl	800222a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003b48:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d202      	bcs.n	8003b58 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003b52:	4a08      	ldr	r2, [pc, #32]	; (8003b74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	6013      	str	r3, [r2, #0]
}
 8003b58:	bf00      	nop
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	20000bc0 	.word	0x20000bc0
 8003b64:	200006e8 	.word	0x200006e8
 8003b68:	20000ba8 	.word	0x20000ba8
 8003b6c:	20000b78 	.word	0x20000b78
 8003b70:	20000b74 	.word	0x20000b74
 8003b74:	20000bdc 	.word	0x20000bdc

08003b78 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b08a      	sub	sp, #40	; 0x28
 8003b7c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003b82:	f000 faff 	bl	8004184 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003b86:	4b1c      	ldr	r3, [pc, #112]	; (8003bf8 <xTimerCreateTimerTask+0x80>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d021      	beq.n	8003bd2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003b96:	1d3a      	adds	r2, r7, #4
 8003b98:	f107 0108 	add.w	r1, r7, #8
 8003b9c:	f107 030c 	add.w	r3, r7, #12
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fe fad7 	bl	8002154 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	9202      	str	r2, [sp, #8]
 8003bae:	9301      	str	r3, [sp, #4]
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	460a      	mov	r2, r1
 8003bb8:	4910      	ldr	r1, [pc, #64]	; (8003bfc <xTimerCreateTimerTask+0x84>)
 8003bba:	4811      	ldr	r0, [pc, #68]	; (8003c00 <xTimerCreateTimerTask+0x88>)
 8003bbc:	f7ff f92a 	bl	8002e14 <xTaskCreateStatic>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4b10      	ldr	r3, [pc, #64]	; (8003c04 <xTimerCreateTimerTask+0x8c>)
 8003bc4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003bc6:	4b0f      	ldr	r3, [pc, #60]	; (8003c04 <xTimerCreateTimerTask+0x8c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <xTimerCreateTimerTask+0x74>
 8003bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bdc:	f383 8811 	msr	BASEPRI, r3
 8003be0:	f3bf 8f6f 	isb	sy
 8003be4:	f3bf 8f4f 	dsb	sy
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	e7fe      	b.n	8003bea <xTimerCreateTimerTask+0x72>
	return xReturn;
 8003bec:	697b      	ldr	r3, [r7, #20]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3718      	adds	r7, #24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000c18 	.word	0x20000c18
 8003bfc:	08004ac8 	.word	0x08004ac8
 8003c00:	08003d39 	.word	0x08003d39
 8003c04:	20000c1c 	.word	0x20000c1c

08003c08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08a      	sub	sp, #40	; 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d109      	bne.n	8003c34 <xTimerGenericCommand+0x2c>
 8003c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c24:	f383 8811 	msr	BASEPRI, r3
 8003c28:	f3bf 8f6f 	isb	sy
 8003c2c:	f3bf 8f4f 	dsb	sy
 8003c30:	623b      	str	r3, [r7, #32]
 8003c32:	e7fe      	b.n	8003c32 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003c34:	4b19      	ldr	r3, [pc, #100]	; (8003c9c <xTimerGenericCommand+0x94>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d02a      	beq.n	8003c92 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	2b05      	cmp	r3, #5
 8003c4c:	dc18      	bgt.n	8003c80 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003c4e:	f7ff feb5 	bl	80039bc <xTaskGetSchedulerState>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d109      	bne.n	8003c6c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003c58:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <xTimerGenericCommand+0x94>)
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	f107 0110 	add.w	r1, r7, #16
 8003c60:	2300      	movs	r3, #0
 8003c62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c64:	f7fe fc82 	bl	800256c <xQueueGenericSend>
 8003c68:	6278      	str	r0, [r7, #36]	; 0x24
 8003c6a:	e012      	b.n	8003c92 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003c6c:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <xTimerGenericCommand+0x94>)
 8003c6e:	6818      	ldr	r0, [r3, #0]
 8003c70:	f107 0110 	add.w	r1, r7, #16
 8003c74:	2300      	movs	r3, #0
 8003c76:	2200      	movs	r2, #0
 8003c78:	f7fe fc78 	bl	800256c <xQueueGenericSend>
 8003c7c:	6278      	str	r0, [r7, #36]	; 0x24
 8003c7e:	e008      	b.n	8003c92 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003c80:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <xTimerGenericCommand+0x94>)
 8003c82:	6818      	ldr	r0, [r3, #0]
 8003c84:	f107 0110 	add.w	r1, r7, #16
 8003c88:	2300      	movs	r3, #0
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	f7fe fd68 	bl	8002760 <xQueueGenericSendFromISR>
 8003c90:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3728      	adds	r7, #40	; 0x28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	20000c18 	.word	0x20000c18

08003ca0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b088      	sub	sp, #32
 8003ca4:	af02      	add	r7, sp, #8
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003caa:	4b22      	ldr	r3, [pc, #136]	; (8003d34 <prvProcessExpiredTimer+0x94>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fe faef 	bl	800229c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d021      	beq.n	8003d10 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	699a      	ldr	r2, [r3, #24]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	18d1      	adds	r1, r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	6978      	ldr	r0, [r7, #20]
 8003cda:	f000 f8d1 	bl	8003e80 <prvInsertTimerInActiveList>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d01e      	beq.n	8003d22 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	2100      	movs	r1, #0
 8003cee:	6978      	ldr	r0, [r7, #20]
 8003cf0:	f7ff ff8a 	bl	8003c08 <xTimerGenericCommand>
 8003cf4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d112      	bne.n	8003d22 <prvProcessExpiredTimer+0x82>
 8003cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d00:	f383 8811 	msr	BASEPRI, r3
 8003d04:	f3bf 8f6f 	isb	sy
 8003d08:	f3bf 8f4f 	dsb	sy
 8003d0c:	60fb      	str	r3, [r7, #12]
 8003d0e:	e7fe      	b.n	8003d0e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d16:	f023 0301 	bic.w	r3, r3, #1
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	6978      	ldr	r0, [r7, #20]
 8003d28:	4798      	blx	r3
}
 8003d2a:	bf00      	nop
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	20000c10 	.word	0x20000c10

08003d38 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003d40:	f107 0308 	add.w	r3, r7, #8
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 f857 	bl	8003df8 <prvGetNextExpireTime>
 8003d4a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	4619      	mov	r1, r3
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 f803 	bl	8003d5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003d56:	f000 f8d5 	bl	8003f04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003d5a:	e7f1      	b.n	8003d40 <prvTimerTask+0x8>

08003d5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003d66:	f7ff fa57 	bl	8003218 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d6a:	f107 0308 	add.w	r3, r7, #8
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 f866 	bl	8003e40 <prvSampleTimeNow>
 8003d74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d130      	bne.n	8003dde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <prvProcessTimerOrBlockTask+0x3c>
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d806      	bhi.n	8003d98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003d8a:	f7ff fa53 	bl	8003234 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003d8e:	68f9      	ldr	r1, [r7, #12]
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7ff ff85 	bl	8003ca0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003d96:	e024      	b.n	8003de2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d008      	beq.n	8003db0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003d9e:	4b13      	ldr	r3, [pc, #76]	; (8003dec <prvProcessTimerOrBlockTask+0x90>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <prvProcessTimerOrBlockTask+0x50>
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <prvProcessTimerOrBlockTask+0x52>
 8003dac:	2300      	movs	r3, #0
 8003dae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003db0:	4b0f      	ldr	r3, [pc, #60]	; (8003df0 <prvProcessTimerOrBlockTask+0x94>)
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	f7fe fff5 	bl	8002dac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003dc2:	f7ff fa37 	bl	8003234 <xTaskResumeAll>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10a      	bne.n	8003de2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003dcc:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <prvProcessTimerOrBlockTask+0x98>)
 8003dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	f3bf 8f6f 	isb	sy
}
 8003ddc:	e001      	b.n	8003de2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003dde:	f7ff fa29 	bl	8003234 <xTaskResumeAll>
}
 8003de2:	bf00      	nop
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20000c14 	.word	0x20000c14
 8003df0:	20000c18 	.word	0x20000c18
 8003df4:	e000ed04 	.word	0xe000ed04

08003df8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003e00:	4b0e      	ldr	r3, [pc, #56]	; (8003e3c <prvGetNextExpireTime+0x44>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <prvGetNextExpireTime+0x16>
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	e000      	b.n	8003e10 <prvGetNextExpireTime+0x18>
 8003e0e:	2200      	movs	r2, #0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d105      	bne.n	8003e28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e1c:	4b07      	ldr	r3, [pc, #28]	; (8003e3c <prvGetNextExpireTime+0x44>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	e001      	b.n	8003e2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	20000c10 	.word	0x20000c10

08003e40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003e48:	f7ff fa90 	bl	800336c <xTaskGetTickCount>
 8003e4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003e4e:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <prvSampleTimeNow+0x3c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d205      	bcs.n	8003e64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003e58:	f000 f930 	bl	80040bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	e002      	b.n	8003e6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003e6a:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <prvSampleTimeNow+0x3c>)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003e70:	68fb      	ldr	r3, [r7, #12]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000c20 	.word	0x20000c20

08003e80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d812      	bhi.n	8003ecc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	1ad2      	subs	r2, r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d302      	bcc.n	8003eba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	e01b      	b.n	8003ef2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003eba:	4b10      	ldr	r3, [pc, #64]	; (8003efc <prvInsertTimerInActiveList+0x7c>)
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	f7fe f9b0 	bl	800222a <vListInsert>
 8003eca:	e012      	b.n	8003ef2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d206      	bcs.n	8003ee2 <prvInsertTimerInActiveList+0x62>
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d302      	bcc.n	8003ee2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003edc:	2301      	movs	r3, #1
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	e007      	b.n	8003ef2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ee2:	4b07      	ldr	r3, [pc, #28]	; (8003f00 <prvInsertTimerInActiveList+0x80>)
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	3304      	adds	r3, #4
 8003eea:	4619      	mov	r1, r3
 8003eec:	4610      	mov	r0, r2
 8003eee:	f7fe f99c 	bl	800222a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003ef2:	697b      	ldr	r3, [r7, #20]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20000c14 	.word	0x20000c14
 8003f00:	20000c10 	.word	0x20000c10

08003f04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08e      	sub	sp, #56	; 0x38
 8003f08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f0a:	e0c6      	b.n	800409a <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	da17      	bge.n	8003f42 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003f12:	1d3b      	adds	r3, r7, #4
 8003f14:	3304      	adds	r3, #4
 8003f16:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <prvProcessReceivedCommands+0x2e>
 8003f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f22:	f383 8811 	msr	BASEPRI, r3
 8003f26:	f3bf 8f6f 	isb	sy
 8003f2a:	f3bf 8f4f 	dsb	sy
 8003f2e:	61fb      	str	r3, [r7, #28]
 8003f30:	e7fe      	b.n	8003f30 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f38:	6850      	ldr	r0, [r2, #4]
 8003f3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f3c:	6892      	ldr	r2, [r2, #8]
 8003f3e:	4611      	mov	r1, r2
 8003f40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f2c0 80a7 	blt.w	8004098 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d004      	beq.n	8003f60 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f58:	3304      	adds	r3, #4
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fe f99e 	bl	800229c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003f60:	463b      	mov	r3, r7
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ff6c 	bl	8003e40 <prvSampleTimeNow>
 8003f68:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b09      	cmp	r3, #9
 8003f6e:	f200 8094 	bhi.w	800409a <prvProcessReceivedCommands+0x196>
 8003f72:	a201      	add	r2, pc, #4	; (adr r2, 8003f78 <prvProcessReceivedCommands+0x74>)
 8003f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f78:	08003fa1 	.word	0x08003fa1
 8003f7c:	08003fa1 	.word	0x08003fa1
 8003f80:	08003fa1 	.word	0x08003fa1
 8003f84:	08004013 	.word	0x08004013
 8003f88:	08004027 	.word	0x08004027
 8003f8c:	0800406f 	.word	0x0800406f
 8003f90:	08003fa1 	.word	0x08003fa1
 8003f94:	08003fa1 	.word	0x08003fa1
 8003f98:	08004013 	.word	0x08004013
 8003f9c:	08004027 	.word	0x08004027
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	b2da      	uxtb	r2, r3
 8003fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003fb2:	68ba      	ldr	r2, [r7, #8]
 8003fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	18d1      	adds	r1, r2, r3
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fc0:	f7ff ff5e 	bl	8003e80 <prvInsertTimerInActiveList>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d067      	beq.n	800409a <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fd0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fd8:	f003 0304 	and.w	r3, r3, #4
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d05c      	beq.n	800409a <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	441a      	add	r2, r3
 8003fe8:	2300      	movs	r3, #0
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	2300      	movs	r3, #0
 8003fee:	2100      	movs	r1, #0
 8003ff0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ff2:	f7ff fe09 	bl	8003c08 <xTimerGenericCommand>
 8003ff6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d14d      	bne.n	800409a <prvProcessReceivedCommands+0x196>
 8003ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004002:	f383 8811 	msr	BASEPRI, r3
 8004006:	f3bf 8f6f 	isb	sy
 800400a:	f3bf 8f4f 	dsb	sy
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	e7fe      	b.n	8004010 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004014:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004018:	f023 0301 	bic.w	r3, r3, #1
 800401c:	b2da      	uxtb	r2, r3
 800401e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004020:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004024:	e039      	b.n	800409a <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004028:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800402c:	f043 0301 	orr.w	r3, r3, #1
 8004030:	b2da      	uxtb	r2, r3
 8004032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004034:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800403c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800403e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d109      	bne.n	800405a <prvProcessReceivedCommands+0x156>
 8004046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404a:	f383 8811 	msr	BASEPRI, r3
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	f3bf 8f4f 	dsb	sy
 8004056:	617b      	str	r3, [r7, #20]
 8004058:	e7fe      	b.n	8004058 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800405a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405c:	699a      	ldr	r2, [r3, #24]
 800405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004060:	18d1      	adds	r1, r2, r3
 8004062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004066:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004068:	f7ff ff0a 	bl	8003e80 <prvInsertTimerInActiveList>
					break;
 800406c:	e015      	b.n	800409a <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800406e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004070:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d103      	bne.n	8004084 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800407c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800407e:	f000 fbc1 	bl	8004804 <vPortFree>
 8004082:	e00a      	b.n	800409a <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004086:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800408a:	f023 0301 	bic.w	r3, r3, #1
 800408e:	b2da      	uxtb	r2, r3
 8004090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004092:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004096:	e000      	b.n	800409a <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004098:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800409a:	4b07      	ldr	r3, [pc, #28]	; (80040b8 <prvProcessReceivedCommands+0x1b4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	1d39      	adds	r1, r7, #4
 80040a0:	2200      	movs	r2, #0
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7fe fbf0 	bl	8002888 <xQueueReceive>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f47f af2e 	bne.w	8003f0c <prvProcessReceivedCommands+0x8>
	}
}
 80040b0:	bf00      	nop
 80040b2:	3730      	adds	r7, #48	; 0x30
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	20000c18 	.word	0x20000c18

080040bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b088      	sub	sp, #32
 80040c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80040c2:	e047      	b.n	8004154 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80040c4:	4b2d      	ldr	r3, [pc, #180]	; (800417c <prvSwitchTimerLists+0xc0>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040ce:	4b2b      	ldr	r3, [pc, #172]	; (800417c <prvSwitchTimerLists+0xc0>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	3304      	adds	r3, #4
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fe f8dd 	bl	800229c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d02d      	beq.n	8004154 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	4413      	add	r3, r2
 8004100:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	429a      	cmp	r2, r3
 8004108:	d90e      	bls.n	8004128 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004116:	4b19      	ldr	r3, [pc, #100]	; (800417c <prvSwitchTimerLists+0xc0>)
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	3304      	adds	r3, #4
 800411e:	4619      	mov	r1, r3
 8004120:	4610      	mov	r0, r2
 8004122:	f7fe f882 	bl	800222a <vListInsert>
 8004126:	e015      	b.n	8004154 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004128:	2300      	movs	r3, #0
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	2300      	movs	r3, #0
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	2100      	movs	r1, #0
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f7ff fd68 	bl	8003c08 <xTimerGenericCommand>
 8004138:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d109      	bne.n	8004154 <prvSwitchTimerLists+0x98>
 8004140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004144:	f383 8811 	msr	BASEPRI, r3
 8004148:	f3bf 8f6f 	isb	sy
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	603b      	str	r3, [r7, #0]
 8004152:	e7fe      	b.n	8004152 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004154:	4b09      	ldr	r3, [pc, #36]	; (800417c <prvSwitchTimerLists+0xc0>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1b2      	bne.n	80040c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800415e:	4b07      	ldr	r3, [pc, #28]	; (800417c <prvSwitchTimerLists+0xc0>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004164:	4b06      	ldr	r3, [pc, #24]	; (8004180 <prvSwitchTimerLists+0xc4>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a04      	ldr	r2, [pc, #16]	; (800417c <prvSwitchTimerLists+0xc0>)
 800416a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800416c:	4a04      	ldr	r2, [pc, #16]	; (8004180 <prvSwitchTimerLists+0xc4>)
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	6013      	str	r3, [r2, #0]
}
 8004172:	bf00      	nop
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	20000c10 	.word	0x20000c10
 8004180:	20000c14 	.word	0x20000c14

08004184 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800418a:	f000 f95f 	bl	800444c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800418e:	4b15      	ldr	r3, [pc, #84]	; (80041e4 <prvCheckForValidListAndQueue+0x60>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d120      	bne.n	80041d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004196:	4814      	ldr	r0, [pc, #80]	; (80041e8 <prvCheckForValidListAndQueue+0x64>)
 8004198:	f7fd fff6 	bl	8002188 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800419c:	4813      	ldr	r0, [pc, #76]	; (80041ec <prvCheckForValidListAndQueue+0x68>)
 800419e:	f7fd fff3 	bl	8002188 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80041a2:	4b13      	ldr	r3, [pc, #76]	; (80041f0 <prvCheckForValidListAndQueue+0x6c>)
 80041a4:	4a10      	ldr	r2, [pc, #64]	; (80041e8 <prvCheckForValidListAndQueue+0x64>)
 80041a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80041a8:	4b12      	ldr	r3, [pc, #72]	; (80041f4 <prvCheckForValidListAndQueue+0x70>)
 80041aa:	4a10      	ldr	r2, [pc, #64]	; (80041ec <prvCheckForValidListAndQueue+0x68>)
 80041ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80041ae:	2300      	movs	r3, #0
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	4b11      	ldr	r3, [pc, #68]	; (80041f8 <prvCheckForValidListAndQueue+0x74>)
 80041b4:	4a11      	ldr	r2, [pc, #68]	; (80041fc <prvCheckForValidListAndQueue+0x78>)
 80041b6:	2110      	movs	r1, #16
 80041b8:	200a      	movs	r0, #10
 80041ba:	f7fe f901 	bl	80023c0 <xQueueGenericCreateStatic>
 80041be:	4602      	mov	r2, r0
 80041c0:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <prvCheckForValidListAndQueue+0x60>)
 80041c2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80041c4:	4b07      	ldr	r3, [pc, #28]	; (80041e4 <prvCheckForValidListAndQueue+0x60>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80041cc:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <prvCheckForValidListAndQueue+0x60>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	490b      	ldr	r1, [pc, #44]	; (8004200 <prvCheckForValidListAndQueue+0x7c>)
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe fdc2 	bl	8002d5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041d8:	f000 f966 	bl	80044a8 <vPortExitCritical>
}
 80041dc:	bf00      	nop
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000c18 	.word	0x20000c18
 80041e8:	20000be8 	.word	0x20000be8
 80041ec:	20000bfc 	.word	0x20000bfc
 80041f0:	20000c10 	.word	0x20000c10
 80041f4:	20000c14 	.word	0x20000c14
 80041f8:	20000cc4 	.word	0x20000cc4
 80041fc:	20000c24 	.word	0x20000c24
 8004200:	08004ad0 	.word	0x08004ad0

08004204 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3b04      	subs	r3, #4
 8004214:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800421c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	3b04      	subs	r3, #4
 8004222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	f023 0201 	bic.w	r2, r3, #1
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	3b04      	subs	r3, #4
 8004232:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004234:	4a0c      	ldr	r2, [pc, #48]	; (8004268 <pxPortInitialiseStack+0x64>)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	3b14      	subs	r3, #20
 800423e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	3b04      	subs	r3, #4
 800424a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f06f 0202 	mvn.w	r2, #2
 8004252:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	3b20      	subs	r3, #32
 8004258:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800425a:	68fb      	ldr	r3, [r7, #12]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	0800426d 	.word	0x0800426d

0800426c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004272:	2300      	movs	r3, #0
 8004274:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004276:	4b11      	ldr	r3, [pc, #68]	; (80042bc <prvTaskExitError+0x50>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800427e:	d009      	beq.n	8004294 <prvTaskExitError+0x28>
 8004280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004284:	f383 8811 	msr	BASEPRI, r3
 8004288:	f3bf 8f6f 	isb	sy
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	60fb      	str	r3, [r7, #12]
 8004292:	e7fe      	b.n	8004292 <prvTaskExitError+0x26>
 8004294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004298:	f383 8811 	msr	BASEPRI, r3
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	f3bf 8f4f 	dsb	sy
 80042a4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80042a6:	bf00      	nop
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0fc      	beq.n	80042a8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80042ae:	bf00      	nop
 80042b0:	3714      	adds	r7, #20
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	2000000c 	.word	0x2000000c

080042c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80042c0:	4b07      	ldr	r3, [pc, #28]	; (80042e0 <pxCurrentTCBConst2>)
 80042c2:	6819      	ldr	r1, [r3, #0]
 80042c4:	6808      	ldr	r0, [r1, #0]
 80042c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ca:	f380 8809 	msr	PSP, r0
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f04f 0000 	mov.w	r0, #0
 80042d6:	f380 8811 	msr	BASEPRI, r0
 80042da:	4770      	bx	lr
 80042dc:	f3af 8000 	nop.w

080042e0 <pxCurrentTCBConst2>:
 80042e0:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80042e4:	bf00      	nop
 80042e6:	bf00      	nop

080042e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80042e8:	4808      	ldr	r0, [pc, #32]	; (800430c <prvPortStartFirstTask+0x24>)
 80042ea:	6800      	ldr	r0, [r0, #0]
 80042ec:	6800      	ldr	r0, [r0, #0]
 80042ee:	f380 8808 	msr	MSP, r0
 80042f2:	f04f 0000 	mov.w	r0, #0
 80042f6:	f380 8814 	msr	CONTROL, r0
 80042fa:	b662      	cpsie	i
 80042fc:	b661      	cpsie	f
 80042fe:	f3bf 8f4f 	dsb	sy
 8004302:	f3bf 8f6f 	isb	sy
 8004306:	df00      	svc	0
 8004308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800430a:	bf00      	nop
 800430c:	e000ed08 	.word	0xe000ed08

08004310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004316:	4b44      	ldr	r3, [pc, #272]	; (8004428 <xPortStartScheduler+0x118>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a44      	ldr	r2, [pc, #272]	; (800442c <xPortStartScheduler+0x11c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d109      	bne.n	8004334 <xPortStartScheduler+0x24>
 8004320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	e7fe      	b.n	8004332 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004334:	4b3c      	ldr	r3, [pc, #240]	; (8004428 <xPortStartScheduler+0x118>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a3d      	ldr	r2, [pc, #244]	; (8004430 <xPortStartScheduler+0x120>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d109      	bne.n	8004352 <xPortStartScheduler+0x42>
 800433e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004342:	f383 8811 	msr	BASEPRI, r3
 8004346:	f3bf 8f6f 	isb	sy
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	e7fe      	b.n	8004350 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004352:	4b38      	ldr	r3, [pc, #224]	; (8004434 <xPortStartScheduler+0x124>)
 8004354:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	b2db      	uxtb	r3, r3
 800435c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	22ff      	movs	r2, #255	; 0xff
 8004362:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	b2db      	uxtb	r3, r3
 800436a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800436c:	78fb      	ldrb	r3, [r7, #3]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004374:	b2da      	uxtb	r2, r3
 8004376:	4b30      	ldr	r3, [pc, #192]	; (8004438 <xPortStartScheduler+0x128>)
 8004378:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800437a:	4b30      	ldr	r3, [pc, #192]	; (800443c <xPortStartScheduler+0x12c>)
 800437c:	2207      	movs	r2, #7
 800437e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004380:	e009      	b.n	8004396 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004382:	4b2e      	ldr	r3, [pc, #184]	; (800443c <xPortStartScheduler+0x12c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	3b01      	subs	r3, #1
 8004388:	4a2c      	ldr	r2, [pc, #176]	; (800443c <xPortStartScheduler+0x12c>)
 800438a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800438c:	78fb      	ldrb	r3, [r7, #3]
 800438e:	b2db      	uxtb	r3, r3
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	b2db      	uxtb	r3, r3
 8004394:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004396:	78fb      	ldrb	r3, [r7, #3]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800439e:	2b80      	cmp	r3, #128	; 0x80
 80043a0:	d0ef      	beq.n	8004382 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80043a2:	4b26      	ldr	r3, [pc, #152]	; (800443c <xPortStartScheduler+0x12c>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f1c3 0307 	rsb	r3, r3, #7
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d009      	beq.n	80043c2 <xPortStartScheduler+0xb2>
 80043ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b2:	f383 8811 	msr	BASEPRI, r3
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	60bb      	str	r3, [r7, #8]
 80043c0:	e7fe      	b.n	80043c0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80043c2:	4b1e      	ldr	r3, [pc, #120]	; (800443c <xPortStartScheduler+0x12c>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	021b      	lsls	r3, r3, #8
 80043c8:	4a1c      	ldr	r2, [pc, #112]	; (800443c <xPortStartScheduler+0x12c>)
 80043ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80043cc:	4b1b      	ldr	r3, [pc, #108]	; (800443c <xPortStartScheduler+0x12c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043d4:	4a19      	ldr	r2, [pc, #100]	; (800443c <xPortStartScheduler+0x12c>)
 80043d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80043e0:	4b17      	ldr	r3, [pc, #92]	; (8004440 <xPortStartScheduler+0x130>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a16      	ldr	r2, [pc, #88]	; (8004440 <xPortStartScheduler+0x130>)
 80043e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80043ec:	4b14      	ldr	r3, [pc, #80]	; (8004440 <xPortStartScheduler+0x130>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a13      	ldr	r2, [pc, #76]	; (8004440 <xPortStartScheduler+0x130>)
 80043f2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80043f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80043f8:	f000 f8d6 	bl	80045a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80043fc:	4b11      	ldr	r3, [pc, #68]	; (8004444 <xPortStartScheduler+0x134>)
 80043fe:	2200      	movs	r2, #0
 8004400:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004402:	f000 f8f5 	bl	80045f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004406:	4b10      	ldr	r3, [pc, #64]	; (8004448 <xPortStartScheduler+0x138>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a0f      	ldr	r2, [pc, #60]	; (8004448 <xPortStartScheduler+0x138>)
 800440c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004410:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004412:	f7ff ff69 	bl	80042e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004416:	f7ff f871 	bl	80034fc <vTaskSwitchContext>
	prvTaskExitError();
 800441a:	f7ff ff27 	bl	800426c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	e000ed00 	.word	0xe000ed00
 800442c:	410fc271 	.word	0x410fc271
 8004430:	410fc270 	.word	0x410fc270
 8004434:	e000e400 	.word	0xe000e400
 8004438:	20000d14 	.word	0x20000d14
 800443c:	20000d18 	.word	0x20000d18
 8004440:	e000ed20 	.word	0xe000ed20
 8004444:	2000000c 	.word	0x2000000c
 8004448:	e000ef34 	.word	0xe000ef34

0800444c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004456:	f383 8811 	msr	BASEPRI, r3
 800445a:	f3bf 8f6f 	isb	sy
 800445e:	f3bf 8f4f 	dsb	sy
 8004462:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004464:	4b0e      	ldr	r3, [pc, #56]	; (80044a0 <vPortEnterCritical+0x54>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	3301      	adds	r3, #1
 800446a:	4a0d      	ldr	r2, [pc, #52]	; (80044a0 <vPortEnterCritical+0x54>)
 800446c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800446e:	4b0c      	ldr	r3, [pc, #48]	; (80044a0 <vPortEnterCritical+0x54>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d10e      	bne.n	8004494 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004476:	4b0b      	ldr	r3, [pc, #44]	; (80044a4 <vPortEnterCritical+0x58>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d009      	beq.n	8004494 <vPortEnterCritical+0x48>
 8004480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	603b      	str	r3, [r7, #0]
 8004492:	e7fe      	b.n	8004492 <vPortEnterCritical+0x46>
	}
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	2000000c 	.word	0x2000000c
 80044a4:	e000ed04 	.word	0xe000ed04

080044a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80044ae:	4b11      	ldr	r3, [pc, #68]	; (80044f4 <vPortExitCritical+0x4c>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d109      	bne.n	80044ca <vPortExitCritical+0x22>
 80044b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ba:	f383 8811 	msr	BASEPRI, r3
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	f3bf 8f4f 	dsb	sy
 80044c6:	607b      	str	r3, [r7, #4]
 80044c8:	e7fe      	b.n	80044c8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80044ca:	4b0a      	ldr	r3, [pc, #40]	; (80044f4 <vPortExitCritical+0x4c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	3b01      	subs	r3, #1
 80044d0:	4a08      	ldr	r2, [pc, #32]	; (80044f4 <vPortExitCritical+0x4c>)
 80044d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80044d4:	4b07      	ldr	r3, [pc, #28]	; (80044f4 <vPortExitCritical+0x4c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d104      	bne.n	80044e6 <vPortExitCritical+0x3e>
 80044dc:	2300      	movs	r3, #0
 80044de:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	2000000c 	.word	0x2000000c
	...

08004500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004500:	f3ef 8009 	mrs	r0, PSP
 8004504:	f3bf 8f6f 	isb	sy
 8004508:	4b15      	ldr	r3, [pc, #84]	; (8004560 <pxCurrentTCBConst>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	f01e 0f10 	tst.w	lr, #16
 8004510:	bf08      	it	eq
 8004512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451a:	6010      	str	r0, [r2, #0]
 800451c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004524:	f380 8811 	msr	BASEPRI, r0
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	f3bf 8f6f 	isb	sy
 8004530:	f7fe ffe4 	bl	80034fc <vTaskSwitchContext>
 8004534:	f04f 0000 	mov.w	r0, #0
 8004538:	f380 8811 	msr	BASEPRI, r0
 800453c:	bc09      	pop	{r0, r3}
 800453e:	6819      	ldr	r1, [r3, #0]
 8004540:	6808      	ldr	r0, [r1, #0]
 8004542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004546:	f01e 0f10 	tst.w	lr, #16
 800454a:	bf08      	it	eq
 800454c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004550:	f380 8809 	msr	PSP, r0
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	f3af 8000 	nop.w

08004560 <pxCurrentTCBConst>:
 8004560:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004564:	bf00      	nop
 8004566:	bf00      	nop

08004568 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004580:	f7fe ff04 	bl	800338c <xTaskIncrementTick>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800458a:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <SysTick_Handler+0x3c>)
 800458c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	2300      	movs	r3, #0
 8004594:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800459c:	bf00      	nop
 800459e:	3708      	adds	r7, #8
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	e000ed04 	.word	0xe000ed04

080045a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80045ac:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <vPortSetupTimerInterrupt+0x34>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80045b2:	4b0b      	ldr	r3, [pc, #44]	; (80045e0 <vPortSetupTimerInterrupt+0x38>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80045b8:	4b0a      	ldr	r3, [pc, #40]	; (80045e4 <vPortSetupTimerInterrupt+0x3c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a0a      	ldr	r2, [pc, #40]	; (80045e8 <vPortSetupTimerInterrupt+0x40>)
 80045be:	fba2 2303 	umull	r2, r3, r2, r3
 80045c2:	099b      	lsrs	r3, r3, #6
 80045c4:	4a09      	ldr	r2, [pc, #36]	; (80045ec <vPortSetupTimerInterrupt+0x44>)
 80045c6:	3b01      	subs	r3, #1
 80045c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80045ca:	4b04      	ldr	r3, [pc, #16]	; (80045dc <vPortSetupTimerInterrupt+0x34>)
 80045cc:	2207      	movs	r2, #7
 80045ce:	601a      	str	r2, [r3, #0]
}
 80045d0:	bf00      	nop
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	e000e010 	.word	0xe000e010
 80045e0:	e000e018 	.word	0xe000e018
 80045e4:	20000000 	.word	0x20000000
 80045e8:	10624dd3 	.word	0x10624dd3
 80045ec:	e000e014 	.word	0xe000e014

080045f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80045f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004600 <vPortEnableVFP+0x10>
 80045f4:	6801      	ldr	r1, [r0, #0]
 80045f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80045fa:	6001      	str	r1, [r0, #0]
 80045fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80045fe:	bf00      	nop
 8004600:	e000ed88 	.word	0xe000ed88

08004604 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800460a:	f3ef 8305 	mrs	r3, IPSR
 800460e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b0f      	cmp	r3, #15
 8004614:	d913      	bls.n	800463e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004616:	4a16      	ldr	r2, [pc, #88]	; (8004670 <vPortValidateInterruptPriority+0x6c>)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4413      	add	r3, r2
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004620:	4b14      	ldr	r3, [pc, #80]	; (8004674 <vPortValidateInterruptPriority+0x70>)
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	7afa      	ldrb	r2, [r7, #11]
 8004626:	429a      	cmp	r2, r3
 8004628:	d209      	bcs.n	800463e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800462a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800462e:	f383 8811 	msr	BASEPRI, r3
 8004632:	f3bf 8f6f 	isb	sy
 8004636:	f3bf 8f4f 	dsb	sy
 800463a:	607b      	str	r3, [r7, #4]
 800463c:	e7fe      	b.n	800463c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800463e:	4b0e      	ldr	r3, [pc, #56]	; (8004678 <vPortValidateInterruptPriority+0x74>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004646:	4b0d      	ldr	r3, [pc, #52]	; (800467c <vPortValidateInterruptPriority+0x78>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	429a      	cmp	r2, r3
 800464c:	d909      	bls.n	8004662 <vPortValidateInterruptPriority+0x5e>
 800464e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004652:	f383 8811 	msr	BASEPRI, r3
 8004656:	f3bf 8f6f 	isb	sy
 800465a:	f3bf 8f4f 	dsb	sy
 800465e:	603b      	str	r3, [r7, #0]
 8004660:	e7fe      	b.n	8004660 <vPortValidateInterruptPriority+0x5c>
	}
 8004662:	bf00      	nop
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	e000e3f0 	.word	0xe000e3f0
 8004674:	20000d14 	.word	0x20000d14
 8004678:	e000ed0c 	.word	0xe000ed0c
 800467c:	20000d18 	.word	0x20000d18

08004680 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08a      	sub	sp, #40	; 0x28
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004688:	2300      	movs	r3, #0
 800468a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800468c:	f7fe fdc4 	bl	8003218 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004690:	4b57      	ldr	r3, [pc, #348]	; (80047f0 <pvPortMalloc+0x170>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004698:	f000 f90c 	bl	80048b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800469c:	4b55      	ldr	r3, [pc, #340]	; (80047f4 <pvPortMalloc+0x174>)
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4013      	ands	r3, r2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f040 808c 	bne.w	80047c2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d01c      	beq.n	80046ea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80046b0:	2208      	movs	r2, #8
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4413      	add	r3, r2
 80046b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f003 0307 	and.w	r3, r3, #7
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d013      	beq.n	80046ea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f023 0307 	bic.w	r3, r3, #7
 80046c8:	3308      	adds	r3, #8
 80046ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d009      	beq.n	80046ea <pvPortMalloc+0x6a>
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	e7fe      	b.n	80046e8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d068      	beq.n	80047c2 <pvPortMalloc+0x142>
 80046f0:	4b41      	ldr	r3, [pc, #260]	; (80047f8 <pvPortMalloc+0x178>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d863      	bhi.n	80047c2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80046fa:	4b40      	ldr	r3, [pc, #256]	; (80047fc <pvPortMalloc+0x17c>)
 80046fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80046fe:	4b3f      	ldr	r3, [pc, #252]	; (80047fc <pvPortMalloc+0x17c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004704:	e004      	b.n	8004710 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004708:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800470a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	429a      	cmp	r2, r3
 8004718:	d903      	bls.n	8004722 <pvPortMalloc+0xa2>
 800471a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f1      	bne.n	8004706 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004722:	4b33      	ldr	r3, [pc, #204]	; (80047f0 <pvPortMalloc+0x170>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004728:	429a      	cmp	r2, r3
 800472a:	d04a      	beq.n	80047c2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2208      	movs	r2, #8
 8004732:	4413      	add	r3, r2
 8004734:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	1ad2      	subs	r2, r2, r3
 8004746:	2308      	movs	r3, #8
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	429a      	cmp	r2, r3
 800474c:	d91e      	bls.n	800478c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800474e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4413      	add	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	2b00      	cmp	r3, #0
 800475e:	d009      	beq.n	8004774 <pvPortMalloc+0xf4>
 8004760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004764:	f383 8811 	msr	BASEPRI, r3
 8004768:	f3bf 8f6f 	isb	sy
 800476c:	f3bf 8f4f 	dsb	sy
 8004770:	613b      	str	r3, [r7, #16]
 8004772:	e7fe      	b.n	8004772 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	1ad2      	subs	r2, r2, r3
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004786:	69b8      	ldr	r0, [r7, #24]
 8004788:	f000 f8f6 	bl	8004978 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800478c:	4b1a      	ldr	r3, [pc, #104]	; (80047f8 <pvPortMalloc+0x178>)
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	4a18      	ldr	r2, [pc, #96]	; (80047f8 <pvPortMalloc+0x178>)
 8004798:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800479a:	4b17      	ldr	r3, [pc, #92]	; (80047f8 <pvPortMalloc+0x178>)
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	4b18      	ldr	r3, [pc, #96]	; (8004800 <pvPortMalloc+0x180>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d203      	bcs.n	80047ae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80047a6:	4b14      	ldr	r3, [pc, #80]	; (80047f8 <pvPortMalloc+0x178>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a15      	ldr	r2, [pc, #84]	; (8004800 <pvPortMalloc+0x180>)
 80047ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	4b10      	ldr	r3, [pc, #64]	; (80047f4 <pvPortMalloc+0x174>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	431a      	orrs	r2, r3
 80047b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80047bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80047c2:	f7fe fd37 	bl	8003234 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d009      	beq.n	80047e4 <pvPortMalloc+0x164>
 80047d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	e7fe      	b.n	80047e2 <pvPortMalloc+0x162>
	return pvReturn;
 80047e4:	69fb      	ldr	r3, [r7, #28]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3728      	adds	r7, #40	; 0x28
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	20004924 	.word	0x20004924
 80047f4:	20004930 	.word	0x20004930
 80047f8:	20004928 	.word	0x20004928
 80047fc:	2000491c 	.word	0x2000491c
 8004800:	2000492c 	.word	0x2000492c

08004804 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d046      	beq.n	80048a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004816:	2308      	movs	r3, #8
 8004818:	425b      	negs	r3, r3
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	4413      	add	r3, r2
 800481e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	4b20      	ldr	r3, [pc, #128]	; (80048ac <vPortFree+0xa8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4013      	ands	r3, r2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d109      	bne.n	8004846 <vPortFree+0x42>
 8004832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004836:	f383 8811 	msr	BASEPRI, r3
 800483a:	f3bf 8f6f 	isb	sy
 800483e:	f3bf 8f4f 	dsb	sy
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	e7fe      	b.n	8004844 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d009      	beq.n	8004862 <vPortFree+0x5e>
 800484e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	60bb      	str	r3, [r7, #8]
 8004860:	e7fe      	b.n	8004860 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	4b11      	ldr	r3, [pc, #68]	; (80048ac <vPortFree+0xa8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4013      	ands	r3, r2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d019      	beq.n	80048a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d115      	bne.n	80048a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	4b0b      	ldr	r3, [pc, #44]	; (80048ac <vPortFree+0xa8>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	43db      	mvns	r3, r3
 8004882:	401a      	ands	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004888:	f7fe fcc6 	bl	8003218 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	4b07      	ldr	r3, [pc, #28]	; (80048b0 <vPortFree+0xac>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4413      	add	r3, r2
 8004896:	4a06      	ldr	r2, [pc, #24]	; (80048b0 <vPortFree+0xac>)
 8004898:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800489a:	6938      	ldr	r0, [r7, #16]
 800489c:	f000 f86c 	bl	8004978 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80048a0:	f7fe fcc8 	bl	8003234 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80048a4:	bf00      	nop
 80048a6:	3718      	adds	r7, #24
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	20004930 	.word	0x20004930
 80048b0:	20004928 	.word	0x20004928

080048b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80048ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80048be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80048c0:	4b27      	ldr	r3, [pc, #156]	; (8004960 <prvHeapInit+0xac>)
 80048c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00c      	beq.n	80048e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	3307      	adds	r3, #7
 80048d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 0307 	bic.w	r3, r3, #7
 80048da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80048dc:	68ba      	ldr	r2, [r7, #8]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	4a1f      	ldr	r2, [pc, #124]	; (8004960 <prvHeapInit+0xac>)
 80048e4:	4413      	add	r3, r2
 80048e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80048ec:	4a1d      	ldr	r2, [pc, #116]	; (8004964 <prvHeapInit+0xb0>)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80048f2:	4b1c      	ldr	r3, [pc, #112]	; (8004964 <prvHeapInit+0xb0>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	4413      	add	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004900:	2208      	movs	r2, #8
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1a9b      	subs	r3, r3, r2
 8004906:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f023 0307 	bic.w	r3, r3, #7
 800490e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4a15      	ldr	r2, [pc, #84]	; (8004968 <prvHeapInit+0xb4>)
 8004914:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004916:	4b14      	ldr	r3, [pc, #80]	; (8004968 <prvHeapInit+0xb4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2200      	movs	r2, #0
 800491c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800491e:	4b12      	ldr	r3, [pc, #72]	; (8004968 <prvHeapInit+0xb4>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2200      	movs	r2, #0
 8004924:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	1ad2      	subs	r2, r2, r3
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004934:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <prvHeapInit+0xb4>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	4a0a      	ldr	r2, [pc, #40]	; (800496c <prvHeapInit+0xb8>)
 8004942:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	4a09      	ldr	r2, [pc, #36]	; (8004970 <prvHeapInit+0xbc>)
 800494a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800494c:	4b09      	ldr	r3, [pc, #36]	; (8004974 <prvHeapInit+0xc0>)
 800494e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004952:	601a      	str	r2, [r3, #0]
}
 8004954:	bf00      	nop
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr
 8004960:	20000d1c 	.word	0x20000d1c
 8004964:	2000491c 	.word	0x2000491c
 8004968:	20004924 	.word	0x20004924
 800496c:	2000492c 	.word	0x2000492c
 8004970:	20004928 	.word	0x20004928
 8004974:	20004930 	.word	0x20004930

08004978 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004980:	4b28      	ldr	r3, [pc, #160]	; (8004a24 <prvInsertBlockIntoFreeList+0xac>)
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	e002      	b.n	800498c <prvInsertBlockIntoFreeList+0x14>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	429a      	cmp	r2, r3
 8004994:	d8f7      	bhi.n	8004986 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	4413      	add	r3, r2
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d108      	bne.n	80049ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	441a      	add	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	441a      	add	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d118      	bne.n	8004a00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	4b15      	ldr	r3, [pc, #84]	; (8004a28 <prvInsertBlockIntoFreeList+0xb0>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d00d      	beq.n	80049f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	441a      	add	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	601a      	str	r2, [r3, #0]
 80049f4:	e008      	b.n	8004a08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049f6:	4b0c      	ldr	r3, [pc, #48]	; (8004a28 <prvInsertBlockIntoFreeList+0xb0>)
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	e003      	b.n	8004a08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d002      	beq.n	8004a16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a16:	bf00      	nop
 8004a18:	3714      	adds	r7, #20
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	2000491c 	.word	0x2000491c
 8004a28:	20004924 	.word	0x20004924

08004a2c <__libc_init_array>:
 8004a2c:	b570      	push	{r4, r5, r6, lr}
 8004a2e:	4e0d      	ldr	r6, [pc, #52]	; (8004a64 <__libc_init_array+0x38>)
 8004a30:	4c0d      	ldr	r4, [pc, #52]	; (8004a68 <__libc_init_array+0x3c>)
 8004a32:	1ba4      	subs	r4, r4, r6
 8004a34:	10a4      	asrs	r4, r4, #2
 8004a36:	2500      	movs	r5, #0
 8004a38:	42a5      	cmp	r5, r4
 8004a3a:	d109      	bne.n	8004a50 <__libc_init_array+0x24>
 8004a3c:	4e0b      	ldr	r6, [pc, #44]	; (8004a6c <__libc_init_array+0x40>)
 8004a3e:	4c0c      	ldr	r4, [pc, #48]	; (8004a70 <__libc_init_array+0x44>)
 8004a40:	f000 f82c 	bl	8004a9c <_init>
 8004a44:	1ba4      	subs	r4, r4, r6
 8004a46:	10a4      	asrs	r4, r4, #2
 8004a48:	2500      	movs	r5, #0
 8004a4a:	42a5      	cmp	r5, r4
 8004a4c:	d105      	bne.n	8004a5a <__libc_init_array+0x2e>
 8004a4e:	bd70      	pop	{r4, r5, r6, pc}
 8004a50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a54:	4798      	blx	r3
 8004a56:	3501      	adds	r5, #1
 8004a58:	e7ee      	b.n	8004a38 <__libc_init_array+0xc>
 8004a5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a5e:	4798      	blx	r3
 8004a60:	3501      	adds	r5, #1
 8004a62:	e7f2      	b.n	8004a4a <__libc_init_array+0x1e>
 8004a64:	08004b1c 	.word	0x08004b1c
 8004a68:	08004b1c 	.word	0x08004b1c
 8004a6c:	08004b1c 	.word	0x08004b1c
 8004a70:	08004b20 	.word	0x08004b20

08004a74 <memcpy>:
 8004a74:	b510      	push	{r4, lr}
 8004a76:	1e43      	subs	r3, r0, #1
 8004a78:	440a      	add	r2, r1
 8004a7a:	4291      	cmp	r1, r2
 8004a7c:	d100      	bne.n	8004a80 <memcpy+0xc>
 8004a7e:	bd10      	pop	{r4, pc}
 8004a80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a88:	e7f7      	b.n	8004a7a <memcpy+0x6>

08004a8a <memset>:
 8004a8a:	4402      	add	r2, r0
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d100      	bne.n	8004a94 <memset+0xa>
 8004a92:	4770      	bx	lr
 8004a94:	f803 1b01 	strb.w	r1, [r3], #1
 8004a98:	e7f9      	b.n	8004a8e <memset+0x4>
	...

08004a9c <_init>:
 8004a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9e:	bf00      	nop
 8004aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa2:	bc08      	pop	{r3}
 8004aa4:	469e      	mov	lr, r3
 8004aa6:	4770      	bx	lr

08004aa8 <_fini>:
 8004aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aaa:	bf00      	nop
 8004aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aae:	bc08      	pop	{r3}
 8004ab0:	469e      	mov	lr, r3
 8004ab2:	4770      	bx	lr
