# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 6.4e-05 2048 0.042 3350 249856 87.9317 35.0659 2146.83 1045.34 3315.37 3315.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 6.4e-05 2048 0.042 3350 248832 88.5569 35.1662 2508.45 1045.37 3677.75 3677.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 6.4e-05 2048 0.042 3350 248320 88.2944 35.0479 2603.39 1044.88 3771.82 3771.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 6.4e-05 2048 0.042 3350 248832 88.4178 35.0536 2437.37 1047.78 3608.83 3608.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 6.4e-05 2048 0.042 3350 249600 88.6809 35.2284 2470.97 1048.28 3643.37 3643.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 6.4e-05 2048 0.042 3350 247296 87.6299 34.9023 2511.52 1038.51 3672.77 3672.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 6.4e-05 2048 0.042 3350 245760 88.4334 35.0006 2511.98 1040.61 3676.21 3676.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 6.4e-05 2048 0.042 3350 249856 87.8812 35.0492 2468.41 1044.05 3635.59 3635.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 6.4e-05 2048 0.042 3350 245760 87.8865 34.8971 2453 1038.7 3614.69 3614.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 6.4e-05 2048 0.042 3350 249600 88.5936 35.1519 2676.83 1048.69 3849.46 3849.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 6.4e-05 2048 0.042 3350 245760 87.2442 34.7538 3058.28 1034.3 4214.78 4214.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 700 6.4e-05 2048 0.042 3360 250880 88.08 35.1476 2162.77 1047.45 3333.66 3333.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 6.4e-05 2048 0.042 3360 250880 88.5131 35.2417 2187.85 1047.27 3359.07 3359.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 6.4e-05 2048 0.042 3360 250368 88.4207 35.0843 2168.79 1047.36 3339.86 3340
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 6.4e-05 2048 0.042 3360 249088 88.2045 35.088 2209.37 1043.04 3375.91 3376.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 6.4e-05 2048 0.042 3360 249856 87.9194 35.0584 2221.51 1044.65 3389.34 3389.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 6.4e-05 2048 0.042 3360 248832 88.4762 35.1625 2561.11 1044.61 3729.57 3729.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 6.4e-05 2048 0.042 3360 248320 88.2113 35.168 2496.6 1044.86 3665.04 3665.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 6.4e-05 2048 0.042 3360 248832 88.3371 35.1007 2662.57 1046.73 3832.94 3833.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 6.4e-05 2048 0.042 3360 249600 88.6149 35.1811 2646.43 1048.29 3818.72 3818.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 6.4e-05 2048 0.042 3360 247296 87.5939 34.8831 2644.03 1038.52 3805.23 3805.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 6.4e-05 2048 0.042 3360 245760 88.4241 35.0024 2580.95 1040.63 3745.21 3745.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 6.4e-05 2048 0.042 3360 249856 87.8156 35.0201 2513.86 1045.04 3681.93 3682.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 6.4e-05 2048 0.042 3360 245760 87.804 34.8568 2886.68 1038.74 4048.28 4048.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 6.4e-05 2048 0.042 3360 249600 88.6011 35.1595 2950.23 1047.69 4121.88 4122.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 6.4e-05 2048 0.042 3360 245760 87.2543 34.7986 2643.2 1034.39 3799.84 3800
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 700 6.4e-05 2048 0.042 3360 249856 88.4019 35.0902 2040.61 1046.72 3211.04 3211.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 6.4e-05 2048 0.042 3360 249600 88.7588 35.1519 2292.24 1048.26 3464.63 3464.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 6.4e-05 2048 0.042 3360 248832 88.5426 35.2338 2130.4 1046.59 3300.96 3301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 6.4e-05 2048 0.042 3360 247296 88.5974 35.0825 2147.98 1043.44 3315.31 3315.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 6.4e-05 2048 0.042 3360 247808 88.3252 34.9992 2128.2 1043.91 3295.64 3295.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 6.4e-05 2048 0.042 3360 248832 88.449 35.1069 2688.92 1054.63 3867.31 3867.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 6.4e-05 2048 0.042 3360 244224 88.25 34.926 1837.67 1038.59 2999.64 2999.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 6.4e-05 2048 0.042 3360 248320 88.1801 35.1364 2581.01 1043.89 3748.42 3748.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 6.4e-05 2048 0.042 3360 245760 88.7148 35.1273 1788.19 1044.28 2956.51 2956.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 6.4e-05 2048 0.042 3360 248832 88.3623 35.0884 2430.32 1047.69 3601.66 3601.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 6.4e-05 2048 0.042 3360 245760 87.8395 35.0886 1719.57 1038.74 2881.44 2881.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 6.4e-05 2048 0.042 3360 249600 88.6166 35.2363 2541.2 1048.42 3713.69 3713.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 6.4e-05 2048 0.042 3360 249600 88.5777 35.1515 1790.89 1048.68 2963.51 2963.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 6.4e-05 2048 0.042 3360 243712 88.3758 34.8855 3166.05 1038.55 4328.06 4328.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 6.4e-05 2048 0.042 3360 243712 88.333 35.0454 2061.85 1039.84 3225.26 3225.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 6.4e-05 2048 0.042 3360 245760 88.3791 35.0638 3050.26 1041.5 4215.4 4215.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 6.4e-05 2048 0.042 3360 238080 88.9516 34.7885 2006.15 1031.38 3161.46 3161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 6.4e-05 2048 0.042 3360 245760 88.7463 35.058 2957.99 1043.81 4125.8 4125.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 6.4e-05 2048 0.042 3360 237568 89.4684 34.8701 1929.56 1033.41 3087.5 3087.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 6.4e-05 2048 0.042 3360 245760 87.8244 34.8938 2591.63 1039.6 3754.16 3754.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 6.4e-05 2048 0.042 3360 233472 88.6361 34.3024 1733.03 1023.73 2879.9 2880.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 6.4e-05 2048 0.042 3360 249600 88.5587 35.1724 2732.87 1048.68 3905.48 3905.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 6.4e-05 2048 0.042 3360 243200 87.6539 34.7607 1928.05 1031.08 3081.75 3081.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 700 6.4e-05 2048 0.042 3360 248832 88.4522 35.1085 2005.72 1047.43 3176.91 3177.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 6.4e-05 2048 0.042 3360 249600 88.7453 35.2024 2133.2 1047.02 3304.37 3304.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 6.4e-05 2048 0.042 3360 248832 88.5564 35.132 2097.09 1046.62 3267.59 3267.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 6.4e-05 2048 0.042 3360 248832 88.4158 35.1638 1351.02 1047.47 2522.27 2522.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 6.4e-05 2048 0.042 3360 247296 88.4537 35.0781 2405.44 1044.17 3573.35 3573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 6.4e-05 2048 0.042 3360 243712 88.3918 34.9143 1500.49 1038.68 2662.68 2662.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 6.4e-05 2048 0.042 3360 247808 88.2556 35.0692 2280.32 1044.87 3448.72 3448.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 6.4e-05 2048 0.042 3360 245760 88.7569 35.1066 1480.39 1045.04 2649.49 2649.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 6.4e-05 2048 0.042 3360 248832 88.4446 35.1136 2575.68 1045.37 3744.81 3744.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 6.4e-05 2048 0.042 3360 244224 88.2266 34.9102 1771.74 1039.71 2934.79 2934.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 6.4e-05 2048 0.042 3360 248320 88.2261 35.0372 2440.53 1045.1 3609.09 3609.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 6.4e-05 2048 0.042 3360 245760 88.69 35.0307 1732.83 1045.25 2902 2902.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 6.4e-05 2048 0.042 3360 248832 88.3236 35.0839 3135.94 1046.62 4306.17 4306.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 6.4e-05 2048 0.042 3360 245760 87.8459 34.9221 1979.29 1039.74 3141.99 3142.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 6.4e-05 2048 0.042 3360 249600 88.5814 35.2686 3086.13 1047.57 4257.75 4257.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 6.4e-05 2048 0.042 3360 249600 88.5865 35.1918 2097.01 1048.57 3269.56 3269.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 6.4e-05 2048 0.042 3360 243712 88.3867 34.8978 2953.91 1039.41 4116.8 4116.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 6.4e-05 2048 0.042 3360 243712 88.3187 34.8872 1958.06 1038.8 3120.27 3120.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 6.4e-05 2048 0.042 3360 245760 88.3839 34.9809 2892.03 1040.32 4055.92 4056.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 6.4e-05 2048 0.042 3360 238080 88.9392 34.7071 1811.99 1031.49 2967.33 2967.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 6.4e-05 2048 0.042 3360 245760 88.754 35.0188 2765.19 1044.94 3934.1 3934.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 6.4e-05 2048 0.042 3360 237568 89.4888 34.7443 1801.03 1034.25 2959.71 2959.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 700 6.4e-05 2048 0.042 3350 248832 88.4231 35.0698 2267.03 1046.54 3437.26 3437.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 6.4e-05 2048 0.042 3350 248320 89.0135 35.2725 2036.64 1047.14 3208.26 3208.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 700 6.4e-05 2048 0.042 3350 245760 88.88 35.1676 1304.3 1044.9 2473.44 2473.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 6.4e-05 2048 0.042 3350 248832 88.5713 35.1075 2171.51 1047.62 3343.01 3343.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 6.4e-05 2048 0.042 3350 248832 88.3736 35.2133 1402.42 1046.74 2572.95 2573.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 6.4e-05 2048 0.042 3350 247296 88.4537 35.0885 2316.79 1043.07 3483.61 3483.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 6.4e-05 2048 0.042 3350 243712 88.3957 34.8938 1441.62 1039.39 2604.5 2604.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 6.4e-05 2048 0.042 3350 247808 88.2713 35.031 2381.79 1044.67 3549.96 3550.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 6.4e-05 2048 0.042 3350 245760 88.772 34.9999 1534.22 1044.94 2703.13 2703.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 6.4e-05 2048 0.042 3350 246528 88.9309 35.1811 2544.62 1044.58 3713.52 3713.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 6.4e-05 2048 0.042 3350 244224 88.2361 34.9164 1816.32 1039.61 2979.28 2979.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 6.4e-05 2048 0.042 3350 245760 88.7526 35.043 2465.26 1043.7 3632.96 3633.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 6.4e-05 2048 0.042 3350 245760 88.682 34.9963 1737.31 1045.02 2906.22 2906.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 6.4e-05 2048 0.042 3350 248832 88.3513 35.0939 3038.36 1047.59 4209.6 4209.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 6.4e-05 2048 0.042 3350 245760 87.8361 34.89 2017.41 1039.72 3180.06 3180.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 6.4e-05 2048 0.042 3350 246400 89.4425 35.1873 3004.75 1048.19 4177.76 4177.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 6.4e-05 2048 0.042 3350 243200 90.121 35.2029 1997.75 1047.6 3170.87 3171.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 6.4e-05 2048 0.042 3350 243712 88.4068 34.9004 2886.39 1038.54 4048.45 4048.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 6.4e-05 2048 0.042 3350 243712 88.3084 34.9163 1900.8 1039.88 3064.11 3064.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 6.4e-05 2048 0.042 3350 245760 88.3811 34.9768 2823.83 1040.89 3988.28 3988.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 6.4e-05 2048 0.042 3350 238080 88.9417 34.7658 1812.23 1031.63 2967.77 2967.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 6.4e-05 2048 0.042 3350 245760 88.7758 34.9942 2697.07 1044.08 3865.13 3865.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 6.4e-05 2048 0.042 3350 237568 89.4797 34.7759 1841.97 1034.48 3000.91 3001.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 700 6.4e-05 2048 0.042 3360 248832 88.4164 35.0924 1994.88 1046.73 3165.33 3165.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 700 6.4e-05 2048 0.042 3360 247808 88.3337 35.0436 1279.3 1044.88 2447.76 2447.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 6.4e-05 2048 0.042 3360 249600 88.7436 35.1808 2046.01 1048.24 3218.38 3218.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 6.4e-05 2048 0.042 3360 248320 88.271 35.0689 1309.44 1044.71 2477.69 2477.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 6.4e-05 2048 0.042 3360 248832 88.4586 35.1007 2210.65 1047.49 3381.89 3382.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 6.4e-05 2048 0.042 3360 248832 88.3576 35.0884 1417.79 1047.71 2589.14 2589.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 6.4e-05 2048 0.042 3360 247296 88.4749 35.062 2163.2 1053.43 3340.38 3340.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 6.4e-05 2048 0.042 3360 243712 88.3855 34.8876 1361.08 1038.48 2523.03 2523.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 6.4e-05 2048 0.042 3360 241920 89.0307 35.0692 1107.29 1038.46 2270.04 2270.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 6.4e-05 2048 0.042 3360 247808 88.2806 34.9905 2154.71 1044.77 3322.96 3323.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 6.4e-05 2048 0.042 3360 245760 88.769 35.0701 1410.57 1045.06 2579.68 2579.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 6.4e-05 2048 0.042 3360 245760 87.8369 34.9445 1176.57 1038.92 2338.47 2338.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 6.4e-05 2048 0.042 3360 248832 88.4221 35.0724 3148.27 1045.59 4317.57 4317.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 6.4e-05 2048 0.042 3360 244224 88.2138 34.8938 1949.53 1039.31 3112.15 3112.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 6.4e-05 2048 0.042 3360 241920 89.027 34.9471 1595.13 1038.81 2758.1 2758.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 6.4e-05 2048 0.042 3360 248320 88.1888 35.0843 2919.03 1044.93 4087.43 4087.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 6.4e-05 2048 0.042 3360 245760 88.7004 35.0228 1948.66 1044.17 3116.75 3116.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 6.4e-05 2048 0.042 3360 238080 88.9551 34.8333 1583.37 1031.51 2738.86 2739.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 6.4e-05 2048 0.042 3360 248832 88.3436 35.2786 2781.38 1046.87 3952.07 3952.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 6.4e-05 2048 0.042 3360 245760 87.8383 34.9082 1783.2 1039.47 2945.61 2945.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 6.4e-05 2048 0.042 3360 239616 89.3419 34.8692 1516.56 1039.88 2680.85 2680.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 6.4e-05 2048 0.042 3360 249600 88.6147 35.2385 2746.26 1048.44 3918.76 3918.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 6.4e-05 2048 0.042 3360 249600 88.5867 35.2625 1908.46 1048.69 3081.21 3081.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 6.4e-05 2048 0.042 3360 240000 88.5937 34.8017 1526.7 1031.76 2682.05 2682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 6.4e-05 2048 0.042 3360 243712 88.3954 34.8815 2602.92 1039.4 3765.79 3765.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 6.4e-05 2048 0.042 3360 243712 88.2847 34.9094 1817.97 1039.01 2980.36 2980.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 6.4e-05 2048 0.042 3360 236544 90.0959 34.9225 1454.82 1049.1 2629.15 2629.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 6.4e-05 2048 0.042 3360 245760 88.4134 35.0377 2576.63 1041.47 3741.76 3741.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 6.4e-05 2048 0.042 3360 238080 88.9669 34.7996 1788.93 1031.6 2944.5 2944.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 6.4e-05 2048 0.042 3360 230400 89.2131 34.3044 1431.43 1021.38 2576.52 2576.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 6.4e-05 2048 0.042 3360 245760 88.7421 35.0192 2592.08 1044.07 3760.1 3760.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 6.4e-05 2048 0.042 3360 237568 89.5038 34.8325 1699.42 1033.45 2857.41 2857.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 6.4e-05 2048 0.042 3360 233472 88.6355 34.2938 1510.37 1023.75 2657.25 2657.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 700 6.4e-05 2048 0.042 3360 246784 88.9479 35.113 2013.46 1047.56 3185.29 3185.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 700 6.4e-05 2048 0.042 3360 245760 88.8747 34.988 1289.15 1044.67 2457.88 2458.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 6.4e-05 2048 0.042 3360 247040 89.2358 35.2314 2276.47 1047.24 3448.38 3448.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 6.4e-05 2048 0.042 3360 245760 88.7799 35.1989 1450.26 1044.91 2619.34 2619.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 700 6.4e-05 2048 0.042 3360 241920 89.3791 34.9804 1169.13 1040.62 2334.31 2334.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 6.4e-05 2048 0.042 3360 247296 88.9366 35.1149 2113.91 1047.55 3285.7 3285.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 6.4e-05 2048 0.042 3360 245760 89.083 35.1327 1377.25 1047.58 2549.25 2549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 6.4e-05 2048 0.042 3360 244224 88.2444 34.9154 1122.28 1038.76 2284.41 2284.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 6.4e-05 2048 0.042 3360 245504 88.9043 35.0684 3007.37 1043.05 4174.59 4174.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 6.4e-05 2048 0.042 3360 243712 88.3849 35.0865 1879.83 1039.5 3043 3043.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 6.4e-05 2048 0.042 3360 241920 89.0417 34.9361 1517.35 1038.82 2680.36 2680.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 6.4e-05 2048 0.042 3360 245760 88.7549 34.9901 2792.14 1044.05 3960.13 3960.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 6.4e-05 2048 0.042 3360 245760 88.7633 34.9945 1752.59 1045.04 2921.58 2921.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 6.4e-05 2048 0.042 3360 239616 89.4074 35.0376 1397.91 1039.71 2562.26 2562.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 6.4e-05 2048 0.042 3360 246528 88.9056 35.1027 2885.36 1045.48 4055.06 4055.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 6.4e-05 2048 0.042 3360 244224 88.2462 34.9225 1861.42 1038.65 3023.44 3023.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 6.4e-05 2048 0.042 3360 241920 89.1 34.9185 1627.07 1039.78 2791.07 2791.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 6.4e-05 2048 0.042 3360 239616 89.3423 35.0115 1434.44 1039.93 2598.92 2599.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 6.4e-05 2048 0.042 3360 245760 88.7781 35.0314 2698.28 1043.86 3866.16 3866.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 6.4e-05 2048 0.042 3360 245760 88.6925 34.9914 1832.77 1045.03 3001.68 3001.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 6.4e-05 2048 0.042 3360 238080 88.9388 34.9372 1492.02 1031.49 2647.58 2647.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 6.4e-05 2048 0.042 3360 245760 88.8975 35.0324 1518.33 1044.57 2687.04 2687.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 6.4e-05 2048 0.042 3360 245760 89.0701 35.1419 2543.16 1047.49 3715.07 3715.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 6.4e-05 2048 0.042 3360 239616 89.4239 34.9348 1767.67 1038.9 2931.13 2931.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 6.4e-05 2048 0.042 3360 239616 89.3521 34.9627 1459.33 1040.01 2623.86 2624.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 6.4e-05 2048 0.042 3360 233472 88.6502 34.3368 1336.07 1022.77 2482.02 2482.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 6.4e-05 2048 0.042 3360 246400 89.4343 35.2421 2641.05 1047.56 3813.48 3813.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 6.4e-05 2048 0.042 3360 243200 90.1428 35.2411 1780.38 1047.9 2953.86 2954.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 6.4e-05 2048 0.042 3360 240000 88.6364 34.8283 1524.02 1032 2679.67 2679.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 6.4e-05 2048 0.042 3360 230400 90.9182 34.8657 1342.79 1031.4 2500.18 2500.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 700 6.4e-05 2048 0.042 3360 246784 88.8394 35.1307 2181.18 1047.54 3352.9 3353.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 700 6.4e-05 2048 0.042 3360 245760 88.7392 34.9908 1392.07 1044.9 2560.9 2561.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 700 6.4e-05 2048 0.042 3360 245760 89.0442 35.0745 1154.59 1046.89 2325.79 2325.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 6.4e-05 2048 0.042 3360 247040 89.2309 35.2708 2105.28 1047.41 3277.41 3277.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 6.4e-05 2048 0.042 3360 245760 88.8329 35.0474 1375.01 1044.95 2544.04 2544.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 700 6.4e-05 2048 0.042 3360 241920 89.4077 34.988 1103.11 1041.39 2269.09 2269.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 6.4e-05 2048 0.042 3360 247296 88.8837 35.1027 2946.9 1047.33 4118.41 4118.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 6.4e-05 2048 0.042 3360 245760 89.0299 35.0966 1844.65 1047.61 3016.58 3016.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 6.4e-05 2048 0.042 3360 244224 88.2468 34.9302 1476.89 1038.46 2638.72 2638.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 6.4e-05 2048 0.042 3360 239616 89.4415 35.0351 1226.55 1038.74 2389.96 2390.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 6.4e-05 2048 0.042 3360 245504 88.904 35.1089 2703.85 1044.06 3872.13 3872.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 6.4e-05 2048 0.042 3360 243712 88.4192 34.9184 1696.03 1038.53 2858.1 2858.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 6.4e-05 2048 0.042 3360 241920 89.0612 34.9775 1385.38 1039.55 2549.17 2549.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 6.4e-05 2048 0.042 3360 243712 88.3414 34.8449 1255.67 1038.83 2417.88 2418.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 6.4e-05 2048 0.042 3360 245760 88.7323 35.0187 2592.53 1043.67 3760.15 3760.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 6.4e-05 2048 0.042 3360 245760 88.7753 35.0355 1665.25 1044.07 2833.33 2833.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 6.4e-05 2048 0.042 3360 239616 89.4452 34.9097 1348 1039.39 2511.94 2512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 6.4e-05 2048 0.042 3360 237568 89.4961 34.7364 1183.73 1033.16 2341.32 2341.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 6.4e-05 2048 0.042 3360 246528 88.9297 35.0786 2573.05 1045.58 3742.84 3742.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 6.4e-05 2048 0.042 3360 244224 88.2238 35.0884 1777.55 1039.49 2940.54 2940.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 6.4e-05 2048 0.042 3360 241920 89.0941 34.9208 1493.56 1038.82 2656.6 2656.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 6.4e-05 2048 0.042 3360 239616 89.316 34.8789 1486.61 1039.99 2650.99 2651.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 6.4e-05 2048 0.042 3360 245760 88.7567 35.0833 2542.24 1043.91 3710.19 3710.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 6.4e-05 2048 0.042 3360 245760 88.6382 35.059 1823.14 1044.15 2991.18 2991.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 6.4e-05 2048 0.042 3360 238080 88.9118 34.7294 1458.03 1030.69 2612.56 2612.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 6.4e-05 2048 0.042 3360 245760 88.8905 35.0028 1408.39 1044.76 2577.25 2577.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 700 6.4e-05 2048 0.042 3350 248832 88.3228 35.064 2285.95 1047.35 3456.88 3457.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 700 6.4e-05 2048 0.042 3350 247808 88.2351 35.0582 1445.78 1043.9 2613.18 2613.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 700 6.4e-05 2048 0.042 3350 248832 88.3258 35.0884 1192.57 1047.6 2363.79 2363.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 6.4e-05 2048 0.042 3350 248320 88.9463 35.1516 2123.18 1047.2 3294.67 3294.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 6.4e-05 2048 0.042 3350 245760 88.8179 35.0678 1351 1044.67 2519.75 2519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 6.4e-05 2048 0.042 3350 245760 88.3959 35.0081 1125.37 1040.59 2289.56 2289.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 700 6.4e-05 2048 0.042 3350 245760 88.6891 35.0433 967.757 1044.93 2136.61 2136.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 6.4e-05 2048 0.042 3350 248832 88.4259 35.0851 2906.13 1047.59 4077.43 4077.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 6.4e-05 2048 0.042 3350 248832 88.3199 35.0796 1810.62 1047.62 2981.83 2981.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 6.4e-05 2048 0.042 3350 244224 88.2315 34.8909 1449.21 1038.78 2611.31 2611.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 6.4e-05 2048 0.042 3350 245760 87.7774 34.9037 1240.17 1038.78 2401.84 2402.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 6.4e-05 2048 0.042 3350 247296 88.4675 35.0845 2649.96 1044.18 3817.89 3818.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 6.4e-05 2048 0.042 3350 243712 88.3707 34.9041 1658.52 1039.3 2821.3 2821.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 6.4e-05 2048 0.042 3350 241920 89.0466 35.0134 1351.17 1039.4 2514.82 2514.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 6.4e-05 2048 0.042 3350 243712 88.3521 34.9327 1224.96 1039.69 2388.13 2388.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 6.4e-05 2048 0.042 3350 247808 88.2384 35.0249 2602.4 1043.81 3769.68 3769.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 6.4e-05 2048 0.042 3350 245760 88.7477 35.0065 1679.39 1044.96 2848.3 2848.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 6.4e-05 2048 0.042 3350 245760 87.8019 34.9125 1401.16 1038.92 2562.99 2563.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 6.4e-05 2048 0.042 3350 237568 89.4793 34.8467 1195.63 1033.18 2353.34 2353.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 6.4e-05 2048 0.042 3350 246528 88.909 35.1378 2679.39 1045.59 3849.23 3849.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 6.4e-05 2048 0.042 3350 244224 88.21 34.9019 1894.5 1038.59 3056.4 3056.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 6.4e-05 2048 0.042 3350 241920 89.088 34.9337 1545.76 1039.67 2709.66 2709.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 6.4e-05 2048 0.042 3350 239616 89.3389 34.8754 1454.87 1039 2618.28 2618.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 6.4e-05 2048 0.042 3350 230400 89.2091 34.2831 1281.39 1021.64 2426.72 2426.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 6.4e-05 2048 0.042 3350 245760 88.8034 35.1034 2587.62 1044.61 3756.33 3756.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 6.4e-05 2048 0.042 3350 245760 88.6752 35.0024 1787.82 1044.91 2956.61 2956.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 6.4e-05 2048 0.042 3350 238080 88.9564 34.747 1469.42 1031.39 2624.72 2624.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 6.4e-05 2048 0.042 3350 245760 88.8843 35.0781 1401.82 1045.56 2571.55 2571.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 6.4e-05 2048 0.042 3350 230400 90.8845 34.7811 1261.88 1031.93 2419.67 2419.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 700 6.4e-05 2048 0.042 3360 246784 88.8267 35.0874 2099.07 1046.57 3269.76 3269.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 700 6.4e-05 2048 0.042 3360 245760 88.7588 34.9901 1372.02 1044.61 2540.58 2540.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 700 6.4e-05 2048 0.042 3360 245760 89.0311 35.1331 1111.11 1046.74 2282.22 2282.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 700 6.4e-05 2048 0.042 3360 245760 88.7877 35.0577 962.207 1044.09 2130.34 2130.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 6.4e-05 2048 0.042 3360 247040 89.1715 35.1907 2908.75 1047.28 4080.6 4080.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 6.4e-05 2048 0.042 3360 245760 88.7955 35.0583 1801.24 1044.09 2969.39 2969.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 6.4e-05 2048 0.042 3360 241920 89.3793 34.9778 1446.35 1041.5 2612.41 2612.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 700 6.4e-05 2048 0.042 3360 245760 88.7238 34.9905 1244.86 1044.9 2413.68 2413.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 6.4e-05 2048 0.042 3360 247296 88.9161 35.1013 2669.53 1046.58 3840.33 3840.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 6.4e-05 2048 0.042 3360 245760 89.0662 35.0959 1668.86 1046.7 2839.93 2840.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 6.4e-05 2048 0.042 3360 244224 88.2215 34.8957 1361.63 1038.55 2523.5 2523.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 6.4e-05 2048 0.042 3360 239616 89.4347 34.9249 1205.47 1038.69 2368.72 2368.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 6.4e-05 2048 0.042 3360 238080 88.9355 34.7709 1038.06 1030.35 2192.32 2192.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 6.4e-05 2048 0.042 3360 245504 88.8669 35.3177 2530.26 1043.95 3698.6 3698.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 6.4e-05 2048 0.042 3360 243712 88.3777 34.922 1599.33 1038.52 2761.37 2761.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 6.4e-05 2048 0.042 3360 241920 89.0141 34.988 1329.68 1039.57 2493.44 2493.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 6.4e-05 2048 0.042 3360 243712 88.3311 35.0085 1177.62 1039.81 2340.96 2341.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 6.4e-05 2048 0.042 3360 241920 88.5143 34.9964 1034.02 1034.91 2192.63 2192.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 6.4e-05 2048 0.042 3360 245760 88.7227 35.0397 2362.51 1043.83 3530.3 3530.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 6.4e-05 2048 0.042 3360 245760 88.7559 35.0454 1600.54 1044.05 2768.59 2768.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 6.4e-05 2048 0.042 3360 239616 89.4445 34.8442 1294.77 1038.67 2457.94 2458.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 6.4e-05 2048 0.042 3360 237568 89.4736 34.8918 1170.77 1033.43 2328.77 2328.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 6.4e-05 2048 0.042 3360 245760 88.882 35.0024 1109.4 1044.33 2277.82 2277.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 700 6.4e-05 2048 0.042 3392 245760 89.0607 35.1007 2078.24 1047.53 3250.13 3250.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 700 6.4e-05 2048 0.042 3392 243712 89.1897 34.9936 1324.02 1044.63 2493.04 2493.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 700 6.4e-05 2048 0.042 3392 245760 89.0609 35.1437 1100.05 1046.62 2271.06 2271.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 700 6.4e-05 2048 0.042 3392 241664 89.6358 35.0167 936.156 1044.08 2105.09 2105.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 6.4e-05 2048 0.042 3392 245760 89.3764 35.1566 2807.9 1047.43 3980.06 3980.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 700 6.4e-05 2048 0.042 3392 243200 89.3255 35.0734 1698.13 1044.82 2867.55 2867.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 6.4e-05 2048 0.042 3392 241920 89.4027 34.9942 1396.18 1041.54 2562.32 2562.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 700 6.4e-05 2048 0.042 3392 240640 89.6726 35.0126 1191.14 1045.09 2361.12 2361.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 700 6.4e-05 2048 0.042 3392 243200 90.1449 35.1519 1099.85 1047.84 2273.19 2273.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 6.4e-05 2048 0.042 3392 245760 89.186 35.0986 2587.29 1047.58 3759.36 3759.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 6.4e-05 2048 0.042 3392 245760 89.0554 35.0826 1618.68 1047.41 2790.42 2790.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 6.4e-05 2048 0.042 3392 239616 89.4263 34.894 1297.01 1039.29 2460.82 2460.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 6.4e-05 2048 0.042 3392 239616 89.4567 34.878 1153.89 1039.51 2317.92 2318.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 6.4e-05 2048 0.042 3392 238080 88.9306 34.7518 1007.81 1031.49 2163.18 2163.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 6.4e-05 2048 0.042 3392 243712 89.2831 35.1048 2411.22 1043.5 3579.31 3579.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 6.4e-05 2048 0.042 3392 240128 89.3656 34.9044 1506.45 1039.38 2670.3 2670.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 6.4e-05 2048 0.042 3392 241920 89.0031 34.9307 1285.16 1038.61 2447.91 2448.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 6.4e-05 2048 0.042 3392 236544 89.8552 35.0147 1105.39 1039.15 2269.62 2269.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 6.4e-05 2048 0.042 3392 232960 90.6288 34.8523 963.734 1034.31 2123.73 2123.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 6.4e-05 2048 0.042 3392 243712 89.142 35.0351 2348.13 1044.87 3517.38 3517.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 6.4e-05 2048 0.042 3392 241664 89.6149 34.99 1547.67 1044.7 2717.19 2717.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 6.4e-05 2048 0.042 3392 239616 89.4528 34.8711 1269.59 1038.71 2432.83 2432.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 6.4e-05 2048 0.042 3392 237568 89.4794 34.732 1145.96 1033.32 2303.69 2303.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 6.4e-05 2048 0.042 3392 235520 91.4164 35.0514 1048.71 1044.59 2219.96 2220.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 700 6.4e-05 2048 0.042 3392 233472 88.6336 34.2824 974.57 1022.95 2120.64 2120.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 700 6.4e-05 2048 0.042 3456 238080 90.9326 35.205 2084.25 1047.51 3258.13 3258.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 6.4e-05 2048 0.042 3456 237568 90.9556 35.1273 2296.07 1046.33 3468.69 3468.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 700 6.4e-05 2048 0.042 3456 235520 91.2638 34.9994 1475.48 1045.1 2647.06 2647.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 700 6.4e-05 2048 0.042 3456 236544 91.3869 35.0679 1206.54 1046.66 2379.87 2380.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 700 6.4e-05 2048 0.042 3456 233472 91.5049 35.0162 1064.25 1044.86 2235.83 2235.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 700 6.4e-05 2048 0.042 3456 235520 91.1598 35.2032 986.407 1045.14 2158.1 2158.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 700 6.4e-05 2048 0.042 3456 233472 90.9431 34.859 903.256 1039.61 2068.86 2069.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 700 6.4e-05 2048 0.042 3456 229376 91.5409 34.8609 835.867 1039 2001.46 2001.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 700 6.4e-05 2048 0.042 3456 229376 91.2846 34.7455 794.293 1034.31 1954.82 1954.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 700 6.4e-05 2048 0.042 3360 243712 88.3491 34.9061 795.719 1039.71 1958.88 1959.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 700 6.4e-05 2048 0.042 3392 236544 89.8822 34.8861 761.024 1039.71 1925.7 1925.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 700 6.4e-05 2048 0.042 3350 241920 88.5002 34.8549 787.689 1034.17 1945.42 1945.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 700 6.4e-05 2048 0.042 3360 241920 88.4758 34.9204 788.848 1033.91 1946.36 1946.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 700 6.4e-05 2048 0.042 3360 245760 88.8234 35.1123 913.894 1045.05 2083.08 2083.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 700 6.4e-05 2048 0.042 3360 230400 90.7258 34.6993 1307.86 1032.04 2465.52 2465.67
