;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -7, @-20
	SUB #72, @200
	MOV 0, <-20
	ADD 180, 9
	CMP -207, <-120
	CMP @-127, 500
	SUB 12, @18
	ADD <-30, 9
	SUB @120, 606
	SLT -0, 52
	SLT <-30, 9
	SPL <127, 106
	SPL 0, <332
	CMP #262, 61
	SPL 0, -2
	MOV -7, <-20
	SLT 12, @18
	SUB #40, <901
	SUB @127, 106
	JMN @12, #201
	JMZ -102, -19
	SUB #0, -33
	SPL 0, <332
	ADD <-30, 9
	SPL 0, <332
	SUB @120, 606
	SUB #0, -33
	SPL 0, <332
	ADD <-30, 9
	MOV 0, <-20
	SUB @120, 606
	SLT 30, 9
	SUB @-127, 500
	CMP @121, 106
	SUB @-127, 600
	SUB @121, 106
	SPL @102, -100
	MOV -7, <-20
	ADD 0, 332
	CMP 207, <-120
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	DJN -1, @-20
