<stg><name>insert_point_Pipeline_VITIS_LOOP_271_1</name>


<trans_list>

<trans id="1238" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %merge_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="merge_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %merge_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="merge_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %score = alloca i32 1

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_other_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_other_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %k_real_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_real_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_score = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_other = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_other"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %zext_ln252_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252

]]></Node>
<StgValue><ssdm name="zext_ln252_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %zext_ln252_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_1

]]></Node>
<StgValue><ssdm name="zext_ln252_1_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %zext_ln252_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_2

]]></Node>
<StgValue><ssdm name="zext_ln252_2_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %zext_ln252_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_3

]]></Node>
<StgValue><ssdm name="zext_ln252_3_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %zext_ln252_4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_4

]]></Node>
<StgValue><ssdm name="zext_ln252_4_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:12 %zext_ln252_5_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_5

]]></Node>
<StgValue><ssdm name="zext_ln252_5_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:13 %zext_ln252_cast = zext i9 %zext_ln252_read

]]></Node>
<StgValue><ssdm name="zext_ln252_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:14 %zext_ln252_1_cast = zext i9 %zext_ln252_1_read

]]></Node>
<StgValue><ssdm name="zext_ln252_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:15 %zext_ln252_2_cast = zext i9 %zext_ln252_2_read

]]></Node>
<StgValue><ssdm name="zext_ln252_2_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:16 %zext_ln252_3_cast = zext i9 %zext_ln252_3_read

]]></Node>
<StgValue><ssdm name="zext_ln252_3_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:17 %zext_ln252_4_cast = zext i9 %zext_ln252_4_read

]]></Node>
<StgValue><ssdm name="zext_ln252_4_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:18 %zext_ln252_5_cast = zext i9 %zext_ln252_5_read

]]></Node>
<StgValue><ssdm name="zext_ln252_5_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i32 4294967295, i32 %tmp_other

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 0, i32 %tmp_score

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i32 1, i32 %k_real_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i32 0, i32 %tmp_other_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i32 0, i32 %score

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 4294967295, i32 %merge_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i32 4294967295, i32 %merge_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2 %i_real_3 = load i32 %tmp_other_1

]]></Node>
<StgValue><ssdm name="i_real_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5 %icmp_ln1072 = icmp_slt  i32 %i_real_3, i32 15

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln271 = br i1 %icmp_ln1072, void %.exitStub, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1 %k_real_1_load = load i32 %k_real_1

]]></Node>
<StgValue><ssdm name="k_real_1_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:4 %trunc_ln260 = trunc i32 %k_real_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %i_real_3, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:10 %zext_ln304 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:11 %add_ln304 = add i10 %zext_ln252_5_cast, i10 %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:12 %trunc_ln304 = trunc i10 %add_ln304

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:13 %tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:14 %zext_ln304_1 = zext i13 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln304_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_1

]]></Node>
<StgValue><ssdm name="regions_min_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:38 %add_ln304_1 = add i10 %zext_ln252_4_cast, i10 %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln304_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:39 %trunc_ln304_1 = trunc i10 %add_ln304_1

]]></Node>
<StgValue><ssdm name="trunc_ln304_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:40 %tmp_71 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:41 %zext_ln304_9 = zext i13 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln304_9"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43 %regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_9

]]></Node>
<StgValue><ssdm name="regions_min_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:65 %add_ln304_2 = add i10 %zext_ln252_3_cast, i10 %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln304_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:66 %trunc_ln304_2 = trunc i10 %add_ln304_2

]]></Node>
<StgValue><ssdm name="trunc_ln304_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:67 %tmp_72 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:68 %zext_ln304_17 = zext i13 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln304_17"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:70 %regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_17

]]></Node>
<StgValue><ssdm name="regions_max_0_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:92 %add_ln304_3 = add i10 %zext_ln252_2_cast, i10 %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln304_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:93 %trunc_ln304_3 = trunc i10 %add_ln304_3

]]></Node>
<StgValue><ssdm name="trunc_ln304_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:94 %tmp_73 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:95 %zext_ln304_25 = zext i13 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln304_25"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:97 %regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_25

]]></Node>
<StgValue><ssdm name="regions_max_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:119 %add_ln299 = add i10 %zext_ln252_1_cast, i10 %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:120 %trunc_ln299 = trunc i10 %add_ln299

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:121 %tmp_74 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299, i3 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:122 %zext_ln299 = zext i13 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:124 %regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299

]]></Node>
<StgValue><ssdm name="regions_center_0_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:146 %add_ln299_1 = add i10 %zext_ln252_cast, i10 %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:147 %trunc_ln299_1 = trunc i10 %add_ln299_1

]]></Node>
<StgValue><ssdm name="trunc_ln299_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:148 %tmp_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:149 %zext_ln299_8 = zext i13 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln299_8"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:151 %regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_8

]]></Node>
<StgValue><ssdm name="regions_center_1_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:173 %regions_center_0_load = load i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="regions_center_0_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:174 %regions_center_1_load = load i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="regions_center_1_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:176 %lshr_ln299_1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_real_1_load, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln299_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:177 %zext_ln305 = zext i9 %lshr_ln299_1

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:178 %add_ln305 = add i10 %zext_ln252_5_cast, i10 %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:179 %trunc_ln305 = trunc i10 %add_ln305

]]></Node>
<StgValue><ssdm name="trunc_ln305"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:180 %tmp_117 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305, i3 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:181 %zext_ln305_1 = zext i13 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln305_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:183 %regions_min_0_addr_2 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_1

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:205 %add_ln305_1 = add i10 %zext_ln252_4_cast, i10 %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln305_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:206 %trunc_ln305_1 = trunc i10 %add_ln305_1

]]></Node>
<StgValue><ssdm name="trunc_ln305_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:207 %tmp_118 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:208 %zext_ln305_9 = zext i13 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln305_9"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:210 %regions_min_1_addr_2 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_9

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:232 %add_ln305_2 = add i10 %zext_ln252_3_cast, i10 %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln305_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:233 %trunc_ln305_2 = trunc i10 %add_ln305_2

]]></Node>
<StgValue><ssdm name="trunc_ln305_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:234 %tmp_119 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:235 %zext_ln305_17 = zext i13 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln305_17"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:237 %regions_max_0_addr_2 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_17

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:259 %add_ln305_3 = add i10 %zext_ln252_2_cast, i10 %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln305_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:260 %trunc_ln305_3 = trunc i10 %add_ln305_3

]]></Node>
<StgValue><ssdm name="trunc_ln305_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:261 %tmp_120 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:262 %zext_ln305_25 = zext i13 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln305_25"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:264 %regions_max_1_addr_2 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_25

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:286 %add_ln299_2 = add i10 %zext_ln252_1_cast, i10 %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln299_2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:287 %trunc_ln299_2 = trunc i10 %add_ln299_2

]]></Node>
<StgValue><ssdm name="trunc_ln299_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:288 %tmp_121 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:289 %zext_ln299_16 = zext i13 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln299_16"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:291 %regions_center_0_addr_2 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_16

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:313 %add_ln299_3 = add i10 %zext_ln252_cast, i10 %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln299_3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:314 %trunc_ln299_3 = trunc i10 %add_ln299_3

]]></Node>
<StgValue><ssdm name="trunc_ln299_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:315 %tmp_122 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:316 %zext_ln299_24 = zext i13 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln299_24"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:318 %regions_center_1_addr_2 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_24

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:340 %regions_center_0_load_1 = load i12 %regions_center_0_addr_2

]]></Node>
<StgValue><ssdm name="regions_center_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:341 %regions_center_1_load_1 = load i12 %regions_center_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_center_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:346 %regions_max_0_load = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:347 %regions_max_1_load = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:349 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:350 %regions_min_1_load = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:353 %regions_max_0_load_1 = load i12 %regions_max_0_addr_2

]]></Node>
<StgValue><ssdm name="regions_max_0_load_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:354 %regions_max_1_load_1 = load i12 %regions_max_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_max_1_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:356 %regions_min_0_load_1 = load i12 %regions_min_0_addr_2

]]></Node>
<StgValue><ssdm name="regions_min_0_load_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:357 %regions_min_1_load_1 = load i12 %regions_min_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_min_1_load_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:791 %icmp_ln1064 = icmp_eq  i32 %k_real_1_load, i32 15

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:793 %k_real = add i32 %i_real_3, i32 2

]]></Node>
<StgValue><ssdm name="k_real"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:814 %k_real_2 = add i32 %k_real_1_load, i32 1

]]></Node>
<StgValue><ssdm name="k_real_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:817 %k_real_3 = select i1 %icmp_ln1064, i32 %k_real, i32 %k_real_2

]]></Node>
<StgValue><ssdm name="k_real_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:824 %store_ln271 = store i32 %k_real_3, i32 %k_real_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:5 %trunc_ln260_1 = trunc i32 %i_real_3

]]></Node>
<StgValue><ssdm name="trunc_ln260_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:15 %tmp_169_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304, i3 0

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17 %or_ln304 = or i12 %tmp_169_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln304"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:18 %zext_ln304_2 = zext i12 %or_ln304

]]></Node>
<StgValue><ssdm name="zext_ln304_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19 %regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_2

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:42 %tmp_171_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:44 %or_ln304_7 = or i12 %tmp_171_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln304_7"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:45 %zext_ln304_10 = zext i12 %or_ln304_7

]]></Node>
<StgValue><ssdm name="zext_ln304_10"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:46 %regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_10

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:69 %tmp_173_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:71 %or_ln304_14 = or i12 %tmp_173_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln304_14"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:72 %zext_ln304_18 = zext i12 %or_ln304_14

]]></Node>
<StgValue><ssdm name="zext_ln304_18"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:73 %regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_18

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:96 %tmp_175_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:98 %or_ln304_21 = or i12 %tmp_175_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln304_21"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:99 %zext_ln304_26 = zext i12 %or_ln304_21

]]></Node>
<StgValue><ssdm name="zext_ln304_26"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:100 %regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_26

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:123 %tmp_177_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299, i3 0

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:125 %or_ln299 = or i12 %tmp_177_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln299"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:126 %zext_ln299_1 = zext i12 %or_ln299

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:127 %regions_center_0_addr_1 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_1

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:150 %tmp_179_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:152 %or_ln299_7 = or i12 %tmp_179_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln299_7"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:153 %zext_ln299_9 = zext i12 %or_ln299_7

]]></Node>
<StgValue><ssdm name="zext_ln299_9"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:154 %regions_center_1_addr_1 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_9

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:173 %regions_center_0_load = load i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="regions_center_0_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:174 %regions_center_1_load = load i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="regions_center_1_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:175 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load, i32 %regions_center_1_load, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:182 %tmp_181_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305, i3 0

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:184 %or_ln305 = or i12 %tmp_181_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln305"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:185 %zext_ln305_2 = zext i12 %or_ln305

]]></Node>
<StgValue><ssdm name="zext_ln305_2"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:186 %regions_min_0_addr_4 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_2

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:209 %tmp_183_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:211 %or_ln305_7 = or i12 %tmp_183_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln305_7"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:212 %zext_ln305_10 = zext i12 %or_ln305_7

]]></Node>
<StgValue><ssdm name="zext_ln305_10"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:213 %regions_min_1_addr_4 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_10

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:236 %tmp_185_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:238 %or_ln305_14 = or i12 %tmp_185_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln305_14"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:239 %zext_ln305_18 = zext i12 %or_ln305_14

]]></Node>
<StgValue><ssdm name="zext_ln305_18"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:240 %regions_max_0_addr_4 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_18

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:263 %tmp_187_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:265 %or_ln305_21 = or i12 %tmp_187_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln305_21"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:266 %zext_ln305_26 = zext i12 %or_ln305_21

]]></Node>
<StgValue><ssdm name="zext_ln305_26"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:267 %regions_max_1_addr_4 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_26

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:290 %tmp_189_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:292 %or_ln299_14 = or i12 %tmp_189_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln299_14"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:293 %zext_ln299_17 = zext i12 %or_ln299_14

]]></Node>
<StgValue><ssdm name="zext_ln299_17"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:294 %regions_center_0_addr_4 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_17

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_4"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ifconv:317 %tmp_191_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:319 %or_ln299_21 = or i12 %tmp_191_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln299_21"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:320 %zext_ln299_25 = zext i12 %or_ln299_21

]]></Node>
<StgValue><ssdm name="zext_ln299_25"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:321 %regions_center_1_addr_4 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_25

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:340 %regions_center_0_load_1 = load i12 %regions_center_0_addr_2

]]></Node>
<StgValue><ssdm name="regions_center_0_load_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:341 %regions_center_1_load_1 = load i12 %regions_center_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_center_1_load_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:342 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_1, i32 %regions_center_1_load_1, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:346 %regions_max_0_load = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:347 %regions_max_1_load = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:348 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:349 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:350 %regions_min_1_load = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:351 %tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:353 %regions_max_0_load_1 = load i12 %regions_max_0_addr_2

]]></Node>
<StgValue><ssdm name="regions_max_0_load_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:354 %regions_max_1_load_1 = load i12 %regions_max_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_max_1_load_1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:355 %tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:356 %regions_min_0_load_1 = load i12 %regions_min_0_addr_2

]]></Node>
<StgValue><ssdm name="regions_min_0_load_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:357 %regions_min_1_load_1 = load i12 %regions_min_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_min_1_load_1"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:358 %tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:373 %tmp_19 = fcmp_olt  i32 %tmp_26, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:389 %regions_center_0_load_2 = load i12 %regions_center_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_center_0_load_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:390 %regions_center_1_load_2 = load i12 %regions_center_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_center_1_load_2"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:392 %regions_center_0_load_3 = load i12 %regions_center_0_addr_4

]]></Node>
<StgValue><ssdm name="regions_center_0_load_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:393 %regions_center_1_load_3 = load i12 %regions_center_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_center_1_load_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:398 %regions_max_0_load_2 = load i12 %regions_max_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_0_load_2"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:399 %regions_max_1_load_2 = load i12 %regions_max_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_1_load_2"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:401 %regions_min_0_load_2 = load i12 %regions_min_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_0_load_2"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:402 %regions_min_1_load_2 = load i12 %regions_min_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_1_load_2"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:405 %regions_max_0_load_3 = load i12 %regions_max_0_addr_4

]]></Node>
<StgValue><ssdm name="regions_max_0_load_3"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:406 %regions_max_1_load_3 = load i12 %regions_max_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_max_1_load_3"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:408 %regions_min_0_load_3 = load i12 %regions_min_0_addr_4

]]></Node>
<StgValue><ssdm name="regions_min_0_load_3"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:409 %regions_min_1_load_3 = load i12 %regions_min_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_min_1_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20 %or_ln304_1 = or i12 %tmp_169_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln304_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:21 %zext_ln304_3 = zext i12 %or_ln304_1

]]></Node>
<StgValue><ssdm name="zext_ln304_3"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22 %regions_min_0_addr_3 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_3

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_3"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:47 %or_ln304_8 = or i12 %tmp_171_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln304_8"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:48 %zext_ln304_11 = zext i12 %or_ln304_8

]]></Node>
<StgValue><ssdm name="zext_ln304_11"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:49 %regions_min_1_addr_3 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_11

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_3"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:74 %or_ln304_15 = or i12 %tmp_173_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln304_15"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:75 %zext_ln304_19 = zext i12 %or_ln304_15

]]></Node>
<StgValue><ssdm name="zext_ln304_19"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:76 %regions_max_0_addr_3 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_19

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:101 %or_ln304_22 = or i12 %tmp_175_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln304_22"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:102 %zext_ln304_27 = zext i12 %or_ln304_22

]]></Node>
<StgValue><ssdm name="zext_ln304_27"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:103 %regions_max_1_addr_3 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_27

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:128 %or_ln299_1 = or i12 %tmp_177_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln299_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:129 %zext_ln299_2 = zext i12 %or_ln299_1

]]></Node>
<StgValue><ssdm name="zext_ln299_2"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:130 %regions_center_0_addr_3 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_2

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:155 %or_ln299_8 = or i12 %tmp_179_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln299_8"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:156 %zext_ln299_10 = zext i12 %or_ln299_8

]]></Node>
<StgValue><ssdm name="zext_ln299_10"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:157 %regions_center_1_addr_3 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_10

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:187 %or_ln305_1 = or i12 %tmp_181_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln305_1"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:188 %zext_ln305_3 = zext i12 %or_ln305_1

]]></Node>
<StgValue><ssdm name="zext_ln305_3"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:189 %regions_min_0_addr_6 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_3

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_6"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:214 %or_ln305_8 = or i12 %tmp_183_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln305_8"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:215 %zext_ln305_11 = zext i12 %or_ln305_8

]]></Node>
<StgValue><ssdm name="zext_ln305_11"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:216 %regions_min_1_addr_6 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_11

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_6"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:241 %or_ln305_15 = or i12 %tmp_185_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln305_15"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:242 %zext_ln305_19 = zext i12 %or_ln305_15

]]></Node>
<StgValue><ssdm name="zext_ln305_19"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:243 %regions_max_0_addr_6 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_19

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_6"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:268 %or_ln305_22 = or i12 %tmp_187_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln305_22"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:269 %zext_ln305_27 = zext i12 %or_ln305_22

]]></Node>
<StgValue><ssdm name="zext_ln305_27"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:270 %regions_max_1_addr_6 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_27

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_6"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:295 %or_ln299_15 = or i12 %tmp_189_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln299_15"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:296 %zext_ln299_18 = zext i12 %or_ln299_15

]]></Node>
<StgValue><ssdm name="zext_ln299_18"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:297 %regions_center_0_addr_6 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_18

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_6"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:322 %or_ln299_22 = or i12 %tmp_191_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln299_22"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:323 %zext_ln299_26 = zext i12 %or_ln299_22

]]></Node>
<StgValue><ssdm name="zext_ln299_26"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:324 %regions_center_1_addr_6 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_26

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:343 %d = fsub i32 %tmp_s, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:352 %d1 = fsub i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:359 %d2 = fsub i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:360 %bitcast_ln307 = bitcast i32 %tmp_26

]]></Node>
<StgValue><ssdm name="bitcast_ln307"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:361 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:362 %trunc_ln307 = trunc i32 %bitcast_ln307

]]></Node>
<StgValue><ssdm name="trunc_ln307"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:363 %bitcast_ln307_1 = bitcast i32 %tmp_28

]]></Node>
<StgValue><ssdm name="bitcast_ln307_1"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:364 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:365 %trunc_ln307_1 = trunc i32 %bitcast_ln307_1

]]></Node>
<StgValue><ssdm name="trunc_ln307_1"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:366 %icmp_ln307 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:367 %icmp_ln307_1 = icmp_eq  i23 %trunc_ln307, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:368 %or_ln307 = or i1 %icmp_ln307_1, i1 %icmp_ln307

]]></Node>
<StgValue><ssdm name="or_ln307"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:369 %icmp_ln307_2 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_2"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:370 %icmp_ln307_3 = icmp_eq  i23 %trunc_ln307_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_3"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:371 %or_ln307_1 = or i1 %icmp_ln307_3, i1 %icmp_ln307_2

]]></Node>
<StgValue><ssdm name="or_ln307_1"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:372 %and_ln307 = and i1 %or_ln307, i1 %or_ln307_1

]]></Node>
<StgValue><ssdm name="and_ln307"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:373 %tmp_19 = fcmp_olt  i32 %tmp_26, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:374 %and_ln307_1 = and i1 %and_ln307, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln307_1"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:375 %sub = fsub i32 %tmp_28, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:377 %sub2 = fsub i32 %tmp_26, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:389 %regions_center_0_load_2 = load i12 %regions_center_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_center_0_load_2"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:390 %regions_center_1_load_2 = load i12 %regions_center_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_center_1_load_2"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:391 %tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_2, i32 %regions_center_1_load_2, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:392 %regions_center_0_load_3 = load i12 %regions_center_0_addr_4

]]></Node>
<StgValue><ssdm name="regions_center_0_load_3"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:393 %regions_center_1_load_3 = load i12 %regions_center_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_center_1_load_3"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:394 %tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_3, i32 %regions_center_1_load_3, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:398 %regions_max_0_load_2 = load i12 %regions_max_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_0_load_2"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:399 %regions_max_1_load_2 = load i12 %regions_max_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_1_load_2"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:400 %tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_2, i32 %regions_max_1_load_2, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:401 %regions_min_0_load_2 = load i12 %regions_min_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_0_load_2"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:402 %regions_min_1_load_2 = load i12 %regions_min_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_1_load_2"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:403 %tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_2, i32 %regions_min_1_load_2, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:405 %regions_max_0_load_3 = load i12 %regions_max_0_addr_4

]]></Node>
<StgValue><ssdm name="regions_max_0_load_3"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:406 %regions_max_1_load_3 = load i12 %regions_max_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_max_1_load_3"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:407 %tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_3, i32 %regions_max_1_load_3, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:408 %regions_min_0_load_3 = load i12 %regions_min_0_addr_4

]]></Node>
<StgValue><ssdm name="regions_min_0_load_3"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:409 %regions_min_1_load_3 = load i12 %regions_min_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_min_1_load_3"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:410 %tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_3, i32 %regions_min_1_load_3, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:424 %tmp_75 = fcmp_olt  i32 %tmp_32, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:442 %regions_center_0_load_4 = load i12 %regions_center_0_addr_3

]]></Node>
<StgValue><ssdm name="regions_center_0_load_4"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:443 %regions_center_1_load_4 = load i12 %regions_center_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_center_1_load_4"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:445 %regions_center_0_load_5 = load i12 %regions_center_0_addr_6

]]></Node>
<StgValue><ssdm name="regions_center_0_load_5"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:446 %regions_center_1_load_5 = load i12 %regions_center_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_center_1_load_5"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:451 %regions_max_0_load_4 = load i12 %regions_max_0_addr_3

]]></Node>
<StgValue><ssdm name="regions_max_0_load_4"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:452 %regions_max_1_load_4 = load i12 %regions_max_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_max_1_load_4"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:454 %regions_min_0_load_4 = load i12 %regions_min_0_addr_3

]]></Node>
<StgValue><ssdm name="regions_min_0_load_4"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:455 %regions_min_1_load_4 = load i12 %regions_min_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_min_1_load_4"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:458 %regions_max_0_load_5 = load i12 %regions_max_0_addr_6

]]></Node>
<StgValue><ssdm name="regions_max_0_load_5"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:459 %regions_max_1_load_5 = load i12 %regions_max_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_max_1_load_5"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:461 %regions_min_0_load_5 = load i12 %regions_min_0_addr_6

]]></Node>
<StgValue><ssdm name="regions_min_0_load_5"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:462 %regions_min_1_load_5 = load i12 %regions_min_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_min_1_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23 %or_ln304_2 = or i12 %tmp_169_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln304_2"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:24 %zext_ln304_4 = zext i12 %or_ln304_2

]]></Node>
<StgValue><ssdm name="zext_ln304_4"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25 %regions_min_0_addr_5 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_4

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_5"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:50 %or_ln304_9 = or i12 %tmp_171_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln304_9"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:51 %zext_ln304_12 = zext i12 %or_ln304_9

]]></Node>
<StgValue><ssdm name="zext_ln304_12"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:52 %regions_min_1_addr_5 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_12

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:77 %or_ln304_16 = or i12 %tmp_173_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln304_16"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:78 %zext_ln304_20 = zext i12 %or_ln304_16

]]></Node>
<StgValue><ssdm name="zext_ln304_20"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:79 %regions_max_0_addr_5 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_20

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_5"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:104 %or_ln304_23 = or i12 %tmp_175_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln304_23"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:105 %zext_ln304_28 = zext i12 %or_ln304_23

]]></Node>
<StgValue><ssdm name="zext_ln304_28"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:106 %regions_max_1_addr_5 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_28

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_5"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:131 %or_ln299_2 = or i12 %tmp_177_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln299_2"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:132 %zext_ln299_3 = zext i12 %or_ln299_2

]]></Node>
<StgValue><ssdm name="zext_ln299_3"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:133 %regions_center_0_addr_5 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_3

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_5"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:158 %or_ln299_9 = or i12 %tmp_179_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln299_9"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:159 %zext_ln299_11 = zext i12 %or_ln299_9

]]></Node>
<StgValue><ssdm name="zext_ln299_11"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:160 %regions_center_1_addr_5 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_11

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_5"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:190 %or_ln305_2 = or i12 %tmp_181_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln305_2"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:191 %zext_ln305_4 = zext i12 %or_ln305_2

]]></Node>
<StgValue><ssdm name="zext_ln305_4"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:192 %regions_min_0_addr_8 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_4

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_8"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:217 %or_ln305_9 = or i12 %tmp_183_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln305_9"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:218 %zext_ln305_12 = zext i12 %or_ln305_9

]]></Node>
<StgValue><ssdm name="zext_ln305_12"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:219 %regions_min_1_addr_8 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_12

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_8"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:244 %or_ln305_16 = or i12 %tmp_185_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln305_16"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:245 %zext_ln305_20 = zext i12 %or_ln305_16

]]></Node>
<StgValue><ssdm name="zext_ln305_20"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:246 %regions_max_0_addr_8 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_20

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_8"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:271 %or_ln305_23 = or i12 %tmp_187_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln305_23"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:272 %zext_ln305_28 = zext i12 %or_ln305_23

]]></Node>
<StgValue><ssdm name="zext_ln305_28"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:273 %regions_max_1_addr_8 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_28

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_8"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:298 %or_ln299_16 = or i12 %tmp_189_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln299_16"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:299 %zext_ln299_19 = zext i12 %or_ln299_16

]]></Node>
<StgValue><ssdm name="zext_ln299_19"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:300 %regions_center_0_addr_8 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_19

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_8"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:325 %or_ln299_23 = or i12 %tmp_191_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln299_23"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:326 %zext_ln299_27 = zext i12 %or_ln299_23

]]></Node>
<StgValue><ssdm name="zext_ln299_27"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:327 %regions_center_1_addr_8 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_27

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_8"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:343 %d = fsub i32 %tmp_s, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:352 %d1 = fsub i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:359 %d2 = fsub i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:375 %sub = fsub i32 %tmp_28, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:377 %sub2 = fsub i32 %tmp_26, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:395 %d_1 = fsub i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:404 %d1_1 = fsub i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="d1_1"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:411 %d2_1 = fsub i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:412 %bitcast_ln307_2 = bitcast i32 %tmp_32

]]></Node>
<StgValue><ssdm name="bitcast_ln307_2"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:413 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:414 %trunc_ln307_2 = trunc i32 %bitcast_ln307_2

]]></Node>
<StgValue><ssdm name="trunc_ln307_2"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:415 %bitcast_ln307_3 = bitcast i32 %tmp_34

]]></Node>
<StgValue><ssdm name="bitcast_ln307_3"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:416 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:417 %trunc_ln307_3 = trunc i32 %bitcast_ln307_3

]]></Node>
<StgValue><ssdm name="trunc_ln307_3"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:418 %icmp_ln307_4 = icmp_ne  i8 %tmp_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_4"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:419 %icmp_ln307_5 = icmp_eq  i23 %trunc_ln307_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_5"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:420 %or_ln307_2 = or i1 %icmp_ln307_5, i1 %icmp_ln307_4

]]></Node>
<StgValue><ssdm name="or_ln307_2"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:421 %icmp_ln307_6 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_6"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:422 %icmp_ln307_7 = icmp_eq  i23 %trunc_ln307_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_7"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:423 %or_ln307_3 = or i1 %icmp_ln307_7, i1 %icmp_ln307_6

]]></Node>
<StgValue><ssdm name="or_ln307_3"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:424 %tmp_75 = fcmp_olt  i32 %tmp_32, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:425 %and_ln307_2 = and i1 %tmp_75, i1 %or_ln307_2

]]></Node>
<StgValue><ssdm name="and_ln307_2"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:426 %and_ln307_3 = and i1 %and_ln307_2, i1 %or_ln307_3

]]></Node>
<StgValue><ssdm name="and_ln307_3"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:427 %sub71_1 = fsub i32 %tmp_34, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sub71_1"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:429 %sub83_1 = fsub i32 %tmp_32, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="sub83_1"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:442 %regions_center_0_load_4 = load i12 %regions_center_0_addr_3

]]></Node>
<StgValue><ssdm name="regions_center_0_load_4"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:443 %regions_center_1_load_4 = load i12 %regions_center_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_center_1_load_4"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:444 %tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_4, i32 %regions_center_1_load_4, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:445 %regions_center_0_load_5 = load i12 %regions_center_0_addr_6

]]></Node>
<StgValue><ssdm name="regions_center_0_load_5"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:446 %regions_center_1_load_5 = load i12 %regions_center_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_center_1_load_5"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:447 %tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_5, i32 %regions_center_1_load_5, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:451 %regions_max_0_load_4 = load i12 %regions_max_0_addr_3

]]></Node>
<StgValue><ssdm name="regions_max_0_load_4"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:452 %regions_max_1_load_4 = load i12 %regions_max_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_max_1_load_4"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:453 %tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_4, i32 %regions_max_1_load_4, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:454 %regions_min_0_load_4 = load i12 %regions_min_0_addr_3

]]></Node>
<StgValue><ssdm name="regions_min_0_load_4"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:455 %regions_min_1_load_4 = load i12 %regions_min_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_min_1_load_4"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:456 %tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_4, i32 %regions_min_1_load_4, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:458 %regions_max_0_load_5 = load i12 %regions_max_0_addr_6

]]></Node>
<StgValue><ssdm name="regions_max_0_load_5"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:459 %regions_max_1_load_5 = load i12 %regions_max_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_max_1_load_5"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:460 %tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_5, i32 %regions_max_1_load_5, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:461 %regions_min_0_load_5 = load i12 %regions_min_0_addr_6

]]></Node>
<StgValue><ssdm name="regions_min_0_load_5"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:462 %regions_min_1_load_5 = load i12 %regions_min_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_min_1_load_5"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:463 %tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_5, i32 %regions_min_1_load_5, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:477 %tmp_80 = fcmp_olt  i32 %tmp_38, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:495 %regions_center_0_load_6 = load i12 %regions_center_0_addr_5

]]></Node>
<StgValue><ssdm name="regions_center_0_load_6"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:496 %regions_center_1_load_6 = load i12 %regions_center_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_center_1_load_6"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:498 %regions_center_0_load_7 = load i12 %regions_center_0_addr_8

]]></Node>
<StgValue><ssdm name="regions_center_0_load_7"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:499 %regions_center_1_load_7 = load i12 %regions_center_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_center_1_load_7"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:504 %regions_max_0_load_6 = load i12 %regions_max_0_addr_5

]]></Node>
<StgValue><ssdm name="regions_max_0_load_6"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:505 %regions_max_1_load_6 = load i12 %regions_max_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_max_1_load_6"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:507 %regions_min_0_load_6 = load i12 %regions_min_0_addr_5

]]></Node>
<StgValue><ssdm name="regions_min_0_load_6"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:508 %regions_min_1_load_6 = load i12 %regions_min_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_min_1_load_6"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:511 %regions_max_0_load_7 = load i12 %regions_max_0_addr_8

]]></Node>
<StgValue><ssdm name="regions_max_0_load_7"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:512 %regions_max_1_load_7 = load i12 %regions_max_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_max_1_load_7"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:514 %regions_min_0_load_7 = load i12 %regions_min_0_addr_8

]]></Node>
<StgValue><ssdm name="regions_min_0_load_7"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:515 %regions_min_1_load_7 = load i12 %regions_min_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_min_1_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26 %or_ln304_3 = or i12 %tmp_169_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln304_3"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:27 %zext_ln304_5 = zext i12 %or_ln304_3

]]></Node>
<StgValue><ssdm name="zext_ln304_5"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28 %regions_min_0_addr_7 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_5

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_7"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:53 %or_ln304_10 = or i12 %tmp_171_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln304_10"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:54 %zext_ln304_13 = zext i12 %or_ln304_10

]]></Node>
<StgValue><ssdm name="zext_ln304_13"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:55 %regions_min_1_addr_7 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_13

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_7"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:80 %or_ln304_17 = or i12 %tmp_173_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln304_17"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:81 %zext_ln304_21 = zext i12 %or_ln304_17

]]></Node>
<StgValue><ssdm name="zext_ln304_21"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82 %regions_max_0_addr_7 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_21

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_7"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:107 %or_ln304_24 = or i12 %tmp_175_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln304_24"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:108 %zext_ln304_29 = zext i12 %or_ln304_24

]]></Node>
<StgValue><ssdm name="zext_ln304_29"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:109 %regions_max_1_addr_7 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_29

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_7"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:134 %or_ln299_3 = or i12 %tmp_177_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln299_3"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:135 %zext_ln299_4 = zext i12 %or_ln299_3

]]></Node>
<StgValue><ssdm name="zext_ln299_4"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:136 %regions_center_0_addr_7 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_4

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_7"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:161 %or_ln299_10 = or i12 %tmp_179_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln299_10"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:162 %zext_ln299_12 = zext i12 %or_ln299_10

]]></Node>
<StgValue><ssdm name="zext_ln299_12"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:163 %regions_center_1_addr_7 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_12

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_7"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:193 %or_ln305_3 = or i12 %tmp_181_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln305_3"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:194 %zext_ln305_5 = zext i12 %or_ln305_3

]]></Node>
<StgValue><ssdm name="zext_ln305_5"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:195 %regions_min_0_addr_10 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_5

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_10"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:220 %or_ln305_10 = or i12 %tmp_183_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln305_10"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:221 %zext_ln305_13 = zext i12 %or_ln305_10

]]></Node>
<StgValue><ssdm name="zext_ln305_13"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:222 %regions_min_1_addr_10 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_13

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_10"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:247 %or_ln305_17 = or i12 %tmp_185_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln305_17"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:248 %zext_ln305_21 = zext i12 %or_ln305_17

]]></Node>
<StgValue><ssdm name="zext_ln305_21"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:249 %regions_max_0_addr_10 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_21

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_10"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:274 %or_ln305_24 = or i12 %tmp_187_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln305_24"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:275 %zext_ln305_29 = zext i12 %or_ln305_24

]]></Node>
<StgValue><ssdm name="zext_ln305_29"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:276 %regions_max_1_addr_10 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_29

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_10"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:301 %or_ln299_17 = or i12 %tmp_189_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln299_17"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:302 %zext_ln299_20 = zext i12 %or_ln299_17

]]></Node>
<StgValue><ssdm name="zext_ln299_20"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:303 %regions_center_0_addr_10 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_20

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_10"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:328 %or_ln299_24 = or i12 %tmp_191_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln299_24"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:329 %zext_ln299_28 = zext i12 %or_ln299_24

]]></Node>
<StgValue><ssdm name="zext_ln299_28"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:330 %regions_center_1_addr_10 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_28

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_10"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:343 %d = fsub i32 %tmp_s, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:352 %d1 = fsub i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:359 %d2 = fsub i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:375 %sub = fsub i32 %tmp_28, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:377 %sub2 = fsub i32 %tmp_26, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:395 %d_1 = fsub i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:404 %d1_1 = fsub i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="d1_1"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:411 %d2_1 = fsub i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:427 %sub71_1 = fsub i32 %tmp_34, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sub71_1"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:429 %sub83_1 = fsub i32 %tmp_32, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="sub83_1"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:448 %d_2 = fsub i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:457 %d1_2 = fsub i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="d1_2"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:464 %d2_2 = fsub i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="d2_2"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:465 %bitcast_ln307_4 = bitcast i32 %tmp_38

]]></Node>
<StgValue><ssdm name="bitcast_ln307_4"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:466 %tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:467 %trunc_ln307_4 = trunc i32 %bitcast_ln307_4

]]></Node>
<StgValue><ssdm name="trunc_ln307_4"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:468 %bitcast_ln307_5 = bitcast i32 %tmp_40

]]></Node>
<StgValue><ssdm name="bitcast_ln307_5"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:469 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:470 %trunc_ln307_5 = trunc i32 %bitcast_ln307_5

]]></Node>
<StgValue><ssdm name="trunc_ln307_5"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:471 %icmp_ln307_8 = icmp_ne  i8 %tmp_78, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_8"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:472 %icmp_ln307_9 = icmp_eq  i23 %trunc_ln307_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_9"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:473 %or_ln307_4 = or i1 %icmp_ln307_9, i1 %icmp_ln307_8

]]></Node>
<StgValue><ssdm name="or_ln307_4"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:474 %icmp_ln307_10 = icmp_ne  i8 %tmp_79, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_10"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:475 %icmp_ln307_11 = icmp_eq  i23 %trunc_ln307_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_11"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:476 %or_ln307_5 = or i1 %icmp_ln307_11, i1 %icmp_ln307_10

]]></Node>
<StgValue><ssdm name="or_ln307_5"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:477 %tmp_80 = fcmp_olt  i32 %tmp_38, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:478 %and_ln307_4 = and i1 %tmp_80, i1 %or_ln307_4

]]></Node>
<StgValue><ssdm name="and_ln307_4"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:479 %and_ln307_5 = and i1 %and_ln307_4, i1 %or_ln307_5

]]></Node>
<StgValue><ssdm name="and_ln307_5"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:480 %sub71_2 = fsub i32 %tmp_40, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="sub71_2"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:482 %sub83_2 = fsub i32 %tmp_38, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="sub83_2"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:495 %regions_center_0_load_6 = load i12 %regions_center_0_addr_5

]]></Node>
<StgValue><ssdm name="regions_center_0_load_6"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:496 %regions_center_1_load_6 = load i12 %regions_center_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_center_1_load_6"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:497 %tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_6, i32 %regions_center_1_load_6, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:498 %regions_center_0_load_7 = load i12 %regions_center_0_addr_8

]]></Node>
<StgValue><ssdm name="regions_center_0_load_7"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:499 %regions_center_1_load_7 = load i12 %regions_center_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_center_1_load_7"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:500 %tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_7, i32 %regions_center_1_load_7, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:504 %regions_max_0_load_6 = load i12 %regions_max_0_addr_5

]]></Node>
<StgValue><ssdm name="regions_max_0_load_6"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:505 %regions_max_1_load_6 = load i12 %regions_max_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_max_1_load_6"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:506 %tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_6, i32 %regions_max_1_load_6, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:507 %regions_min_0_load_6 = load i12 %regions_min_0_addr_5

]]></Node>
<StgValue><ssdm name="regions_min_0_load_6"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:508 %regions_min_1_load_6 = load i12 %regions_min_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_min_1_load_6"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:509 %tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_6, i32 %regions_min_1_load_6, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:511 %regions_max_0_load_7 = load i12 %regions_max_0_addr_8

]]></Node>
<StgValue><ssdm name="regions_max_0_load_7"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:512 %regions_max_1_load_7 = load i12 %regions_max_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_max_1_load_7"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:513 %tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_7, i32 %regions_max_1_load_7, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:514 %regions_min_0_load_7 = load i12 %regions_min_0_addr_8

]]></Node>
<StgValue><ssdm name="regions_min_0_load_7"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:515 %regions_min_1_load_7 = load i12 %regions_min_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_min_1_load_7"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:516 %tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_7, i32 %regions_min_1_load_7, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:531 %tmp_85 = fcmp_olt  i32 %tmp_44, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:548 %regions_center_0_load_8 = load i12 %regions_center_0_addr_7

]]></Node>
<StgValue><ssdm name="regions_center_0_load_8"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:549 %regions_center_1_load_8 = load i12 %regions_center_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_center_1_load_8"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:551 %regions_center_0_load_9 = load i12 %regions_center_0_addr_10

]]></Node>
<StgValue><ssdm name="regions_center_0_load_9"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:552 %regions_center_1_load_9 = load i12 %regions_center_1_addr_10

]]></Node>
<StgValue><ssdm name="regions_center_1_load_9"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:557 %regions_max_0_load_8 = load i12 %regions_max_0_addr_7

]]></Node>
<StgValue><ssdm name="regions_max_0_load_8"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:558 %regions_max_1_load_8 = load i12 %regions_max_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_max_1_load_8"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:560 %regions_min_0_load_8 = load i12 %regions_min_0_addr_7

]]></Node>
<StgValue><ssdm name="regions_min_0_load_8"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:561 %regions_min_1_load_8 = load i12 %regions_min_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_min_1_load_8"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:564 %regions_max_0_load_9 = load i12 %regions_max_0_addr_10

]]></Node>
<StgValue><ssdm name="regions_max_0_load_9"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:565 %regions_max_1_load_9 = load i12 %regions_max_1_addr_10

]]></Node>
<StgValue><ssdm name="regions_max_1_load_9"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:567 %regions_min_0_load_9 = load i12 %regions_min_0_addr_10

]]></Node>
<StgValue><ssdm name="regions_min_0_load_9"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:568 %regions_min_1_load_9 = load i12 %regions_min_1_addr_10

]]></Node>
<StgValue><ssdm name="regions_min_1_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:29 %or_ln304_4 = or i12 %tmp_169_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln304_4"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:30 %zext_ln304_6 = zext i12 %or_ln304_4

]]></Node>
<StgValue><ssdm name="zext_ln304_6"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %regions_min_0_addr_9 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_6

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_9"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:56 %or_ln304_11 = or i12 %tmp_171_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln304_11"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:57 %zext_ln304_14 = zext i12 %or_ln304_11

]]></Node>
<StgValue><ssdm name="zext_ln304_14"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58 %regions_min_1_addr_9 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_14

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_9"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:83 %or_ln304_18 = or i12 %tmp_173_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln304_18"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:84 %zext_ln304_22 = zext i12 %or_ln304_18

]]></Node>
<StgValue><ssdm name="zext_ln304_22"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85 %regions_max_0_addr_9 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_22

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_9"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:110 %or_ln304_25 = or i12 %tmp_175_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln304_25"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:111 %zext_ln304_30 = zext i12 %or_ln304_25

]]></Node>
<StgValue><ssdm name="zext_ln304_30"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:112 %regions_max_1_addr_9 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_30

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_9"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:137 %or_ln299_4 = or i12 %tmp_177_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln299_4"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:138 %zext_ln299_5 = zext i12 %or_ln299_4

]]></Node>
<StgValue><ssdm name="zext_ln299_5"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:139 %regions_center_0_addr_9 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_5

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_9"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:164 %or_ln299_11 = or i12 %tmp_179_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln299_11"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:165 %zext_ln299_13 = zext i12 %or_ln299_11

]]></Node>
<StgValue><ssdm name="zext_ln299_13"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:166 %regions_center_1_addr_9 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_13

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_9"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:196 %or_ln305_4 = or i12 %tmp_181_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln305_4"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:197 %zext_ln305_6 = zext i12 %or_ln305_4

]]></Node>
<StgValue><ssdm name="zext_ln305_6"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:198 %regions_min_0_addr_12 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_6

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_12"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:223 %or_ln305_11 = or i12 %tmp_183_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln305_11"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:224 %zext_ln305_14 = zext i12 %or_ln305_11

]]></Node>
<StgValue><ssdm name="zext_ln305_14"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:225 %regions_min_1_addr_12 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_14

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_12"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:250 %or_ln305_18 = or i12 %tmp_185_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln305_18"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:251 %zext_ln305_22 = zext i12 %or_ln305_18

]]></Node>
<StgValue><ssdm name="zext_ln305_22"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:252 %regions_max_0_addr_12 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_22

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_12"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:277 %or_ln305_25 = or i12 %tmp_187_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln305_25"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:278 %zext_ln305_30 = zext i12 %or_ln305_25

]]></Node>
<StgValue><ssdm name="zext_ln305_30"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:279 %regions_max_1_addr_12 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_30

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_12"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:304 %or_ln299_18 = or i12 %tmp_189_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln299_18"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:305 %zext_ln299_21 = zext i12 %or_ln299_18

]]></Node>
<StgValue><ssdm name="zext_ln299_21"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:306 %regions_center_0_addr_12 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_21

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_12"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:331 %or_ln299_25 = or i12 %tmp_191_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln299_25"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:332 %zext_ln299_29 = zext i12 %or_ln299_25

]]></Node>
<StgValue><ssdm name="zext_ln299_29"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:333 %regions_center_1_addr_12 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_29

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_12"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:343 %d = fsub i32 %tmp_s, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:352 %d1 = fsub i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:359 %d2 = fsub i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:375 %sub = fsub i32 %tmp_28, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:377 %sub2 = fsub i32 %tmp_26, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:395 %d_1 = fsub i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:404 %d1_1 = fsub i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="d1_1"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:411 %d2_1 = fsub i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:427 %sub71_1 = fsub i32 %tmp_34, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sub71_1"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:429 %sub83_1 = fsub i32 %tmp_32, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="sub83_1"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:448 %d_2 = fsub i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:457 %d1_2 = fsub i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="d1_2"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:464 %d2_2 = fsub i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="d2_2"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:480 %sub71_2 = fsub i32 %tmp_40, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="sub71_2"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:482 %sub83_2 = fsub i32 %tmp_38, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="sub83_2"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:501 %d_3 = fsub i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:510 %d1_3 = fsub i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:517 %d2_3 = fsub i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="d2_3"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:518 %bitcast_ln307_6 = bitcast i32 %tmp_44

]]></Node>
<StgValue><ssdm name="bitcast_ln307_6"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:519 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:520 %trunc_ln307_6 = trunc i32 %bitcast_ln307_6

]]></Node>
<StgValue><ssdm name="trunc_ln307_6"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:521 %bitcast_ln307_7 = bitcast i32 %tmp_46

]]></Node>
<StgValue><ssdm name="bitcast_ln307_7"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:522 %tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:523 %trunc_ln307_7 = trunc i32 %bitcast_ln307_7

]]></Node>
<StgValue><ssdm name="trunc_ln307_7"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:524 %icmp_ln307_12 = icmp_ne  i8 %tmp_83, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_12"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:525 %icmp_ln307_13 = icmp_eq  i23 %trunc_ln307_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_13"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:526 %or_ln307_6 = or i1 %icmp_ln307_13, i1 %icmp_ln307_12

]]></Node>
<StgValue><ssdm name="or_ln307_6"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:527 %icmp_ln307_14 = icmp_ne  i8 %tmp_84, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_14"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:528 %icmp_ln307_15 = icmp_eq  i23 %trunc_ln307_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_15"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:529 %or_ln307_7 = or i1 %icmp_ln307_15, i1 %icmp_ln307_14

]]></Node>
<StgValue><ssdm name="or_ln307_7"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:530 %and_ln307_6 = and i1 %or_ln307_6, i1 %or_ln307_7

]]></Node>
<StgValue><ssdm name="and_ln307_6"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:531 %tmp_85 = fcmp_olt  i32 %tmp_44, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:532 %and_ln307_7 = and i1 %and_ln307_6, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln307_7"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:533 %sub71_3 = fsub i32 %tmp_46, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="sub71_3"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:535 %sub83_3 = fsub i32 %tmp_44, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="sub83_3"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:548 %regions_center_0_load_8 = load i12 %regions_center_0_addr_7

]]></Node>
<StgValue><ssdm name="regions_center_0_load_8"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:549 %regions_center_1_load_8 = load i12 %regions_center_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_center_1_load_8"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:550 %tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_8, i32 %regions_center_1_load_8, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:551 %regions_center_0_load_9 = load i12 %regions_center_0_addr_10

]]></Node>
<StgValue><ssdm name="regions_center_0_load_9"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:552 %regions_center_1_load_9 = load i12 %regions_center_1_addr_10

]]></Node>
<StgValue><ssdm name="regions_center_1_load_9"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:553 %tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_9, i32 %regions_center_1_load_9, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:557 %regions_max_0_load_8 = load i12 %regions_max_0_addr_7

]]></Node>
<StgValue><ssdm name="regions_max_0_load_8"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:558 %regions_max_1_load_8 = load i12 %regions_max_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_max_1_load_8"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:559 %tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_8, i32 %regions_max_1_load_8, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:560 %regions_min_0_load_8 = load i12 %regions_min_0_addr_7

]]></Node>
<StgValue><ssdm name="regions_min_0_load_8"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:561 %regions_min_1_load_8 = load i12 %regions_min_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_min_1_load_8"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:562 %tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_8, i32 %regions_min_1_load_8, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:564 %regions_max_0_load_9 = load i12 %regions_max_0_addr_10

]]></Node>
<StgValue><ssdm name="regions_max_0_load_9"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:565 %regions_max_1_load_9 = load i12 %regions_max_1_addr_10

]]></Node>
<StgValue><ssdm name="regions_max_1_load_9"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:566 %tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_9, i32 %regions_max_1_load_9, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:567 %regions_min_0_load_9 = load i12 %regions_min_0_addr_10

]]></Node>
<StgValue><ssdm name="regions_min_0_load_9"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:568 %regions_min_1_load_9 = load i12 %regions_min_1_addr_10

]]></Node>
<StgValue><ssdm name="regions_min_1_load_9"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:569 %tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_9, i32 %regions_min_1_load_9, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:584 %tmp_90 = fcmp_olt  i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:601 %regions_center_0_load_10 = load i12 %regions_center_0_addr_9

]]></Node>
<StgValue><ssdm name="regions_center_0_load_10"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:602 %regions_center_1_load_10 = load i12 %regions_center_1_addr_9

]]></Node>
<StgValue><ssdm name="regions_center_1_load_10"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:604 %regions_center_0_load_11 = load i12 %regions_center_0_addr_12

]]></Node>
<StgValue><ssdm name="regions_center_0_load_11"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:605 %regions_center_1_load_11 = load i12 %regions_center_1_addr_12

]]></Node>
<StgValue><ssdm name="regions_center_1_load_11"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:610 %regions_max_0_load_10 = load i12 %regions_max_0_addr_9

]]></Node>
<StgValue><ssdm name="regions_max_0_load_10"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:611 %regions_max_1_load_10 = load i12 %regions_max_1_addr_9

]]></Node>
<StgValue><ssdm name="regions_max_1_load_10"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:613 %regions_min_0_load_10 = load i12 %regions_min_0_addr_9

]]></Node>
<StgValue><ssdm name="regions_min_0_load_10"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:614 %regions_min_1_load_10 = load i12 %regions_min_1_addr_9

]]></Node>
<StgValue><ssdm name="regions_min_1_load_10"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:617 %regions_max_0_load_11 = load i12 %regions_max_0_addr_12

]]></Node>
<StgValue><ssdm name="regions_max_0_load_11"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:618 %regions_max_1_load_11 = load i12 %regions_max_1_addr_12

]]></Node>
<StgValue><ssdm name="regions_max_1_load_11"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:620 %regions_min_0_load_11 = load i12 %regions_min_0_addr_12

]]></Node>
<StgValue><ssdm name="regions_min_0_load_11"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:621 %regions_min_1_load_11 = load i12 %regions_min_1_addr_12

]]></Node>
<StgValue><ssdm name="regions_min_1_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:32 %or_ln304_5 = or i12 %tmp_169_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln304_5"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:33 %zext_ln304_7 = zext i12 %or_ln304_5

]]></Node>
<StgValue><ssdm name="zext_ln304_7"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34 %regions_min_0_addr_11 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_7

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_11"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:59 %or_ln304_12 = or i12 %tmp_171_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln304_12"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:60 %zext_ln304_15 = zext i12 %or_ln304_12

]]></Node>
<StgValue><ssdm name="zext_ln304_15"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61 %regions_min_1_addr_11 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_15

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_11"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:86 %or_ln304_19 = or i12 %tmp_173_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln304_19"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:87 %zext_ln304_23 = zext i12 %or_ln304_19

]]></Node>
<StgValue><ssdm name="zext_ln304_23"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:88 %regions_max_0_addr_11 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_23

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_11"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:113 %or_ln304_26 = or i12 %tmp_175_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln304_26"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:114 %zext_ln304_31 = zext i12 %or_ln304_26

]]></Node>
<StgValue><ssdm name="zext_ln304_31"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:115 %regions_max_1_addr_11 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_31

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_11"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:140 %or_ln299_5 = or i12 %tmp_177_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln299_5"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:141 %zext_ln299_6 = zext i12 %or_ln299_5

]]></Node>
<StgValue><ssdm name="zext_ln299_6"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:142 %regions_center_0_addr_11 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_6

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_11"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:167 %or_ln299_12 = or i12 %tmp_179_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln299_12"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:168 %zext_ln299_14 = zext i12 %or_ln299_12

]]></Node>
<StgValue><ssdm name="zext_ln299_14"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:169 %regions_center_1_addr_11 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_14

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_11"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:199 %or_ln305_5 = or i12 %tmp_181_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln305_5"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:200 %zext_ln305_7 = zext i12 %or_ln305_5

]]></Node>
<StgValue><ssdm name="zext_ln305_7"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:201 %regions_min_0_addr_14 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_7

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_14"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:226 %or_ln305_12 = or i12 %tmp_183_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln305_12"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:227 %zext_ln305_15 = zext i12 %or_ln305_12

]]></Node>
<StgValue><ssdm name="zext_ln305_15"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:228 %regions_min_1_addr_14 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_15

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_14"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:253 %or_ln305_19 = or i12 %tmp_185_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln305_19"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:254 %zext_ln305_23 = zext i12 %or_ln305_19

]]></Node>
<StgValue><ssdm name="zext_ln305_23"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:255 %regions_max_0_addr_14 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_23

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_14"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:280 %or_ln305_26 = or i12 %tmp_187_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln305_26"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:281 %zext_ln305_31 = zext i12 %or_ln305_26

]]></Node>
<StgValue><ssdm name="zext_ln305_31"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:282 %regions_max_1_addr_14 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_31

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_14"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:307 %or_ln299_19 = or i12 %tmp_189_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln299_19"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:308 %zext_ln299_22 = zext i12 %or_ln299_19

]]></Node>
<StgValue><ssdm name="zext_ln299_22"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:309 %regions_center_0_addr_14 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_22

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_14"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:334 %or_ln299_26 = or i12 %tmp_191_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln299_26"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:335 %zext_ln299_30 = zext i12 %or_ln299_26

]]></Node>
<StgValue><ssdm name="zext_ln299_30"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:336 %regions_center_1_addr_14 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_30

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_14"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:344 %mul = fmul i32 %d, i32 %d

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:376 %ov = fsub i32 %d1, i32 %sub

]]></Node>
<StgValue><ssdm name="ov"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:378 %ov_1 = fsub i32 %d2, i32 %sub2

]]></Node>
<StgValue><ssdm name="ov_1"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:395 %d_1 = fsub i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:404 %d1_1 = fsub i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="d1_1"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:411 %d2_1 = fsub i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:427 %sub71_1 = fsub i32 %tmp_34, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sub71_1"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:429 %sub83_1 = fsub i32 %tmp_32, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="sub83_1"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:448 %d_2 = fsub i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:457 %d1_2 = fsub i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="d1_2"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:464 %d2_2 = fsub i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="d2_2"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:480 %sub71_2 = fsub i32 %tmp_40, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="sub71_2"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:482 %sub83_2 = fsub i32 %tmp_38, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="sub83_2"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:501 %d_3 = fsub i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:510 %d1_3 = fsub i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:517 %d2_3 = fsub i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="d2_3"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:533 %sub71_3 = fsub i32 %tmp_46, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="sub71_3"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:535 %sub83_3 = fsub i32 %tmp_44, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="sub83_3"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:554 %d_4 = fsub i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:563 %d1_4 = fsub i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:570 %d2_4 = fsub i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="d2_4"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:571 %bitcast_ln307_8 = bitcast i32 %tmp_50

]]></Node>
<StgValue><ssdm name="bitcast_ln307_8"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:572 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:573 %trunc_ln307_8 = trunc i32 %bitcast_ln307_8

]]></Node>
<StgValue><ssdm name="trunc_ln307_8"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:574 %bitcast_ln307_9 = bitcast i32 %tmp_52

]]></Node>
<StgValue><ssdm name="bitcast_ln307_9"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:575 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:576 %trunc_ln307_9 = trunc i32 %bitcast_ln307_9

]]></Node>
<StgValue><ssdm name="trunc_ln307_9"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:577 %icmp_ln307_16 = icmp_ne  i8 %tmp_88, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_16"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:578 %icmp_ln307_17 = icmp_eq  i23 %trunc_ln307_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_17"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:579 %or_ln307_8 = or i1 %icmp_ln307_17, i1 %icmp_ln307_16

]]></Node>
<StgValue><ssdm name="or_ln307_8"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:580 %icmp_ln307_18 = icmp_ne  i8 %tmp_89, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_18"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:581 %icmp_ln307_19 = icmp_eq  i23 %trunc_ln307_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_19"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:582 %or_ln307_9 = or i1 %icmp_ln307_19, i1 %icmp_ln307_18

]]></Node>
<StgValue><ssdm name="or_ln307_9"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:583 %and_ln307_8 = and i1 %or_ln307_8, i1 %or_ln307_9

]]></Node>
<StgValue><ssdm name="and_ln307_8"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:584 %tmp_90 = fcmp_olt  i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:585 %and_ln307_9 = and i1 %and_ln307_8, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln307_9"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:586 %sub71_4 = fsub i32 %tmp_52, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="sub71_4"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:588 %sub83_4 = fsub i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="sub83_4"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:601 %regions_center_0_load_10 = load i12 %regions_center_0_addr_9

]]></Node>
<StgValue><ssdm name="regions_center_0_load_10"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:602 %regions_center_1_load_10 = load i12 %regions_center_1_addr_9

]]></Node>
<StgValue><ssdm name="regions_center_1_load_10"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:603 %tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_10, i32 %regions_center_1_load_10, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:604 %regions_center_0_load_11 = load i12 %regions_center_0_addr_12

]]></Node>
<StgValue><ssdm name="regions_center_0_load_11"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:605 %regions_center_1_load_11 = load i12 %regions_center_1_addr_12

]]></Node>
<StgValue><ssdm name="regions_center_1_load_11"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:606 %tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_11, i32 %regions_center_1_load_11, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:610 %regions_max_0_load_10 = load i12 %regions_max_0_addr_9

]]></Node>
<StgValue><ssdm name="regions_max_0_load_10"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:611 %regions_max_1_load_10 = load i12 %regions_max_1_addr_9

]]></Node>
<StgValue><ssdm name="regions_max_1_load_10"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:612 %tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_10, i32 %regions_max_1_load_10, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:613 %regions_min_0_load_10 = load i12 %regions_min_0_addr_9

]]></Node>
<StgValue><ssdm name="regions_min_0_load_10"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:614 %regions_min_1_load_10 = load i12 %regions_min_1_addr_9

]]></Node>
<StgValue><ssdm name="regions_min_1_load_10"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:615 %tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_10, i32 %regions_min_1_load_10, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:617 %regions_max_0_load_11 = load i12 %regions_max_0_addr_12

]]></Node>
<StgValue><ssdm name="regions_max_0_load_11"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:618 %regions_max_1_load_11 = load i12 %regions_max_1_addr_12

]]></Node>
<StgValue><ssdm name="regions_max_1_load_11"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:619 %tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_11, i32 %regions_max_1_load_11, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:620 %regions_min_0_load_11 = load i12 %regions_min_0_addr_12

]]></Node>
<StgValue><ssdm name="regions_min_0_load_11"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:621 %regions_min_1_load_11 = load i12 %regions_min_1_addr_12

]]></Node>
<StgValue><ssdm name="regions_min_1_load_11"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:622 %tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_11, i32 %regions_min_1_load_11, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:637 %tmp_95 = fcmp_olt  i32 %tmp_56, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:654 %regions_center_0_load_12 = load i12 %regions_center_0_addr_11

]]></Node>
<StgValue><ssdm name="regions_center_0_load_12"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:655 %regions_center_1_load_12 = load i12 %regions_center_1_addr_11

]]></Node>
<StgValue><ssdm name="regions_center_1_load_12"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:657 %regions_center_0_load_13 = load i12 %regions_center_0_addr_14

]]></Node>
<StgValue><ssdm name="regions_center_0_load_13"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:658 %regions_center_1_load_13 = load i12 %regions_center_1_addr_14

]]></Node>
<StgValue><ssdm name="regions_center_1_load_13"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:663 %regions_max_0_load_12 = load i12 %regions_max_0_addr_11

]]></Node>
<StgValue><ssdm name="regions_max_0_load_12"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:664 %regions_max_1_load_12 = load i12 %regions_max_1_addr_11

]]></Node>
<StgValue><ssdm name="regions_max_1_load_12"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:666 %regions_min_0_load_12 = load i12 %regions_min_0_addr_11

]]></Node>
<StgValue><ssdm name="regions_min_0_load_12"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:667 %regions_min_1_load_12 = load i12 %regions_min_1_addr_11

]]></Node>
<StgValue><ssdm name="regions_min_1_load_12"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:670 %regions_max_0_load_13 = load i12 %regions_max_0_addr_14

]]></Node>
<StgValue><ssdm name="regions_max_0_load_13"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:671 %regions_max_1_load_13 = load i12 %regions_max_1_addr_14

]]></Node>
<StgValue><ssdm name="regions_max_1_load_13"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:673 %regions_min_0_load_13 = load i12 %regions_min_0_addr_14

]]></Node>
<StgValue><ssdm name="regions_min_0_load_13"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:674 %regions_min_1_load_13 = load i12 %regions_min_1_addr_14

]]></Node>
<StgValue><ssdm name="regions_min_1_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:35 %or_ln304_6 = or i12 %tmp_169_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln304_6"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:36 %zext_ln304_8 = zext i12 %or_ln304_6

]]></Node>
<StgValue><ssdm name="zext_ln304_8"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37 %regions_min_0_addr_13 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_8

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_13"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:62 %or_ln304_13 = or i12 %tmp_171_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln304_13"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:63 %zext_ln304_16 = zext i12 %or_ln304_13

]]></Node>
<StgValue><ssdm name="zext_ln304_16"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64 %regions_min_1_addr_13 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_16

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_13"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:89 %or_ln304_20 = or i12 %tmp_173_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln304_20"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:90 %zext_ln304_24 = zext i12 %or_ln304_20

]]></Node>
<StgValue><ssdm name="zext_ln304_24"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91 %regions_max_0_addr_13 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_24

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_13"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:116 %or_ln304_27 = or i12 %tmp_175_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln304_27"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:117 %zext_ln304_32 = zext i12 %or_ln304_27

]]></Node>
<StgValue><ssdm name="zext_ln304_32"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:118 %regions_max_1_addr_13 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_32

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_13"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:143 %or_ln299_6 = or i12 %tmp_177_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln299_6"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:144 %zext_ln299_7 = zext i12 %or_ln299_6

]]></Node>
<StgValue><ssdm name="zext_ln299_7"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:145 %regions_center_0_addr_13 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_7

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_13"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:170 %or_ln299_13 = or i12 %tmp_179_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln299_13"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:171 %zext_ln299_15 = zext i12 %or_ln299_13

]]></Node>
<StgValue><ssdm name="zext_ln299_15"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:172 %regions_center_1_addr_13 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_15

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_13"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:202 %or_ln305_6 = or i12 %tmp_181_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln305_6"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:203 %zext_ln305_8 = zext i12 %or_ln305_6

]]></Node>
<StgValue><ssdm name="zext_ln305_8"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:204 %regions_min_0_addr_15 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_8

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_15"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:229 %or_ln305_13 = or i12 %tmp_183_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln305_13"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:230 %zext_ln305_16 = zext i12 %or_ln305_13

]]></Node>
<StgValue><ssdm name="zext_ln305_16"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:231 %regions_min_1_addr_15 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_16

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_15"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:256 %or_ln305_20 = or i12 %tmp_185_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln305_20"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:257 %zext_ln305_24 = zext i12 %or_ln305_20

]]></Node>
<StgValue><ssdm name="zext_ln305_24"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:258 %regions_max_0_addr_15 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_24

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_15"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:283 %or_ln305_27 = or i12 %tmp_187_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln305_27"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:284 %zext_ln305_32 = zext i12 %or_ln305_27

]]></Node>
<StgValue><ssdm name="zext_ln305_32"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:285 %regions_max_1_addr_15 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_32

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_15"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:310 %or_ln299_20 = or i12 %tmp_189_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln299_20"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:311 %zext_ln299_23 = zext i12 %or_ln299_20

]]></Node>
<StgValue><ssdm name="zext_ln299_23"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:312 %regions_center_0_addr_15 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_23

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_15"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:337 %or_ln299_27 = or i12 %tmp_191_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln299_27"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:338 %zext_ln299_31 = zext i12 %or_ln299_27

]]></Node>
<StgValue><ssdm name="zext_ln299_31"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:339 %regions_center_1_addr_15 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_31

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_15"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:344 %mul = fmul i32 %d, i32 %d

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:376 %ov = fsub i32 %d1, i32 %sub

]]></Node>
<StgValue><ssdm name="ov"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:378 %ov_1 = fsub i32 %d2, i32 %sub2

]]></Node>
<StgValue><ssdm name="ov_1"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:396 %mul_1 = fmul i32 %d_1, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:428 %ov_4 = fsub i32 %d1_1, i32 %sub71_1

]]></Node>
<StgValue><ssdm name="ov_4"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:430 %ov_5 = fsub i32 %d2_1, i32 %sub83_1

]]></Node>
<StgValue><ssdm name="ov_5"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:448 %d_2 = fsub i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:457 %d1_2 = fsub i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="d1_2"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:464 %d2_2 = fsub i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="d2_2"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:480 %sub71_2 = fsub i32 %tmp_40, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="sub71_2"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:482 %sub83_2 = fsub i32 %tmp_38, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="sub83_2"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:501 %d_3 = fsub i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:510 %d1_3 = fsub i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:517 %d2_3 = fsub i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="d2_3"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:533 %sub71_3 = fsub i32 %tmp_46, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="sub71_3"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:535 %sub83_3 = fsub i32 %tmp_44, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="sub83_3"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:554 %d_4 = fsub i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:563 %d1_4 = fsub i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:570 %d2_4 = fsub i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="d2_4"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:586 %sub71_4 = fsub i32 %tmp_52, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="sub71_4"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:588 %sub83_4 = fsub i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="sub83_4"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:607 %d_5 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:616 %d1_5 = fsub i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="d1_5"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:623 %d2_5 = fsub i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="d2_5"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:624 %bitcast_ln307_10 = bitcast i32 %tmp_56

]]></Node>
<StgValue><ssdm name="bitcast_ln307_10"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:625 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:626 %trunc_ln307_10 = trunc i32 %bitcast_ln307_10

]]></Node>
<StgValue><ssdm name="trunc_ln307_10"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:627 %bitcast_ln307_11 = bitcast i32 %tmp_58

]]></Node>
<StgValue><ssdm name="bitcast_ln307_11"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:628 %tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:629 %trunc_ln307_11 = trunc i32 %bitcast_ln307_11

]]></Node>
<StgValue><ssdm name="trunc_ln307_11"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:630 %icmp_ln307_20 = icmp_ne  i8 %tmp_93, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_20"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:631 %icmp_ln307_21 = icmp_eq  i23 %trunc_ln307_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_21"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:632 %or_ln307_10 = or i1 %icmp_ln307_21, i1 %icmp_ln307_20

]]></Node>
<StgValue><ssdm name="or_ln307_10"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:633 %icmp_ln307_22 = icmp_ne  i8 %tmp_94, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_22"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:634 %icmp_ln307_23 = icmp_eq  i23 %trunc_ln307_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_23"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:635 %or_ln307_11 = or i1 %icmp_ln307_23, i1 %icmp_ln307_22

]]></Node>
<StgValue><ssdm name="or_ln307_11"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:636 %and_ln307_10 = and i1 %or_ln307_10, i1 %or_ln307_11

]]></Node>
<StgValue><ssdm name="and_ln307_10"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:637 %tmp_95 = fcmp_olt  i32 %tmp_56, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:638 %and_ln307_11 = and i1 %and_ln307_10, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln307_11"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:639 %sub71_5 = fsub i32 %tmp_58, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="sub71_5"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:641 %sub83_5 = fsub i32 %tmp_56, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="sub83_5"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:654 %regions_center_0_load_12 = load i12 %regions_center_0_addr_11

]]></Node>
<StgValue><ssdm name="regions_center_0_load_12"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:655 %regions_center_1_load_12 = load i12 %regions_center_1_addr_11

]]></Node>
<StgValue><ssdm name="regions_center_1_load_12"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:656 %tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_12, i32 %regions_center_1_load_12, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:657 %regions_center_0_load_13 = load i12 %regions_center_0_addr_14

]]></Node>
<StgValue><ssdm name="regions_center_0_load_13"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:658 %regions_center_1_load_13 = load i12 %regions_center_1_addr_14

]]></Node>
<StgValue><ssdm name="regions_center_1_load_13"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:659 %tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_13, i32 %regions_center_1_load_13, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:663 %regions_max_0_load_12 = load i12 %regions_max_0_addr_11

]]></Node>
<StgValue><ssdm name="regions_max_0_load_12"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:664 %regions_max_1_load_12 = load i12 %regions_max_1_addr_11

]]></Node>
<StgValue><ssdm name="regions_max_1_load_12"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:665 %tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_12, i32 %regions_max_1_load_12, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:666 %regions_min_0_load_12 = load i12 %regions_min_0_addr_11

]]></Node>
<StgValue><ssdm name="regions_min_0_load_12"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:667 %regions_min_1_load_12 = load i12 %regions_min_1_addr_11

]]></Node>
<StgValue><ssdm name="regions_min_1_load_12"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:668 %tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_12, i32 %regions_min_1_load_12, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:670 %regions_max_0_load_13 = load i12 %regions_max_0_addr_14

]]></Node>
<StgValue><ssdm name="regions_max_0_load_13"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:671 %regions_max_1_load_13 = load i12 %regions_max_1_addr_14

]]></Node>
<StgValue><ssdm name="regions_max_1_load_13"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:672 %tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_13, i32 %regions_max_1_load_13, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:673 %regions_min_0_load_13 = load i12 %regions_min_0_addr_14

]]></Node>
<StgValue><ssdm name="regions_min_0_load_13"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:674 %regions_min_1_load_13 = load i12 %regions_min_1_addr_14

]]></Node>
<StgValue><ssdm name="regions_min_1_load_13"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:675 %tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_13, i32 %regions_min_1_load_13, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:690 %tmp_100 = fcmp_olt  i32 %tmp_62, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:707 %regions_center_0_load_14 = load i12 %regions_center_0_addr_13

]]></Node>
<StgValue><ssdm name="regions_center_0_load_14"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:708 %regions_center_1_load_14 = load i12 %regions_center_1_addr_13

]]></Node>
<StgValue><ssdm name="regions_center_1_load_14"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:710 %regions_center_0_load_15 = load i12 %regions_center_0_addr_15

]]></Node>
<StgValue><ssdm name="regions_center_0_load_15"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:711 %regions_center_1_load_15 = load i12 %regions_center_1_addr_15

]]></Node>
<StgValue><ssdm name="regions_center_1_load_15"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:716 %regions_max_0_load_14 = load i12 %regions_max_0_addr_13

]]></Node>
<StgValue><ssdm name="regions_max_0_load_14"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:717 %regions_max_1_load_14 = load i12 %regions_max_1_addr_13

]]></Node>
<StgValue><ssdm name="regions_max_1_load_14"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:719 %regions_min_0_load_14 = load i12 %regions_min_0_addr_13

]]></Node>
<StgValue><ssdm name="regions_min_0_load_14"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:720 %regions_min_1_load_14 = load i12 %regions_min_1_addr_13

]]></Node>
<StgValue><ssdm name="regions_min_1_load_14"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:723 %regions_max_0_load_15 = load i12 %regions_max_0_addr_15

]]></Node>
<StgValue><ssdm name="regions_max_0_load_15"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:724 %regions_max_1_load_15 = load i12 %regions_max_1_addr_15

]]></Node>
<StgValue><ssdm name="regions_max_1_load_15"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:726 %regions_min_0_load_15 = load i12 %regions_min_0_addr_15

]]></Node>
<StgValue><ssdm name="regions_min_0_load_15"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:727 %regions_min_1_load_15 = load i12 %regions_min_1_addr_15

]]></Node>
<StgValue><ssdm name="regions_min_1_load_15"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:792 %i_real_4 = add i32 %i_real_3, i32 1

]]></Node>
<StgValue><ssdm name="i_real_4"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:818 %i_real = select i1 %icmp_ln1064, i32 %i_real_4, i32 %i_real_3

]]></Node>
<StgValue><ssdm name="i_real"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:825 %store_ln271 = store i32 %i_real, i32 %tmp_other_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="836" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:345 %distance = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="distance"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:376 %ov = fsub i32 %d1, i32 %sub

]]></Node>
<StgValue><ssdm name="ov"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:378 %ov_1 = fsub i32 %d2, i32 %sub2

]]></Node>
<StgValue><ssdm name="ov_1"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:396 %mul_1 = fmul i32 %d_1, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:428 %ov_4 = fsub i32 %d1_1, i32 %sub71_1

]]></Node>
<StgValue><ssdm name="ov_4"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:430 %ov_5 = fsub i32 %d2_1, i32 %sub83_1

]]></Node>
<StgValue><ssdm name="ov_5"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:449 %mul_2 = fmul i32 %d_2, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:481 %ov_8 = fsub i32 %d1_2, i32 %sub71_2

]]></Node>
<StgValue><ssdm name="ov_8"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:483 %ov_9 = fsub i32 %d2_2, i32 %sub83_2

]]></Node>
<StgValue><ssdm name="ov_9"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:501 %d_3 = fsub i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:510 %d1_3 = fsub i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:517 %d2_3 = fsub i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="d2_3"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:533 %sub71_3 = fsub i32 %tmp_46, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="sub71_3"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:535 %sub83_3 = fsub i32 %tmp_44, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="sub83_3"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:554 %d_4 = fsub i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:563 %d1_4 = fsub i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:570 %d2_4 = fsub i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="d2_4"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:586 %sub71_4 = fsub i32 %tmp_52, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="sub71_4"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:588 %sub83_4 = fsub i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="sub83_4"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:607 %d_5 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:616 %d1_5 = fsub i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="d1_5"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:623 %d2_5 = fsub i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="d2_5"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:639 %sub71_5 = fsub i32 %tmp_58, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="sub71_5"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:641 %sub83_5 = fsub i32 %tmp_56, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="sub83_5"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:669 %d1_6 = fsub i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="d1_6"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:676 %d2_6 = fsub i32 %tmp_63, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="d2_6"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:677 %bitcast_ln307_12 = bitcast i32 %tmp_62

]]></Node>
<StgValue><ssdm name="bitcast_ln307_12"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:678 %tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:679 %trunc_ln307_12 = trunc i32 %bitcast_ln307_12

]]></Node>
<StgValue><ssdm name="trunc_ln307_12"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:680 %bitcast_ln307_13 = bitcast i32 %tmp_64

]]></Node>
<StgValue><ssdm name="bitcast_ln307_13"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:681 %tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:682 %trunc_ln307_13 = trunc i32 %bitcast_ln307_13

]]></Node>
<StgValue><ssdm name="trunc_ln307_13"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:683 %icmp_ln307_24 = icmp_ne  i8 %tmp_98, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_24"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:684 %icmp_ln307_25 = icmp_eq  i23 %trunc_ln307_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_25"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:685 %or_ln307_12 = or i1 %icmp_ln307_25, i1 %icmp_ln307_24

]]></Node>
<StgValue><ssdm name="or_ln307_12"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:686 %icmp_ln307_26 = icmp_ne  i8 %tmp_99, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_26"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:687 %icmp_ln307_27 = icmp_eq  i23 %trunc_ln307_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_27"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:688 %or_ln307_13 = or i1 %icmp_ln307_27, i1 %icmp_ln307_26

]]></Node>
<StgValue><ssdm name="or_ln307_13"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:689 %and_ln307_12 = and i1 %or_ln307_12, i1 %or_ln307_13

]]></Node>
<StgValue><ssdm name="and_ln307_12"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:690 %tmp_100 = fcmp_olt  i32 %tmp_62, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:691 %and_ln307_13 = and i1 %and_ln307_12, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln307_13"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:692 %sub71_6 = fsub i32 %tmp_64, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="sub71_6"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:707 %regions_center_0_load_14 = load i12 %regions_center_0_addr_13

]]></Node>
<StgValue><ssdm name="regions_center_0_load_14"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:708 %regions_center_1_load_14 = load i12 %regions_center_1_addr_13

]]></Node>
<StgValue><ssdm name="regions_center_1_load_14"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:709 %tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_14, i32 %regions_center_1_load_14, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:710 %regions_center_0_load_15 = load i12 %regions_center_0_addr_15

]]></Node>
<StgValue><ssdm name="regions_center_0_load_15"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:711 %regions_center_1_load_15 = load i12 %regions_center_1_addr_15

]]></Node>
<StgValue><ssdm name="regions_center_1_load_15"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:712 %tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_15, i32 %regions_center_1_load_15, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:716 %regions_max_0_load_14 = load i12 %regions_max_0_addr_13

]]></Node>
<StgValue><ssdm name="regions_max_0_load_14"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:717 %regions_max_1_load_14 = load i12 %regions_max_1_addr_13

]]></Node>
<StgValue><ssdm name="regions_max_1_load_14"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:718 %tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_14, i32 %regions_max_1_load_14, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:719 %regions_min_0_load_14 = load i12 %regions_min_0_addr_13

]]></Node>
<StgValue><ssdm name="regions_min_0_load_14"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:720 %regions_min_1_load_14 = load i12 %regions_min_1_addr_13

]]></Node>
<StgValue><ssdm name="regions_min_1_load_14"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:721 %tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_14, i32 %regions_min_1_load_14, i1 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:723 %regions_max_0_load_15 = load i12 %regions_max_0_addr_15

]]></Node>
<StgValue><ssdm name="regions_max_0_load_15"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:724 %regions_max_1_load_15 = load i12 %regions_max_1_addr_15

]]></Node>
<StgValue><ssdm name="regions_max_1_load_15"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:725 %tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_15, i32 %regions_max_1_load_15, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:726 %regions_min_0_load_15 = load i12 %regions_min_0_addr_15

]]></Node>
<StgValue><ssdm name="regions_min_0_load_15"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:727 %regions_min_1_load_15 = load i12 %regions_min_1_addr_15

]]></Node>
<StgValue><ssdm name="regions_min_1_load_15"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:728 %tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_15, i32 %regions_min_1_load_15, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:743 %tmp_105 = fcmp_olt  i32 %tmp_68, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="897" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:345 %distance = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="distance"/></StgValue>
</operation>

<operation id="898" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:376 %ov = fsub i32 %d1, i32 %sub

]]></Node>
<StgValue><ssdm name="ov"/></StgValue>
</operation>

<operation id="899" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:378 %ov_1 = fsub i32 %d2, i32 %sub2

]]></Node>
<StgValue><ssdm name="ov_1"/></StgValue>
</operation>

<operation id="900" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:379 %ov_2 = select i1 %and_ln307_1, i32 %ov, i32 %ov_1

]]></Node>
<StgValue><ssdm name="ov_2"/></StgValue>
</operation>

<operation id="901" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:428 %ov_4 = fsub i32 %d1_1, i32 %sub71_1

]]></Node>
<StgValue><ssdm name="ov_4"/></StgValue>
</operation>

<operation id="902" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:430 %ov_5 = fsub i32 %d2_1, i32 %sub83_1

]]></Node>
<StgValue><ssdm name="ov_5"/></StgValue>
</operation>

<operation id="903" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:449 %mul_2 = fmul i32 %d_2, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="904" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:481 %ov_8 = fsub i32 %d1_2, i32 %sub71_2

]]></Node>
<StgValue><ssdm name="ov_8"/></StgValue>
</operation>

<operation id="905" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:483 %ov_9 = fsub i32 %d2_2, i32 %sub83_2

]]></Node>
<StgValue><ssdm name="ov_9"/></StgValue>
</operation>

<operation id="906" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:502 %mul_3 = fmul i32 %d_3, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:534 %ov_12 = fsub i32 %d1_3, i32 %sub71_3

]]></Node>
<StgValue><ssdm name="ov_12"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:536 %ov_13 = fsub i32 %d2_3, i32 %sub83_3

]]></Node>
<StgValue><ssdm name="ov_13"/></StgValue>
</operation>

<operation id="909" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:554 %d_4 = fsub i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:563 %d1_4 = fsub i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="911" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:570 %d2_4 = fsub i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="d2_4"/></StgValue>
</operation>

<operation id="912" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:586 %sub71_4 = fsub i32 %tmp_52, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="sub71_4"/></StgValue>
</operation>

<operation id="913" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:588 %sub83_4 = fsub i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="sub83_4"/></StgValue>
</operation>

<operation id="914" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:607 %d_5 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="915" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:616 %d1_5 = fsub i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="d1_5"/></StgValue>
</operation>

<operation id="916" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:623 %d2_5 = fsub i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="d2_5"/></StgValue>
</operation>

<operation id="917" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:639 %sub71_5 = fsub i32 %tmp_58, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="sub71_5"/></StgValue>
</operation>

<operation id="918" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:641 %sub83_5 = fsub i32 %tmp_56, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="sub83_5"/></StgValue>
</operation>

<operation id="919" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:660 %d_6 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="920" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:669 %d1_6 = fsub i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="d1_6"/></StgValue>
</operation>

<operation id="921" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:676 %d2_6 = fsub i32 %tmp_63, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="d2_6"/></StgValue>
</operation>

<operation id="922" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:692 %sub71_6 = fsub i32 %tmp_64, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="sub71_6"/></StgValue>
</operation>

<operation id="923" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:694 %sub83_6 = fsub i32 %tmp_62, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="sub83_6"/></StgValue>
</operation>

<operation id="924" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:722 %d1_7 = fsub i32 %tmp_67, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="d1_7"/></StgValue>
</operation>

<operation id="925" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:729 %d2_7 = fsub i32 %tmp_69, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="d2_7"/></StgValue>
</operation>

<operation id="926" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:730 %bitcast_ln307_14 = bitcast i32 %tmp_68

]]></Node>
<StgValue><ssdm name="bitcast_ln307_14"/></StgValue>
</operation>

<operation id="927" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:731 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="928" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:732 %trunc_ln307_14 = trunc i32 %bitcast_ln307_14

]]></Node>
<StgValue><ssdm name="trunc_ln307_14"/></StgValue>
</operation>

<operation id="929" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:733 %bitcast_ln307_15 = bitcast i32 %tmp_70

]]></Node>
<StgValue><ssdm name="bitcast_ln307_15"/></StgValue>
</operation>

<operation id="930" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:734 %tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="931" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:735 %trunc_ln307_15 = trunc i32 %bitcast_ln307_15

]]></Node>
<StgValue><ssdm name="trunc_ln307_15"/></StgValue>
</operation>

<operation id="932" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:736 %icmp_ln307_28 = icmp_ne  i8 %tmp_103, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_28"/></StgValue>
</operation>

<operation id="933" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:737 %icmp_ln307_29 = icmp_eq  i23 %trunc_ln307_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_29"/></StgValue>
</operation>

<operation id="934" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:738 %or_ln307_14 = or i1 %icmp_ln307_29, i1 %icmp_ln307_28

]]></Node>
<StgValue><ssdm name="or_ln307_14"/></StgValue>
</operation>

<operation id="935" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:739 %icmp_ln307_30 = icmp_ne  i8 %tmp_104, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln307_30"/></StgValue>
</operation>

<operation id="936" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:740 %icmp_ln307_31 = icmp_eq  i23 %trunc_ln307_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln307_31"/></StgValue>
</operation>

<operation id="937" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:741 %or_ln307_15 = or i1 %icmp_ln307_31, i1 %icmp_ln307_30

]]></Node>
<StgValue><ssdm name="or_ln307_15"/></StgValue>
</operation>

<operation id="938" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:742 %and_ln307_14 = and i1 %or_ln307_14, i1 %or_ln307_15

]]></Node>
<StgValue><ssdm name="and_ln307_14"/></StgValue>
</operation>

<operation id="939" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:743 %tmp_105 = fcmp_olt  i32 %tmp_68, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="940" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:744 %and_ln307_15 = and i1 %and_ln307_14, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln307_15"/></StgValue>
</operation>

<operation id="941" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:745 %sub71_7 = fsub i32 %tmp_70, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="sub71_7"/></StgValue>
</operation>

<operation id="942" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:747 %sub83_7 = fsub i32 %tmp_68, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="sub83_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="943" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:345 %distance = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="distance"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:386 %tmp_21 = fcmp_olt  i32 %ov_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:428 %ov_4 = fsub i32 %d1_1, i32 %sub71_1

]]></Node>
<StgValue><ssdm name="ov_4"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:430 %ov_5 = fsub i32 %d2_1, i32 %sub83_1

]]></Node>
<StgValue><ssdm name="ov_5"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:431 %ov_6 = select i1 %and_ln307_3, i32 %ov_4, i32 %ov_5

]]></Node>
<StgValue><ssdm name="ov_6"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:481 %ov_8 = fsub i32 %d1_2, i32 %sub71_2

]]></Node>
<StgValue><ssdm name="ov_8"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:483 %ov_9 = fsub i32 %d2_2, i32 %sub83_2

]]></Node>
<StgValue><ssdm name="ov_9"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:502 %mul_3 = fmul i32 %d_3, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:534 %ov_12 = fsub i32 %d1_3, i32 %sub71_3

]]></Node>
<StgValue><ssdm name="ov_12"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:536 %ov_13 = fsub i32 %d2_3, i32 %sub83_3

]]></Node>
<StgValue><ssdm name="ov_13"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:555 %mul_4 = fmul i32 %d_4, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:587 %ov_16 = fsub i32 %d1_4, i32 %sub71_4

]]></Node>
<StgValue><ssdm name="ov_16"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:589 %ov_17 = fsub i32 %d2_4, i32 %sub83_4

]]></Node>
<StgValue><ssdm name="ov_17"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:607 %d_5 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:616 %d1_5 = fsub i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="d1_5"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:623 %d2_5 = fsub i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="d2_5"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:639 %sub71_5 = fsub i32 %tmp_58, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="sub71_5"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:641 %sub83_5 = fsub i32 %tmp_56, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="sub83_5"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:660 %d_6 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:669 %d1_6 = fsub i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="d1_6"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:676 %d2_6 = fsub i32 %tmp_63, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="d2_6"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:692 %sub71_6 = fsub i32 %tmp_64, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="sub71_6"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:694 %sub83_6 = fsub i32 %tmp_62, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="sub83_6"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:713 %d_7 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:722 %d1_7 = fsub i32 %tmp_67, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="d1_7"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:729 %d2_7 = fsub i32 %tmp_69, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="d2_7"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:745 %sub71_7 = fsub i32 %tmp_70, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="sub71_7"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:747 %sub83_7 = fsub i32 %tmp_68, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="sub83_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="971" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:345 %distance = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="distance"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:380 %bitcast_ln311 = bitcast i32 %ov_2

]]></Node>
<StgValue><ssdm name="bitcast_ln311"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:381 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:382 %trunc_ln311 = trunc i32 %bitcast_ln311

]]></Node>
<StgValue><ssdm name="trunc_ln311"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:383 %icmp_ln311 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:384 %icmp_ln311_1 = icmp_eq  i23 %trunc_ln311, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_1"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:385 %or_ln311 = or i1 %icmp_ln311_1, i1 %icmp_ln311

]]></Node>
<StgValue><ssdm name="or_ln311"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:386 %tmp_21 = fcmp_olt  i32 %ov_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:387 %and_ln311 = and i1 %or_ln311, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln311"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:388 %ov_32 = select i1 %and_ln311, i32 0, i32 %ov_2

]]></Node>
<StgValue><ssdm name="ov_32"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:438 %tmp_77 = fcmp_olt  i32 %ov_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:481 %ov_8 = fsub i32 %d1_2, i32 %sub71_2

]]></Node>
<StgValue><ssdm name="ov_8"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:483 %ov_9 = fsub i32 %d2_2, i32 %sub83_2

]]></Node>
<StgValue><ssdm name="ov_9"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:484 %ov_10 = select i1 %and_ln307_5, i32 %ov_8, i32 %ov_9

]]></Node>
<StgValue><ssdm name="ov_10"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:534 %ov_12 = fsub i32 %d1_3, i32 %sub71_3

]]></Node>
<StgValue><ssdm name="ov_12"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:536 %ov_13 = fsub i32 %d2_3, i32 %sub83_3

]]></Node>
<StgValue><ssdm name="ov_13"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:555 %mul_4 = fmul i32 %d_4, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:587 %ov_16 = fsub i32 %d1_4, i32 %sub71_4

]]></Node>
<StgValue><ssdm name="ov_16"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:589 %ov_17 = fsub i32 %d2_4, i32 %sub83_4

]]></Node>
<StgValue><ssdm name="ov_17"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:608 %mul_5 = fmul i32 %d_5, i32 %d_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:640 %ov_20 = fsub i32 %d1_5, i32 %sub71_5

]]></Node>
<StgValue><ssdm name="ov_20"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:642 %ov_21 = fsub i32 %d2_5, i32 %sub83_5

]]></Node>
<StgValue><ssdm name="ov_21"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:660 %d_6 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:669 %d1_6 = fsub i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="d1_6"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:676 %d2_6 = fsub i32 %tmp_63, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="d2_6"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:692 %sub71_6 = fsub i32 %tmp_64, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="sub71_6"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:694 %sub83_6 = fsub i32 %tmp_62, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="sub83_6"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:713 %d_7 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:722 %d1_7 = fsub i32 %tmp_67, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="d1_7"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:729 %d2_7 = fsub i32 %tmp_69, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="d2_7"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:745 %sub71_7 = fsub i32 %tmp_70, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="sub71_7"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:747 %sub83_7 = fsub i32 %tmp_68, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="sub83_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1003" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:397 %distance_1 = fadd i32 %distance, i32 %mul_1

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:432 %bitcast_ln311_1 = bitcast i32 %ov_6

]]></Node>
<StgValue><ssdm name="bitcast_ln311_1"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:433 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:434 %trunc_ln311_1 = trunc i32 %bitcast_ln311_1

]]></Node>
<StgValue><ssdm name="trunc_ln311_1"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:435 %icmp_ln311_2 = icmp_ne  i8 %tmp_76, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_2"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:436 %icmp_ln311_3 = icmp_eq  i23 %trunc_ln311_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_3"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:437 %or_ln311_1 = or i1 %icmp_ln311_3, i1 %icmp_ln311_2

]]></Node>
<StgValue><ssdm name="or_ln311_1"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:438 %tmp_77 = fcmp_olt  i32 %ov_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:439 %and_ln311_1 = and i1 %or_ln311_1, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln311_1"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:440 %ov_7 = select i1 %and_ln311_1, i32 0, i32 %ov_6

]]></Node>
<StgValue><ssdm name="ov_7"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:491 %tmp_82 = fcmp_olt  i32 %ov_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:534 %ov_12 = fsub i32 %d1_3, i32 %sub71_3

]]></Node>
<StgValue><ssdm name="ov_12"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:536 %ov_13 = fsub i32 %d2_3, i32 %sub83_3

]]></Node>
<StgValue><ssdm name="ov_13"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:537 %ov_14 = select i1 %and_ln307_7, i32 %ov_12, i32 %ov_13

]]></Node>
<StgValue><ssdm name="ov_14"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:587 %ov_16 = fsub i32 %d1_4, i32 %sub71_4

]]></Node>
<StgValue><ssdm name="ov_16"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:589 %ov_17 = fsub i32 %d2_4, i32 %sub83_4

]]></Node>
<StgValue><ssdm name="ov_17"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:608 %mul_5 = fmul i32 %d_5, i32 %d_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="1020" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:640 %ov_20 = fsub i32 %d1_5, i32 %sub71_5

]]></Node>
<StgValue><ssdm name="ov_20"/></StgValue>
</operation>

<operation id="1021" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:642 %ov_21 = fsub i32 %d2_5, i32 %sub83_5

]]></Node>
<StgValue><ssdm name="ov_21"/></StgValue>
</operation>

<operation id="1022" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:660 %d_6 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="1023" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:694 %sub83_6 = fsub i32 %tmp_62, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="sub83_6"/></StgValue>
</operation>

<operation id="1024" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:713 %d_7 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="1025" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:722 %d1_7 = fsub i32 %tmp_67, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="d1_7"/></StgValue>
</operation>

<operation id="1026" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:729 %d2_7 = fsub i32 %tmp_69, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="d2_7"/></StgValue>
</operation>

<operation id="1027" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:745 %sub71_7 = fsub i32 %tmp_70, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="sub71_7"/></StgValue>
</operation>

<operation id="1028" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:747 %sub83_7 = fsub i32 %tmp_68, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="sub83_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1029" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:397 %distance_1 = fadd i32 %distance, i32 %mul_1

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:441 %overlap_1 = fmul i32 %ov_32, i32 %ov_7

]]></Node>
<StgValue><ssdm name="overlap_1"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:485 %bitcast_ln311_2 = bitcast i32 %ov_10

]]></Node>
<StgValue><ssdm name="bitcast_ln311_2"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:486 %tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:487 %trunc_ln311_2 = trunc i32 %bitcast_ln311_2

]]></Node>
<StgValue><ssdm name="trunc_ln311_2"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:488 %icmp_ln311_4 = icmp_ne  i8 %tmp_81, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_4"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:489 %icmp_ln311_5 = icmp_eq  i23 %trunc_ln311_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_5"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:490 %or_ln311_2 = or i1 %icmp_ln311_5, i1 %icmp_ln311_4

]]></Node>
<StgValue><ssdm name="or_ln311_2"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:491 %tmp_82 = fcmp_olt  i32 %ov_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:492 %and_ln311_2 = and i1 %or_ln311_2, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln311_2"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:493 %ov_11 = select i1 %and_ln311_2, i32 0, i32 %ov_10

]]></Node>
<StgValue><ssdm name="ov_11"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:544 %tmp_87 = fcmp_olt  i32 %ov_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:587 %ov_16 = fsub i32 %d1_4, i32 %sub71_4

]]></Node>
<StgValue><ssdm name="ov_16"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:589 %ov_17 = fsub i32 %d2_4, i32 %sub83_4

]]></Node>
<StgValue><ssdm name="ov_17"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:590 %ov_18 = select i1 %and_ln307_9, i32 %ov_16, i32 %ov_17

]]></Node>
<StgValue><ssdm name="ov_18"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:640 %ov_20 = fsub i32 %d1_5, i32 %sub71_5

]]></Node>
<StgValue><ssdm name="ov_20"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:642 %ov_21 = fsub i32 %d2_5, i32 %sub83_5

]]></Node>
<StgValue><ssdm name="ov_21"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:661 %mul_6 = fmul i32 %d_6, i32 %d_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:693 %ov_24 = fsub i32 %d1_6, i32 %sub71_6

]]></Node>
<StgValue><ssdm name="ov_24"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:695 %ov_25 = fsub i32 %d2_6, i32 %sub83_6

]]></Node>
<StgValue><ssdm name="ov_25"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:713 %d_7 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:746 %ov_28 = fsub i32 %d1_7, i32 %sub71_7

]]></Node>
<StgValue><ssdm name="ov_28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1051" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:397 %distance_1 = fadd i32 %distance, i32 %mul_1

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="1052" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:441 %overlap_1 = fmul i32 %ov_32, i32 %ov_7

]]></Node>
<StgValue><ssdm name="overlap_1"/></StgValue>
</operation>

<operation id="1053" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:538 %bitcast_ln311_3 = bitcast i32 %ov_14

]]></Node>
<StgValue><ssdm name="bitcast_ln311_3"/></StgValue>
</operation>

<operation id="1054" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:539 %tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1055" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:540 %trunc_ln311_3 = trunc i32 %bitcast_ln311_3

]]></Node>
<StgValue><ssdm name="trunc_ln311_3"/></StgValue>
</operation>

<operation id="1056" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:541 %icmp_ln311_6 = icmp_ne  i8 %tmp_86, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_6"/></StgValue>
</operation>

<operation id="1057" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:542 %icmp_ln311_7 = icmp_eq  i23 %trunc_ln311_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_7"/></StgValue>
</operation>

<operation id="1058" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:543 %or_ln311_3 = or i1 %icmp_ln311_7, i1 %icmp_ln311_6

]]></Node>
<StgValue><ssdm name="or_ln311_3"/></StgValue>
</operation>

<operation id="1059" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:544 %tmp_87 = fcmp_olt  i32 %ov_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1060" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:545 %and_ln311_3 = and i1 %or_ln311_3, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln311_3"/></StgValue>
</operation>

<operation id="1061" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:546 %ov_15 = select i1 %and_ln311_3, i32 0, i32 %ov_14

]]></Node>
<StgValue><ssdm name="ov_15"/></StgValue>
</operation>

<operation id="1062" st_id="16" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:597 %tmp_92 = fcmp_olt  i32 %ov_18, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1063" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:640 %ov_20 = fsub i32 %d1_5, i32 %sub71_5

]]></Node>
<StgValue><ssdm name="ov_20"/></StgValue>
</operation>

<operation id="1064" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:642 %ov_21 = fsub i32 %d2_5, i32 %sub83_5

]]></Node>
<StgValue><ssdm name="ov_21"/></StgValue>
</operation>

<operation id="1065" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:643 %ov_22 = select i1 %and_ln307_11, i32 %ov_20, i32 %ov_21

]]></Node>
<StgValue><ssdm name="ov_22"/></StgValue>
</operation>

<operation id="1066" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:661 %mul_6 = fmul i32 %d_6, i32 %d_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="1067" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:693 %ov_24 = fsub i32 %d1_6, i32 %sub71_6

]]></Node>
<StgValue><ssdm name="ov_24"/></StgValue>
</operation>

<operation id="1068" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:695 %ov_25 = fsub i32 %d2_6, i32 %sub83_6

]]></Node>
<StgValue><ssdm name="ov_25"/></StgValue>
</operation>

<operation id="1069" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:746 %ov_28 = fsub i32 %d1_7, i32 %sub71_7

]]></Node>
<StgValue><ssdm name="ov_28"/></StgValue>
</operation>

<operation id="1070" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:748 %ov_29 = fsub i32 %d2_7, i32 %sub83_7

]]></Node>
<StgValue><ssdm name="ov_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1071" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:397 %distance_1 = fadd i32 %distance, i32 %mul_1

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="1072" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:494 %overlap_2 = fmul i32 %overlap_1, i32 %ov_11

]]></Node>
<StgValue><ssdm name="overlap_2"/></StgValue>
</operation>

<operation id="1073" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:591 %bitcast_ln311_4 = bitcast i32 %ov_18

]]></Node>
<StgValue><ssdm name="bitcast_ln311_4"/></StgValue>
</operation>

<operation id="1074" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:592 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1075" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:593 %trunc_ln311_4 = trunc i32 %bitcast_ln311_4

]]></Node>
<StgValue><ssdm name="trunc_ln311_4"/></StgValue>
</operation>

<operation id="1076" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:594 %icmp_ln311_8 = icmp_ne  i8 %tmp_91, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_8"/></StgValue>
</operation>

<operation id="1077" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:595 %icmp_ln311_9 = icmp_eq  i23 %trunc_ln311_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_9"/></StgValue>
</operation>

<operation id="1078" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:596 %or_ln311_4 = or i1 %icmp_ln311_9, i1 %icmp_ln311_8

]]></Node>
<StgValue><ssdm name="or_ln311_4"/></StgValue>
</operation>

<operation id="1079" st_id="17" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:597 %tmp_92 = fcmp_olt  i32 %ov_18, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1080" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:598 %and_ln311_4 = and i1 %or_ln311_4, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln311_4"/></StgValue>
</operation>

<operation id="1081" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:599 %ov_19 = select i1 %and_ln311_4, i32 0, i32 %ov_18

]]></Node>
<StgValue><ssdm name="ov_19"/></StgValue>
</operation>

<operation id="1082" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:650 %tmp_97 = fcmp_olt  i32 %ov_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1083" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:693 %ov_24 = fsub i32 %d1_6, i32 %sub71_6

]]></Node>
<StgValue><ssdm name="ov_24"/></StgValue>
</operation>

<operation id="1084" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:695 %ov_25 = fsub i32 %d2_6, i32 %sub83_6

]]></Node>
<StgValue><ssdm name="ov_25"/></StgValue>
</operation>

<operation id="1085" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:746 %ov_28 = fsub i32 %d1_7, i32 %sub71_7

]]></Node>
<StgValue><ssdm name="ov_28"/></StgValue>
</operation>

<operation id="1086" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:748 %ov_29 = fsub i32 %d2_7, i32 %sub83_7

]]></Node>
<StgValue><ssdm name="ov_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1087" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:450 %distance_2 = fadd i32 %distance_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="distance_2"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:494 %overlap_2 = fmul i32 %overlap_1, i32 %ov_11

]]></Node>
<StgValue><ssdm name="overlap_2"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:644 %bitcast_ln311_5 = bitcast i32 %ov_22

]]></Node>
<StgValue><ssdm name="bitcast_ln311_5"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:645 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:646 %trunc_ln311_5 = trunc i32 %bitcast_ln311_5

]]></Node>
<StgValue><ssdm name="trunc_ln311_5"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:647 %icmp_ln311_10 = icmp_ne  i8 %tmp_96, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_10"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:648 %icmp_ln311_11 = icmp_eq  i23 %trunc_ln311_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_11"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:649 %or_ln311_5 = or i1 %icmp_ln311_11, i1 %icmp_ln311_10

]]></Node>
<StgValue><ssdm name="or_ln311_5"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:650 %tmp_97 = fcmp_olt  i32 %ov_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:651 %and_ln311_5 = and i1 %or_ln311_5, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln311_5"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:652 %ov_23 = select i1 %and_ln311_5, i32 0, i32 %ov_22

]]></Node>
<StgValue><ssdm name="ov_23"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:693 %ov_24 = fsub i32 %d1_6, i32 %sub71_6

]]></Node>
<StgValue><ssdm name="ov_24"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:695 %ov_25 = fsub i32 %d2_6, i32 %sub83_6

]]></Node>
<StgValue><ssdm name="ov_25"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:696 %ov_26 = select i1 %and_ln307_13, i32 %ov_24, i32 %ov_25

]]></Node>
<StgValue><ssdm name="ov_26"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:714 %mul_7 = fmul i32 %d_7, i32 %d_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:746 %ov_28 = fsub i32 %d1_7, i32 %sub71_7

]]></Node>
<StgValue><ssdm name="ov_28"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:748 %ov_29 = fsub i32 %d2_7, i32 %sub83_7

]]></Node>
<StgValue><ssdm name="ov_29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1104" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:450 %distance_2 = fadd i32 %distance_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="distance_2"/></StgValue>
</operation>

<operation id="1105" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:547 %overlap_3 = fmul i32 %overlap_2, i32 %ov_15

]]></Node>
<StgValue><ssdm name="overlap_3"/></StgValue>
</operation>

<operation id="1106" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:703 %tmp_102 = fcmp_olt  i32 %ov_26, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1107" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:714 %mul_7 = fmul i32 %d_7, i32 %d_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="1108" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="and_ln307_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:748 %ov_29 = fsub i32 %d2_7, i32 %sub83_7

]]></Node>
<StgValue><ssdm name="ov_29"/></StgValue>
</operation>

<operation id="1109" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:749 %ov_30 = select i1 %and_ln307_15, i32 %ov_28, i32 %ov_29

]]></Node>
<StgValue><ssdm name="ov_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1110" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:450 %distance_2 = fadd i32 %distance_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="distance_2"/></StgValue>
</operation>

<operation id="1111" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:547 %overlap_3 = fmul i32 %overlap_2, i32 %ov_15

]]></Node>
<StgValue><ssdm name="overlap_3"/></StgValue>
</operation>

<operation id="1112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:697 %bitcast_ln311_6 = bitcast i32 %ov_26

]]></Node>
<StgValue><ssdm name="bitcast_ln311_6"/></StgValue>
</operation>

<operation id="1113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:698 %tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:699 %trunc_ln311_6 = trunc i32 %bitcast_ln311_6

]]></Node>
<StgValue><ssdm name="trunc_ln311_6"/></StgValue>
</operation>

<operation id="1115" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:700 %icmp_ln311_12 = icmp_ne  i8 %tmp_101, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_12"/></StgValue>
</operation>

<operation id="1116" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:701 %icmp_ln311_13 = icmp_eq  i23 %trunc_ln311_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_13"/></StgValue>
</operation>

<operation id="1117" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:702 %or_ln311_6 = or i1 %icmp_ln311_13, i1 %icmp_ln311_12

]]></Node>
<StgValue><ssdm name="or_ln311_6"/></StgValue>
</operation>

<operation id="1118" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:703 %tmp_102 = fcmp_olt  i32 %ov_26, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1119" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:704 %and_ln311_6 = and i1 %or_ln311_6, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln311_6"/></StgValue>
</operation>

<operation id="1120" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:705 %ov_27 = select i1 %and_ln311_6, i32 0, i32 %ov_26

]]></Node>
<StgValue><ssdm name="ov_27"/></StgValue>
</operation>

<operation id="1121" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:756 %tmp_107 = fcmp_olt  i32 %ov_30, i32 0

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1122" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:450 %distance_2 = fadd i32 %distance_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="distance_2"/></StgValue>
</operation>

<operation id="1123" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:600 %overlap_4 = fmul i32 %overlap_3, i32 %ov_19

]]></Node>
<StgValue><ssdm name="overlap_4"/></StgValue>
</operation>

<operation id="1124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:750 %bitcast_ln311_7 = bitcast i32 %ov_30

]]></Node>
<StgValue><ssdm name="bitcast_ln311_7"/></StgValue>
</operation>

<operation id="1125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:751 %tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:752 %trunc_ln311_7 = trunc i32 %bitcast_ln311_7

]]></Node>
<StgValue><ssdm name="trunc_ln311_7"/></StgValue>
</operation>

<operation id="1127" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:753 %icmp_ln311_14 = icmp_ne  i8 %tmp_106, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln311_14"/></StgValue>
</operation>

<operation id="1128" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:754 %icmp_ln311_15 = icmp_eq  i23 %trunc_ln311_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln311_15"/></StgValue>
</operation>

<operation id="1129" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:755 %or_ln311_7 = or i1 %icmp_ln311_15, i1 %icmp_ln311_14

]]></Node>
<StgValue><ssdm name="or_ln311_7"/></StgValue>
</operation>

<operation id="1130" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:756 %tmp_107 = fcmp_olt  i32 %ov_30, i32 0

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1131" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:757 %and_ln311_7 = and i1 %or_ln311_7, i1 %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln311_7"/></StgValue>
</operation>

<operation id="1132" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:758 %ov_31 = select i1 %and_ln311_7, i32 0, i32 %ov_30

]]></Node>
<StgValue><ssdm name="ov_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1133" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:503 %distance_3 = fadd i32 %distance_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="distance_3"/></StgValue>
</operation>

<operation id="1134" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:600 %overlap_4 = fmul i32 %overlap_3, i32 %ov_19

]]></Node>
<StgValue><ssdm name="overlap_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1135" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:503 %distance_3 = fadd i32 %distance_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="distance_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1136" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:503 %distance_3 = fadd i32 %distance_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="distance_3"/></StgValue>
</operation>

<operation id="1137" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:653 %overlap_5 = fmul i32 %overlap_4, i32 %ov_23

]]></Node>
<StgValue><ssdm name="overlap_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1138" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:503 %distance_3 = fadd i32 %distance_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="distance_3"/></StgValue>
</operation>

<operation id="1139" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:653 %overlap_5 = fmul i32 %overlap_4, i32 %ov_23

]]></Node>
<StgValue><ssdm name="overlap_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1140" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:556 %distance_4 = fadd i32 %distance_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="distance_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1141" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:556 %distance_4 = fadd i32 %distance_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="distance_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1142" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:556 %distance_4 = fadd i32 %distance_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="distance_4"/></StgValue>
</operation>

<operation id="1143" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:706 %overlap_6 = fmul i32 %overlap_5, i32 %ov_27

]]></Node>
<StgValue><ssdm name="overlap_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1144" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:556 %distance_4 = fadd i32 %distance_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="distance_4"/></StgValue>
</operation>

<operation id="1145" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:706 %overlap_6 = fmul i32 %overlap_5, i32 %ov_27

]]></Node>
<StgValue><ssdm name="overlap_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1146" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:609 %distance_5 = fadd i32 %distance_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="distance_5"/></StgValue>
</operation>

<operation id="1147" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:759 %overlap_7 = fmul i32 %overlap_6, i32 %ov_31

]]></Node>
<StgValue><ssdm name="overlap_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1148" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:609 %distance_5 = fadd i32 %distance_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="distance_5"/></StgValue>
</operation>

<operation id="1149" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:759 %overlap_7 = fmul i32 %overlap_6, i32 %ov_31

]]></Node>
<StgValue><ssdm name="overlap_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1150" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:609 %distance_5 = fadd i32 %distance_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="distance_5"/></StgValue>
</operation>

<operation id="1151" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:766 %tmp_109 = fcmp_ogt  i32 %overlap_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1152" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:609 %distance_5 = fadd i32 %distance_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="distance_5"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:766 %tmp_109 = fcmp_ogt  i32 %overlap_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">
</state>

<state id="35" st_id="35">
</state>

<state id="36" st_id="36">
</state>

<state id="37" st_id="37">

<operation id="1154" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:662 %distance_6 = fadd i32 %distance_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="distance_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1155" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:662 %distance_6 = fadd i32 %distance_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="distance_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1156" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:662 %distance_6 = fadd i32 %distance_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="distance_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1157" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:662 %distance_6 = fadd i32 %distance_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="distance_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1158" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:715 %distance_7 = fadd i32 %distance_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="distance_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1159" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:715 %distance_7 = fadd i32 %distance_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="distance_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1160" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:715 %distance_7 = fadd i32 %distance_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="distance_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1161" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:715 %distance_7 = fadd i32 %distance_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="distance_7"/></StgValue>
</operation>

<operation id="1162" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:760 %bitcast_ln317 = bitcast i32 %overlap_7

]]></Node>
<StgValue><ssdm name="bitcast_ln317"/></StgValue>
</operation>

<operation id="1163" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:761 %tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1164" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:762 %trunc_ln317 = trunc i32 %bitcast_ln317

]]></Node>
<StgValue><ssdm name="trunc_ln317"/></StgValue>
</operation>

<operation id="1165" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:763 %icmp_ln317 = icmp_ne  i8 %tmp_108, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="1166" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:764 %icmp_ln317_1 = icmp_eq  i23 %trunc_ln317, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln317_1"/></StgValue>
</operation>

<operation id="1167" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:765 %or_ln317 = or i1 %icmp_ln317_1, i1 %icmp_ln317

]]></Node>
<StgValue><ssdm name="or_ln317"/></StgValue>
</operation>

<operation id="1168" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:767 %and_ln317 = and i1 %or_ln317, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln317"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:768 %bitcast_ln321 = bitcast i32 %distance_7

]]></Node>
<StgValue><ssdm name="bitcast_ln321"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:769 %xor_ln321 = xor i32 %bitcast_ln321, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln321"/></StgValue>
</operation>

<operation id="1171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:770 %sc = bitcast i32 %xor_ln321

]]></Node>
<StgValue><ssdm name="sc"/></StgValue>
</operation>

<operation id="1172" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:771 %sc_2 = select i1 %and_ln317, i32 %overlap_7, i32 %sc

]]></Node>
<StgValue><ssdm name="sc_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2 %tmp_score_load = load i32 %tmp_score

]]></Node>
<StgValue><ssdm name="tmp_score_load"/></StgValue>
</operation>

<operation id="1174" st_id="45" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:785 %tmp_112 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0 %merge_1_1 = load i32 %merge_1

]]></Node>
<StgValue><ssdm name="merge_1_1"/></StgValue>
</operation>

<operation id="1176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1 %merge_2_1 = load i32 %merge_2

]]></Node>
<StgValue><ssdm name="merge_2_1"/></StgValue>
</operation>

<operation id="1177" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32">
<![CDATA[
.preheader:3 %trunc_ln1072 = trunc i32 %merge_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln1072"/></StgValue>
</operation>

<operation id="1178" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32">
<![CDATA[
.preheader:4 %trunc_ln1072_1 = trunc i32 %merge_2_1

]]></Node>
<StgValue><ssdm name="trunc_ln1072_1"/></StgValue>
</operation>

<operation id="1179" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0 %score_load = load i32 %score

]]></Node>
<StgValue><ssdm name="score_load"/></StgValue>
</operation>

<operation id="1180" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:3 %tmp_other_load = load i32 %tmp_other

]]></Node>
<StgValue><ssdm name="tmp_other_load"/></StgValue>
</operation>

<operation id="1181" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:772 %icmp_ln325 = icmp_eq  i32 %tmp_other_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="1182" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:773 %bitcast_ln325 = bitcast i32 %sc_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325"/></StgValue>
</operation>

<operation id="1183" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:774 %tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1184" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:775 %trunc_ln325 = trunc i32 %bitcast_ln325

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="1185" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:776 %bitcast_ln325_1 = bitcast i32 %tmp_score_load

]]></Node>
<StgValue><ssdm name="bitcast_ln325_1"/></StgValue>
</operation>

<operation id="1186" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:777 %tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1187" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:778 %trunc_ln325_1 = trunc i32 %bitcast_ln325_1

]]></Node>
<StgValue><ssdm name="trunc_ln325_1"/></StgValue>
</operation>

<operation id="1188" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:779 %icmp_ln325_1 = icmp_ne  i8 %tmp_110, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_1"/></StgValue>
</operation>

<operation id="1189" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:780 %icmp_ln325_2 = icmp_eq  i23 %trunc_ln325, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_2"/></StgValue>
</operation>

<operation id="1190" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:781 %or_ln325_1 = or i1 %icmp_ln325_2, i1 %icmp_ln325_1

]]></Node>
<StgValue><ssdm name="or_ln325_1"/></StgValue>
</operation>

<operation id="1191" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:782 %icmp_ln325_3 = icmp_ne  i8 %tmp_111, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_3"/></StgValue>
</operation>

<operation id="1192" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:783 %icmp_ln325_4 = icmp_eq  i23 %trunc_ln325_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_4"/></StgValue>
</operation>

<operation id="1193" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:784 %or_ln325_2 = or i1 %icmp_ln325_4, i1 %icmp_ln325_3

]]></Node>
<StgValue><ssdm name="or_ln325_2"/></StgValue>
</operation>

<operation id="1194" st_id="46" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:785 %tmp_112 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1195" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:786 %and_ln325 = and i1 %or_ln325_1, i1 %or_ln325_2

]]></Node>
<StgValue><ssdm name="and_ln325"/></StgValue>
</operation>

<operation id="1196" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:787 %and_ln325_1 = and i1 %and_ln325, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln325_1"/></StgValue>
</operation>

<operation id="1197" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:788 %or_ln325 = or i1 %icmp_ln325, i1 %and_ln325_1

]]></Node>
<StgValue><ssdm name="or_ln325"/></StgValue>
</operation>

<operation id="1198" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:789 %tmp_other_6 = select i1 %or_ln325, i32 %i_real_3, i32 %tmp_other_load

]]></Node>
<StgValue><ssdm name="tmp_other_6"/></StgValue>
</operation>

<operation id="1199" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:790 %tmp_score_4 = select i1 %or_ln325, i32 %sc_2, i32 %tmp_score_load

]]></Node>
<StgValue><ssdm name="tmp_score_4"/></StgValue>
</operation>

<operation id="1200" st_id="46" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:807 %tmp_115 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1201" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:815 %tmp_other_5 = select i1 %icmp_ln1064, i32 4294967295, i32 %tmp_other_6

]]></Node>
<StgValue><ssdm name="tmp_other_5"/></StgValue>
</operation>

<operation id="1202" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:816 %tmp_score_3 = select i1 %icmp_ln1064, i32 0, i32 %tmp_score_4

]]></Node>
<StgValue><ssdm name="tmp_score_3"/></StgValue>
</operation>

<operation id="1203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:822 %store_ln271 = store i32 %tmp_other_5, i32 %tmp_other

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1204" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:823 %store_ln271 = store i32 %tmp_score_3, i32 %tmp_score

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1235" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
.exitStub:0 %write_ln1072 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_2_out, i10 %trunc_ln1072_1

]]></Node>
<StgValue><ssdm name="write_ln1072"/></StgValue>
</operation>

<operation id="1236" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
.exitStub:1 %write_ln1072 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_1_out, i10 %trunc_ln1072

]]></Node>
<StgValue><ssdm name="write_ln1072"/></StgValue>
</operation>

<operation id="1237" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0">
<![CDATA[
.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1205" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:6 %specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln293"/></StgValue>
</operation>

<operation id="1206" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:7 %speclooptripcount_ln293 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 136, i64 68

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln293"/></StgValue>
</operation>

<operation id="1207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:8 %specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln293"/></StgValue>
</operation>

<operation id="1208" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:794 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %merge_1_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1209" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:795 %bitcast_ln338 = bitcast i32 %tmp_score_4

]]></Node>
<StgValue><ssdm name="bitcast_ln338"/></StgValue>
</operation>

<operation id="1210" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:796 %tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln338, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1211" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:797 %trunc_ln338 = trunc i32 %bitcast_ln338

]]></Node>
<StgValue><ssdm name="trunc_ln338"/></StgValue>
</operation>

<operation id="1212" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:798 %bitcast_ln338_1 = bitcast i32 %score_load

]]></Node>
<StgValue><ssdm name="bitcast_ln338_1"/></StgValue>
</operation>

<operation id="1213" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:799 %tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln338_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1214" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:800 %trunc_ln338_1 = trunc i32 %bitcast_ln338_1

]]></Node>
<StgValue><ssdm name="trunc_ln338_1"/></StgValue>
</operation>

<operation id="1215" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:801 %icmp_ln338 = icmp_ne  i8 %tmp_113, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln338"/></StgValue>
</operation>

<operation id="1216" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:802 %icmp_ln338_1 = icmp_eq  i23 %trunc_ln338, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln338_1"/></StgValue>
</operation>

<operation id="1217" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:803 %or_ln338_1 = or i1 %icmp_ln338_1, i1 %icmp_ln338

]]></Node>
<StgValue><ssdm name="or_ln338_1"/></StgValue>
</operation>

<operation id="1218" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:804 %icmp_ln338_2 = icmp_ne  i8 %tmp_114, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln338_2"/></StgValue>
</operation>

<operation id="1219" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:805 %icmp_ln338_3 = icmp_eq  i23 %trunc_ln338_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln338_3"/></StgValue>
</operation>

<operation id="1220" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:806 %or_ln338_2 = or i1 %icmp_ln338_3, i1 %icmp_ln338_2

]]></Node>
<StgValue><ssdm name="or_ln338_2"/></StgValue>
</operation>

<operation id="1221" st_id="47" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:807 %tmp_115 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1222" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:808 %and_ln338 = and i1 %or_ln338_1, i1 %or_ln338_2

]]></Node>
<StgValue><ssdm name="and_ln338"/></StgValue>
</operation>

<operation id="1223" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:809 %and_ln338_1 = and i1 %and_ln338, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln338_1"/></StgValue>
</operation>

<operation id="1224" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:810 %or_ln338 = or i1 %tmp_123, i1 %and_ln338_1

]]></Node>
<StgValue><ssdm name="or_ln338"/></StgValue>
</operation>

<operation id="1225" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:811 %score_2 = select i1 %or_ln338, i32 %tmp_score_4, i32 %score_load

]]></Node>
<StgValue><ssdm name="score_2"/></StgValue>
</operation>

<operation id="1226" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:812 %merge_2_5 = select i1 %or_ln338, i32 %tmp_other_6, i32 %merge_2_1

]]></Node>
<StgValue><ssdm name="merge_2_5"/></StgValue>
</operation>

<operation id="1227" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:813 %merge_1_5 = select i1 %or_ln338, i32 %i_real_4, i32 %merge_1_1

]]></Node>
<StgValue><ssdm name="merge_1_5"/></StgValue>
</operation>

<operation id="1228" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:819 %score_3 = select i1 %icmp_ln1064, i32 %score_2, i32 %score_load

]]></Node>
<StgValue><ssdm name="score_3"/></StgValue>
</operation>

<operation id="1229" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:820 %merge_2_6 = select i1 %icmp_ln1064, i32 %merge_2_5, i32 %merge_2_1

]]></Node>
<StgValue><ssdm name="merge_2_6"/></StgValue>
</operation>

<operation id="1230" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:821 %merge_1_6 = select i1 %icmp_ln1064, i32 %merge_1_5, i32 %merge_1_1

]]></Node>
<StgValue><ssdm name="merge_1_6"/></StgValue>
</operation>

<operation id="1231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:826 %store_ln271 = store i32 %score_3, i32 %score

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1232" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:827 %store_ln271 = store i32 %merge_2_6, i32 %merge_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:828 %store_ln271 = store i32 %merge_1_6, i32 %merge_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1234" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:829 %br_ln271 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
