module wideexpr_00488(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?{4{$unsigned((-(s4))>>>((ctrl[0]?-((ctrl[4]?5'sb00110:3'sb001)):(s2)<<<((3'sb100)>>>(2'sb11)))))}}:{^((u5)<<(1'sb0)),(ctrl[3]?((3'sb110)^($signed((ctrl[4]?3'sb011:s5))))<<(5'sb00010):s5)});
  assign y1 = ~((1'sb1)==((ctrl[2]?(($signed(3'b011))&((s2)>>>(s6)))&(s5):(ctrl[1]?+(s0):s2))));
  assign y2 = ((3'sb110)>>(2'b11))-(3'b010);
  assign y3 = (s2)<<<($unsigned((ctrl[5]?$signed(2'sb11):5'sb11001)));
  assign y4 = (+(s1))<(+(3'sb111));
  assign y5 = 6'sb001001;
  assign y6 = $signed({4{~|((s4)>=(($signed($signed(((6'sb001110)<<<(6'sb111100))|(1'sb1))))-($signed(s1))))}});
  assign y7 = (((+((ctrl[4]?(ctrl[5]?(ctrl[7]?(+(4'sb0111))>>>((s0)|(s6)):((2'sb11)>>>(s1))&(s5)):((+(s1))^(s1))<<<((1'sb1)+(-(s7)))):s5)))-(((((4'sb0011)>>>(((ctrl[7]?s4:2'b10))<<<(3'b010)))|((((ctrl[5]?4'sb0010:1'sb0))|(3'sb010))&(+((4'sb1100)<<(s2)))))>>>($signed(s5)))|(s3)))>>({4{{$signed(s7),(ctrl[0]?(ctrl[6]?{({s2,3'sb010,2'sb01})>(3'sb101),u6,($signed(6'sb000111))<<((ctrl[4]?4'sb0001:s3))}:(6'b000100)^~(~^((6'sb000001)<(2'sb00)))):($unsigned(s7))>>((ctrl[1]?$signed((ctrl[5]?s6:3'sb101)):s3))),((ctrl[3]?{3{2'sb10}}:4'b1010))^~(({1{(~|(5'sb11100))^~((6'sb010001)<<(3'sb010))}})>>>((($signed(2'b11))>>>($signed(u4)))<<((s3)!=($signed(s1))))),(5'sb10001)<<($signed(4'b1110))}}}))^(-((6'sb011011)>>>(-(((ctrl[6]?(ctrl[4]?2'sb01:{(4'sb1100)-(s1)}):1'sb0))>>>({s4,(^({1{s5}}))>>(4'sb1110),$signed(s1)})))));
endmodule
