#!/usr/bin/env perl

#########################################################################
# This file contains ALPS Cdyn event to uSim event mapping
#
# Author    :   Vinod George
# Contributors: Arijit Mukhopadhyay
# Date      :   Oct 01, 2013
#
#########################################################################
package cdyn_usim_event_map;

#require Exporter;

#our $VERSION = 1.00;
#our @ISA     = qw (Exporter);
#our @Export  = qw(
#get_cdyn_usim_event_map
#);


my %cdyn_uSim_event_mapping_gen9 = (
    #SEL
    #=> "INSTR_SEL_UB_EM",
    #=> "INSTR_SEL_UB_FPU",
    #=> "INSTR_SEL_B_EM",
    #=> "INSTR_SEL_B_FPU",
	"INSTR_SEL_UW_EM" => "EM_sel_int16_20%"  ,
	"INSTR_SEL_UW_FPU"=> "FPU_sel_int16_20%" ,
	"INSTR_SEL_W_EM"  => "EM_sel_int16_20%"  ,
	"INSTR_SEL_W_FPU" => "FPU_sel_int16_20%" ,
	"INSTR_SEL_UD_EM" => "EM_sel_int32_20%"  ,
	"INSTR_SEL_UD_FPU"=> "FPU_sel_int32_20%" ,
	"INSTR_SEL_D_EM"  => "EM_sel_int32_20%"  ,
	"INSTR_SEL_D_FPU" => "FPU_sel_int32_20%" ,
	"INSTR_SEL_UQ_EM" => "EM_sel_int64_20%"  ,
	"INSTR_SEL_UQ_FPU"=> "FPU_sel_int64_20%" ,
	"INSTR_SEL_Q_EM"  => "EM_sel_int64_20%"  ,
	"INSTR_SEL_Q_FPU" => "FPU_sel_int64_20%" ,
	"INSTR_SEL_HF_EM" => "EM_sel_fp16_20%"   ,
	"INSTR_SEL_HF_FPU"=> "FPU_sel_fp16_20%"  ,
	"INSTR_SEL_F_EM"  => "EM_sel_fp32_20%"   ,
	"INSTR_SEL_F_FPU" => "FPU_sel_fp32_20%"  ,
	"INSTR_SEL_DF_EM" => "EM_sel_fp64_20%"   ,
	"INSTR_SEL_DF_FPU"=> "FPU_sel_fp64_20%"  ,
    #=> "INSTR_SEL_VF_EM",
    #=> "INSTR_SEL_VF_FPU",
    #=> "INSTR_SEL_UV_EM",
    #=> "INSTR_SEL_UV_FPU",
    #=> "INSTR_SEL_V_EM",
    #=> "INSTR_SEL_V_FPU",
    #=> "INSTR_SEL_NONE_EM",
    #=> "INSTR_SEL_NONE_FPU",
	
    #MUL
    #=> "INSTR_MUL_UB_EM",
    #=> "INSTR_MUL_UB_FPU",
    #=> "INSTR_MUL_B_EM",
    #=> "INSTR_MUL_B_FPU",
	"INSTR_MUL_UW_EM" => "EM_mul_int16_20%"  ,
	"INSTR_MUL_UW_FPU"=> "FPU_mul_int16_20%" ,
	"INSTR_MUL_W_EM"  => "EM_mul_int16_20%"  ,
	"INSTR_MUL_W_FPU" => "FPU_mul_int16_20%" ,
	"INSTR_MUL_UD_EM" => "EM_mul_int32_20%"  ,
	"INSTR_MUL_UD_FPU"=> "FPU_mul_int32_20%" ,
	"INSTR_MUL_D_EM"  => "EM_mul_int32_20%"  ,
	"INSTR_MUL_D_FPU" => "FPU_mul_int32_20%" ,
	"INSTR_MUL_UQ_EM" => "EM_mul_int64_20%"  ,
	"INSTR_MUL_UQ_FPU"=> "FPU_mul_int64_20%" ,
	"INSTR_MUL_Q_EM"  => "EM_mul_int64_20%"  ,
	"INSTR_MUL_Q_FPU" => "FPU_mul_int64_20%" ,
	"INSTR_MUL_HF_EM" => "EM_mul_fp16_20%"   ,
	"INSTR_MUL_HF_FPU"=> "FPU_mul_fp16_20%"  ,
	"INSTR_MUL_F_EM"  => "EM_mul_fp32_20%"   ,
	"INSTR_MUL_F_FPU" => "FPU_mul_fp32_20%"  ,
	"INSTR_MUL_DF_EM" => "EM_mul_fp64_20%"   ,
	"INSTR_MUL_DF_FPU"=> "FPU_mul_fp64_20%"  ,
    #=> "INSTR_MUL_VF_EM",
    #=> "INSTR_MUL_VF_FPU",
    #=> "INSTR_MUL_UV_EM",
    #=> "INSTR_MUL_UV_FPU",
    #=> "INSTR_MUL_V_EM",
    #=> "INSTR_MUL_V_FPU",
    #=> "INSTR_MUL_NONE_EM",
    #=> "INSTR_MUL_NONE_FPU",
	
    #MOV
    #=> "INSTR_MOV_UB_EM",
    #=> "INSTR_MOV_UB_FPU",
    #=> "INSTR_MOV_B_EM",
    #=> "INSTR_MOV_B_FPU",
	"INSTR_MOV_UW_EM"  => "EM_mov_int16_20%"  ,
	"INSTR_MOV_UW_FPU" => "FPU_mov_int16_20%" ,
	"INSTR_MOV_W_EM"   => "EM_mov_int16_20%"  ,
	"INSTR_MOV_W_FPU"  => "FPU_mov_int16_20%" ,
	"INSTR_MOV_UD_EM"  => "EM_mov_int32_20%"  ,
	"INSTR_MOV_UD_FPU" => "FPU_mov_int32_20%" ,
	"INSTR_MOV_D_EM"   => "EM_mov_int32_20%"  ,
	"INSTR_MOV_D_FPU"  => "FPU_mov_int32_20%" ,
	"INSTR_MOV_UQ_EM"  => "EM_mov_int64_20%"  ,
	"INSTR_MOV_UQ_FPU" => "FPU_mov_int64_20%" ,
	"INSTR_MOV_Q_EM"   => "EM_mov_int64_20%"  ,
	"INSTR_MOV_Q_FPU"  => "FPU_mov_int64_20%" ,
	"INSTR_MOV_HF_EM"  => "EM_mov_fp16_20%"   ,
	"INSTR_MOV_HF_FPU" => "FPU_mov_fp16_20%"  ,
	"INSTR_MOV_F_EM"   => "EM_mov_fp32_20%"   ,
	"INSTR_MOV_F_FPU"  => "FPU_mov_fp32_20%"  ,
	"INSTR_MOV_DF_EM"  => "EM_mov_fp64_20%"   ,
	"INSTR_MOV_DF_FPU" => "FPU_mov_fp64_20%"  ,
    #=> "INSTR_MOV_VF_EM"
    #=> "INSTR_MOV_VF_FPU"
    #=> "INSTR_MOV_UV_EM"
    #=> "INSTR_MOV_UV_FPU"
    #=> "INSTR_MOV_V_EM"
    #=> "INSTR_MOV_V_FPU"
    #=> "INSTR_MOV_NONE_EM"
    #=> "INSTR_MOV_NONE_FPU"
	
    #MOVI
    #=> "INSTR_MOVI_UB_EM"
    #=> "INSTR_MOVI_UB_FPU"
    #=> "INSTR_MOVI_B_EM"
    #=> "INSTR_MOVI_B_FPU"
	"INSTR_MOVI_UW_EM"  => "EM_mov_int16_20%"  ,
	"INSTR_MOVI_UW_FPU" => "FPU_mov_int16_20%" ,
	"INSTR_MOVI_W_EM"   => "EM_mov_int16_20%"  ,
	"INSTR_MOVI_W_FPU"  => "FPU_mov_int16_20%" ,
	"INSTR_MOVI_UD_EM"  => "EM_mov_int32_20%"  ,
	"INSTR_MOVI_UD_FPU" => "FPU_mov_int32_20%" ,
	"INSTR_MOVI_D_EM"   => "EM_mov_int32_20%"  ,
	"INSTR_MOVI_D_FPU"  => "FPU_mov_int32_20%" ,
	"INSTR_MOVI_UQ_EM"  => "EM_mov_int64_20%"  ,
	"INSTR_MOVI_UQ_FPU" => "FPU_mov_int64_20%" ,
	"INSTR_MOVI_Q_EM"   => "EM_mov_int64_20%"  ,
	"INSTR_MOVI_Q_FPU"  => "FPU_mov_int64_20%" ,
	"INSTR_MOVI_HF_EM"  => "EM_mov_fp16_20%"   ,
	"INSTR_MOVI_HF_FPU" => "FPU_mov_fp16_20%"  ,
	"INSTR_MOVI_F_EM"   => "EM_mov_fp32_20%"   ,
	"INSTR_MOVI_F_FPU"  => "FPU_mov_fp32_20%"  ,
	"INSTR_MOVI_DF_EM"  => "EM_mov_fp64_20%"   ,
	"INSTR_MOVI_DF_FPU" => "FPU_mov_fp64_20%"  ,
    #=> "INSTR_MOVI_VF_EM"
    #=> "INSTR_MOVI_VF_FPU"
    #=> "INSTR_MOVI_UV_EM"
    #=> "INSTR_MOVI_UV_FPU"
    #=> "INSTR_MOVI_V_EM"
    #=> "INSTR_MOVI_V_FPU"
    #=> "INSTR_MOVI_NONE_EM"
    #=> "INSTR_MOVI_NONE_FPU"
	
    #MATH
    #=> "INSTR_MATH_UB_EM"
    #=> "INSTR_MATH_B_EM"
	"INSTR_MATH_UW_EM" => "EM_transc_int16_20%"  ,
	"INSTR_MATH_W_EM"  => "EM_transc_int16_20%"  ,
	"INSTR_MATH_UD_EM" => "EM_transc_int32_20%"  ,
	"INSTR_MATH_D_EM"  => "EM_transc_int32_20%"  ,
	"INSTR_MATH_UQ_EM" => "EM_transc_int64_20%"  ,
	"INSTR_MATH_Q_EM"  => "EM_transc_int64_20%"  ,
	"INSTR_MATH_HF_EM" => "EM_transc_fp16_20%"   ,
	"INSTR_MATH_F_EM"  => "EM_transc_fp32_20%"   ,
	"INSTR_MATH_DF_EM" => "EM_transc_fp64_20%"   ,
    #=> "INSTR_MATH_VF_EM"
    #=> "INSTR_MATH_UV_EM"
    #=> "INSTR_MATH_V_EM" 
    #=> "INSTR_MATH_NONE_EM"
	
    #LRP
    #=> "INSTR_LRP_UB_EM"
    #=> "INSTR_LRP_UB_FPU"
    #=> "INSTR_LRP_B_EM"
    #=> "INSTR_LRP_B_FPU"
	"INSTR_LRP_UW_EM"  => "EM_pln_int16_20%"  ,
	"INSTR_LRP_UW_FPU" => "FPU_pln_int16_20%" ,
	"INSTR_LRP_W_EM"   => "EM_pln_int16_20%"  ,
	"INSTR_LRP_W_FPU"  => "FPU_pln_int16_20%" ,
	"INSTR_LRP_UD_EM"  => "EM_pln_int32_20%"  ,
	"INSTR_LRP_UD_FPU" => "FPU_pln_int32_20%" ,
	"INSTR_LRP_D_EM"   => "EM_pln_int32_20%"  ,
	"INSTR_LRP_D_FPU"  => "FPU_pln_int32_20%" ,
	"INSTR_LRP_UQ_EM"  => "EM_pln_int64_20%"  ,
	"INSTR_LRP_UQ_FPU" => "FPU_pln_int64_20%" ,
	"INSTR_LRP_Q_EM"   => "EM_pln_int64_20%"  ,
	"INSTR_LRP_Q_FPU"  => "FPU_pln_int64_20%" ,
	"INSTR_LRP_HF_EM"  => "EM_pln_fp16_20%"   ,
	"INSTR_LRP_HF_FPU" => "FPU_pln_fp16_20%"  ,
	"INSTR_LRP_F_EM"   => "EM_pln_fp32_20%"   ,
	"INSTR_LRP_F_FPU"  => "FPU_pln_fp32_20%"  ,
	"INSTR_LRP_DF_EM"  => "EM_pln_fp64_20%"   ,
	"INSTR_LRP_DF_FPU" => "FPU_pln_fp64_20%"  ,
    #=> "INSTR_LRP_VF_EM"
    #=> "INSTR_LRP_VF_FPU"
    #=> "INSTR_LRP_UV_EM"
    #=> "INSTR_LRP_UV_FPU"
    #=> "INSTR_LRP_V_EM"
    #=> "INSTR_LRP_V_FPU"
    #=> "INSTR_LRP_NONE_EM"
    #=> "INSTR_LRP_NONE_FPU"
	
    #PLN
    #=> "INSTR_PLN_UB_EM"
    #=> "INSTR_PLN_UB_FPU"
    #=> "INSTR_PLN_B_EM"
    #=> "INSTR_PLN_B_FPU"
	"INSTR_PLN_UW_EM"  => "EM_pln_int16_20%"  ,
	"INSTR_PLN_UW_FPU" => "FPU_pln_int16_20%" ,
	"INSTR_PLN_W_EM"   => "EM_pln_int16_20%"  ,
	"INSTR_PLN_W_FPU"  => "FPU_pln_int16_20%" ,
	"INSTR_PLN_UD_EM"  => "EM_pln_int32_20%"  ,
	"INSTR_PLN_UD_FPU" => "FPU_pln_int32_20%" ,
	"INSTR_PLN_D_EM"   => "EM_pln_int32_20%"  ,
	"INSTR_PLN_D_FPU"  => "FPU_pln_int32_20%" ,
	"INSTR_PLN_UQ_EM"  => "EM_pln_int64_20%"  ,
	"INSTR_PLN_UQ_FPU" => "FPU_pln_int64_20%" ,
	"INSTR_PLN_Q_EM"   => "EM_pln_int64_20%"  ,
	"INSTR_PLN_Q_FPU"  => "FPU_pln_int64_20%" ,
	"INSTR_PLN_HF_EM"  => "EM_pln_fp16_20%"   ,
	"INSTR_PLN_HF_FPU" => "FPU_pln_fp16_20%"  ,
	"INSTR_PLN_F_EM"   => "EM_pln_fp32_20%"   ,
	"INSTR_PLN_F_FPU"  => "FPU_pln_fp32_20%"  ,
	"INSTR_PLN_DF_EM"  => "EM_pln_fp64_20%"   ,
	"INSTR_PLN_DF_FPU" => "FPU_pln_fp64_20%"  ,
    #=> "INSTR_PLN_VF_EM"
    #=> "INSTR_PLN_VF_FPU"
    #=> "INSTR_PLN_UV_EM"
    #=> "INSTR_PLN_UV_FPU"
    #=> "INSTR_PLN_V_EM"
    #=> "INSTR_PLN_V_FPU"
    #=> "INSTR_PLN_NONE_EM"
    #=> "INSTR_PLN_NONE_FPU"
	
    #ADD
    #=> "INSTR_ADD_UB_EM"
    #=> "INSTR_ADD_UB_FPU"
    #=> "INSTR_ADD_B_EM"
    #=> "INSTR_ADD_B_FPU"
	"INSTR_ADD_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_ADD_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_ADD_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_ADD_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_ADD_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_ADD_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_ADD_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_ADD_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_ADD_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_ADD_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_ADD_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_ADD_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_ADD_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_ADD_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_ADD_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_ADD_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_ADD_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_ADD_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_ADD_VF_EM"
    #=> "INSTR_ADD_VF_FPU"
    #=> "INSTR_ADD_UV_EM"
    #=> "INSTR_ADD_UV_FPU"
    #=> "INSTR_ADD_V_EM"
    #=> "INSTR_ADD_V_FPU"
    #=> "INSTR_ADD_NONE_EM"
    #=> "INSTR_ADD_NONE_FPU"
	
    #ADDC
    #=> "INSTR_ADDC_UB_EM"
    #=> "INSTR_ADDC_UB_FPU"
    #=> "INSTR_ADDC_B_EM"
    #=> "INSTR_ADDC_B_FPU"
	"INSTR_ADDC_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_ADDC_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_ADDC_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_ADDC_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_ADDC_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_ADDC_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_ADDC_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_ADDC_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_ADDC_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_ADDC_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_ADDC_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_ADDC_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_ADDC_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_ADDC_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_ADDC_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_ADDC_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_ADDC_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_ADDC_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_ADDC_VF_EM"
    #=> "INSTR_ADDC_VF_FPU"
    #=> "INSTR_ADDC_UV_EM"
    #=> "INSTR_ADDC_UV_FPU"
    #=> "INSTR_ADDC_V_EM"
    #=> "INSTR_ADDC_V_FPU"
    #=> "INSTR_ADDC_NONE_EM"
    #=> "INSTR_ADDC_NONE_FPU"
	
    #AND
    #=> "INSTR_AND_UB_EM"
    #=> "INSTR_AND_UB_FPU"
    #=> "INSTR_AND_B_EM"
    #=> "INSTR_AND_B_FPU"
	"INSTR_AND_UW_EM" => "EM_add_int16_20%"  ,
	"INSTR_AND_UW_FPU"=> "FPU_add_int16_20%" ,
	"INSTR_AND_W_EM"  => "EM_add_int16_20%"  ,
	"INSTR_AND_W_FPU" => "FPU_add_int16_20%" ,
	"INSTR_AND_UD_EM" => "EM_add_int32_20%"  ,
	"INSTR_AND_UD_FPU"=> "FPU_add_int32_20%" ,
	"INSTR_AND_D_EM"  => "EM_add_int32_20%"  ,
	"INSTR_AND_D_FPU" => "FPU_add_int32_20%" ,
	"INSTR_AND_UQ_EM" => "EM_add_int64_20%"  ,
	"INSTR_AND_UQ_FPU"=> "FPU_add_int64_20%" ,
	"INSTR_AND_Q_EM"  => "EM_add_int64_20%"  ,
	"INSTR_AND_Q_FPU" => "FPU_add_int64_20%" ,
	"INSTR_AND_HF_EM" => "EM_add_fp16_20%"   ,
	"INSTR_AND_HF_FPU"=> "FPU_add_fp16_20%"  ,
	"INSTR_AND_F_EM"  => "EM_add_fp32_20%"   ,
	"INSTR_AND_F_FPU" => "FPU_add_fp32_20%"  ,
	"INSTR_AND_DF_EM" => "EM_add_fp64_20%"   ,
	"INSTR_AND_DF_FPU"=> "FPU_add_fp64_20%"  ,
    #=> "INSTR_AND_VF_EM"
    #=> "INSTR_AND_VF_FPU"
    #=> "INSTR_AND_UV_EM"
    #=> "INSTR_AND_UV_FPU"
    #=> "INSTR_AND_V_EM"
    #=> "INSTR_AND_V_FPU"
    #=> "INSTR_AND_NONE_EM"
    #=> "INSTR_AND_NONE_FPU"
	
    #ASR
    #=> "INSTR_ASR_UB_EM"
    #=> "INSTR_ASR_UB_FPU"
    #=> "INSTR_ASR_B_EM"
    #=> "INSTR_ASR_B_FPU"
	"INSTR_ASR_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_ASR_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_ASR_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_ASR_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_ASR_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_ASR_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_ASR_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_ASR_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_ASR_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_ASR_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_ASR_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_ASR_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_ASR_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_ASR_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_ASR_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_ASR_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_ASR_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_ASR_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_ASR_VF_EM"
    #=> "INSTR_ASR_VF_FPU"
    #=> "INSTR_ASR_UV_EM"
    #=> "INSTR_ASR_UV_FPU"
    #=> "INSTR_ASR_V_EM"
    #=> "INSTR_ASR_V_FPU"
    #=> "INSTR_ASR_NONE_EM"
    #=> "INSTR_ASR_NONE_FPU"
	
    #AVG
    #=> "INSTR_AVG_UB_EM"
    #=> "INSTR_AVG_UB_FPU"
    #=> "INSTR_AVG_B_EM"
    #=> "INSTR_AVG_B_FPU"
	"INSTR_AVG_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_AVG_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_AVG_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_AVG_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_AVG_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_AVG_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_AVG_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_AVG_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_AVG_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_AVG_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_AVG_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_AVG_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_AVG_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_AVG_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_AVG_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_AVG_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_AVG_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_AVG_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_AVG_VF_EM"
    #=> "INSTR_AVG_VF_FPU"
    #=> "INSTR_AVG_UV_EM"
    #=> "INSTR_AVG_UV_FPU"
    #=> "INSTR_AVG_V_EM"
    #=> "INSTR_AVG_V_FPU"
    #=> "INSTR_AVG_NONE_EM"
    #=> "INSTR_AVG_NONE_FPU"
	
    #BFE
    #=> "INSTR_BFE_UB_EM"
    #=> "INSTR_BFE_UB_FPU"
    #=> "INSTR_BFE_B_EM"
    #=> "INSTR_BFE_B_FPU"
	"INSTR_BFE_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_BFE_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_BFE_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_BFE_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_BFE_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_BFE_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_BFE_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_BFE_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_BFE_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_BFE_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_BFE_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_BFE_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_BFE_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_BFE_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_BFE_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_BFE_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_BFE_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_BFE_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_BFE_VF_EM"
    #=> "INSTR_BFE_VF_FPU"
    #=> "INSTR_BFE_UV_EM"
    #=> "INSTR_BFE_UV_FPU"
    #=> "INSTR_BFE_V_EM"
    #=> "INSTR_BFE_V_FPU"
    #=> "INSTR_BFE_NONE_EM"
    #=> "INSTR_BFE_NONE_FPU"
	
    #BFI1
    #=> "INSTR_BFI1_UB_EM"
    #=> "INSTR_BFI1_UB_FPU"
    #=> "INSTR_BFI1_B_EM"
    #=> "INSTR_BFI1_B_FPU"
	"INSTR_BFI1_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_BFI1_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_BFI1_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_BFI1_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_BFI1_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_BFI1_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_BFI1_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_BFI1_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_BFI1_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_BFI1_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_BFI1_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_BFI1_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_BFI1_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_BFI1_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_BFI1_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_BFI1_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_BFI1_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_BFI1_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_BFI1_VF_EM"
    #=> "INSTR_BFI1_VF_FPU"
    #=> "INSTR_BFI1_UV_EM"
    #=> "INSTR_BFI1_UV_FPU"
    #=> "INSTR_BFI1_V_EM"
    #=> "INSTR_BFI1_V_FPU"
    #=> "INSTR_BFI1_NONE_EM"
    #=> "INSTR_BFI1_NONE_FPU"
	
    #BFI2
    #=> "INSTR_BFI2_UB_EM"
    #=> "INSTR_BFI2_UB_FPU"
    #=> "INSTR_BFI2_B_EM"
    #=> "INSTR_BFI2_B_FPU"
	"INSTR_BFI2_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_BFI2_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_BFI2_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_BFI2_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_BFI2_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_BFI2_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_BFI2_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_BFI2_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_BFI2_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_BFI2_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_BFI2_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_BFI2_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_BFI2_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_BFI2_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_BFI2_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_BFI2_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_BFI2_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_BFI2_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_BFI2_VF_EM"
    #=> "INSTR_BFI2_VF_FPU"
    #=> "INSTR_BFI2_UV_EM"
    #=> "INSTR_BFI2_UV_FPU"
    #=> "INSTR_BFI2_V_EM"
    #=> "INSTR_BFI2_V_FPU"
    #=> "INSTR_BFI2_NONE_EM"
    #=> "INSTR_BFI2_NONE_FPU"
	
    #BFREV
    #=> "INSTR_BFREV_UB_EM"
    #=> "INSTR_BFREV_UB_FPU"
    #=> "INSTR_BFREV_B_EM"
    #=> "INSTR_BFREV_B_FPU"
	"INSTR_BFREV_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_BFREV_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_BFREV_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_BFREV_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_BFREV_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_BFREV_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_BFREV_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_BFREV_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_BFREV_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_BFREV_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_BFREV_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_BFREV_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_BFREV_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_BFREV_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_BFREV_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_BFREV_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_BFREV_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_BFREV_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_BFREV_VF_EM"
    #=> "INSTR_BFREV_VF_FPU"
    #=> "INSTR_BFREV_UV_EM"
    #=> "INSTR_BFREV_UV_FPU"
    #=> "INSTR_BFREV_V_EM"
    #=> "INSTR_BFREV_V_FPU"
    #=> "INSTR_BFREV_NONE_EM"
    #=> "INSTR_BFREV_NONE_FPU"
	
    #CBIT
    #=> "INSTR_CBIT_UB_EM"
    #=> "INSTR_CBIT_UB_FPU"
    #=> "INSTR_CBIT_B_EM"
    #=> "INSTR_CBIT_B_FPU"
	"INSTR_CBIT_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_CBIT_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_CBIT_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_CBIT_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_CBIT_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_CBIT_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_CBIT_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_CBIT_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_CBIT_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_CBIT_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_CBIT_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_CBIT_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_CBIT_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_CBIT_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_CBIT_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_CBIT_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_CBIT_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_CBIT_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_CBIT_VF_EM"
    #=> "INSTR_CBIT_VF_FPU"
    #=> "INSTR_CBIT_UV_EM"
    #=> "INSTR_CBIT_UV_FPU"
    #=> "INSTR_CBIT_V_EM"
    #=> "INSTR_CBIT_V_FPU"
    #=> "INSTR_CBIT_NONE_EM"
    #=> "INSTR_CBIT_NONE_FPU"
	
   
    #CMP
    #=> "INSTR_CMP_UB_EM"
    #=> "INSTR_CMP_UB_FPU"
    #=> "INSTR_CMP_B_EM"
    #=> "INSTR_CMP_B_FPU"
	"INSTR_CMP_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_CMP_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_CMP_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_CMP_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_CMP_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_CMP_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_CMP_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_CMP_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_CMP_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_CMP_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_CMP_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_CMP_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_CMP_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_CMP_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_CMP_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_CMP_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_CMP_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_CMP_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_CMP_VF_EM"
    #=> "INSTR_CMP_VF_FPU"
    #=> "INSTR_CMP_UV_EM"
    #=> "INSTR_CMP_UV_FPU"
    #=> "INSTR_CMP_V_EM"
    #=> "INSTR_CMP_V_FPU"
    #=> "INSTR_CMP_NONE_EM"
    #=> "INSTR_CMP_NONE_FPU"
	
    #CMPN
    #=> "INSTR_CMPN_UB_EM"
    #=> "INSTR_CMPN_UB_FPU"
    #=> "INSTR_CMPN_B_EM"
    #=> "INSTR_CMPN_B_FPU"
	"INSTR_CMPN_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_CMPN_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_CMPN_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_CMPN_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_CMPN_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_CMPN_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_CMPN_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_CMPN_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_CMPN_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_CMPN_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_CMPN_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_CMPN_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_CMPN_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_CMPN_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_CMPN_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_CMPN_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_CMPN_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_CMPN_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_CMPN_VF_EM"
    #=> "INSTR_CMPN_VF_FPU"
    #=> "INSTR_CMPN_UV_EM"
    #=> "INSTR_CMPN_UV_FPU"
    #=> "INSTR_CMPN_V_EM"
    #=> "INSTR_CMPN_V_FPU"
    #=> "INSTR_CMPN_NONE_EM"
    #=> "INSTR_CMPN_NONE_FPU"
	
    #DIM
	
    #F16TO32
    #=> "INSTR_F16TO32_UB_EM"
    #=> "INSTR_F16TO32_UB_FPU"
    #=> "INSTR_F16TO32_B_EM"
    #=> "INSTR_F16TO32_B_FPU"
	"INSTR_F16TO32_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_F16TO32_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_F16TO32_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_F16TO32_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_F16TO32_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_F16TO32_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_F16TO32_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_F16TO32_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_F16TO32_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_F16TO32_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_F16TO32_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_F16TO32_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_F16TO32_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_F16TO32_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_F16TO32_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_F16TO32_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_F16TO32_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_F16TO32_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_F16TO32_VF_EM"
    #=> "INSTR_F16TO32_VF_FPU"
    #=> "INSTR_F16TO32_UV_EM"
    #=> "INSTR_F16TO32_UV_FPU"
    #=> "INSTR_F16TO32_V_EM"
    #=> "INSTR_F16TO32_V_FPU"
    #=> "INSTR_F16TO32_NONE_EM"
    #=> "INSTR_F16TO32_NONE_FPU"
	
    #F32TO16
    #=> "INSTR_F32TO16_UB_EM"
    #=> "INSTR_F32TO16_UB_FPU"
    #=> "INSTR_F32TO16_B_EM"
    #=> "INSTR_F32TO16_B_FPU"
	"INSTR_F32TO16_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_F32TO16_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_F32TO16_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_F32TO16_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_F32TO16_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_F32TO16_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_F32TO16_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_F32TO16_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_F32TO16_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_F32TO16_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_F32TO16_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_F32TO16_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_F32TO16_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_F32TO16_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_F32TO16_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_F32TO16_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_F32TO16_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_F32TO16_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_F32TO16_VF_EM"
    #=> "INSTR_F32TO16_VF_FPU"
    #=> "INSTR_F32TO16_UV_EM"
    #=> "INSTR_F32TO16_UV_FPU"
    #=> "INSTR_F32TO16_V_EM"
    #=> "INSTR_F32TO16_V_FPU"
    #=> "INSTR_F32TO16_NONE_EM"
    #=> "INSTR_F32TO16_NONE_FPU"
	
    #FBH
    #=> "INSTR_FBH_UB_EM"
    #=> "INSTR_FBH_UB_FPU"
    #=> "INSTR_FBH_B_EM"
    #=> "INSTR_FBH_B_FPU"
	"INSTR_FBH_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_FBH_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_FBH_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_FBH_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_FBH_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_FBH_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_FBH_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_FBH_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_FBH_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_FBH_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_FBH_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_FBH_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_FBH_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_FBH_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_FBH_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_FBH_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_FBH_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_FBH_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_FBH_VF_EM"
    #=> "INSTR_FBH_VF_FPU"
    #=> "INSTR_FBH_UV_EM"
    #=> "INSTR_FBH_UV_FPU"
    #=> "INSTR_FBH_V_EM"
    #=> "INSTR_FBH_V_FPU"
    #=> "INSTR_FBH_NONE_EM"
    #=> "INSTR_FBH_NONE_FPU"
	
    #FBL
    #=> "INSTR_FBL_UB_EM"
    #=> "INSTR_FBL_UB_FPU"
    #=> "INSTR_FBL_B_EM"
    #=> "INSTR_FBL_B_FPU"
	"INSTR_FBL_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_FBL_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_FBL_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_FBL_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_FBL_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_FBL_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_FBL_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_FBL_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_FBL_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_FBL_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_FBL_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_FBL_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_FBL_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_FBL_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_FBL_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_FBL_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_FBL_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_FBL_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_FBL_VF_EM"
    #=> "INSTR_FBL_VF_FPU"
    #=> "INSTR_FBL_UV_EM"
    #=> "INSTR_FBL_UV_FPU"
    #=> "INSTR_FBL_V_EM"
    #=> "INSTR_FBL_V_FPU"
    #=> "INSTR_FBL_NONE_EM"
    #=> "INSTR_FBL_NONE_FPU"

    #NOP
    
    #NOT
    #=> "INSTR_NOT_UB_EM"
    #=> "INSTR_NOT_UB_FPU"
    #=> "INSTR_NOT_B_EM"
    #=> "INSTR_NOT_B_FPU"
	"INSTR_NOT_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_NOT_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_NOT_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_NOT_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_NOT_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_NOT_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_NOT_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_NOT_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_NOT_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_NOT_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_NOT_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_NOT_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_NOT_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_NOT_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_NOT_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_NOT_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_NOT_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_NOT_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_NOT_VF_EM"
    #=> "INSTR_NOT_VF_FPU"
    #=> "INSTR_NOT_UV_EM"
    #=> "INSTR_NOT_UV_FPU"
    #=> "INSTR_NOT_V_EM"
    #=> "INSTR_NOT_V_FPU"
    #=> "INSTR_NOT_NONE_EM"
    #=> "INSTR_NOT_NONE_FPU"

    #OR
    #=> "INSTR_OR_UB_EM"
    #=> "INSTR_OR_UB_FPU"
    #=> "INSTR_OR_B_EM"
    #=> "INSTR_OR_B_FPU"
	"INSTR_OR_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_OR_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_OR_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_OR_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_OR_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_OR_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_OR_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_OR_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_OR_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_OR_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_OR_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_OR_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_OR_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_OR_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_OR_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_OR_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_OR_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_OR_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_OR_VF_EM"
    #=> "INSTR_OR_VF_FPU"
    #=> "INSTR_OR_UV_EM"
    #=> "INSTR_OR_UV_FPU"
    #=> "INSTR_OR_V_EM"
    #=> "INSTR_OR_V_FPU"
    #=> "INSTR_OR_NONE_EM"
    #=> "INSTR_OR_NONE_FPU"

    #SHL
    #=> "INSTR_SHL_UB_EM"
    #=> "INSTR_SHL_UB_FPU"
    #=> "INSTR_SHL_B_EM"
    #=> "INSTR_SHL_B_FPU"
	"INSTR_SHL_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_SHL_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_SHL_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_SHL_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_SHL_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_SHL_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_SHL_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_SHL_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_SHL_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_SHL_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_SHL_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_SHL_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_SHL_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_SHL_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_SHL_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_SHL_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_SHL_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_SHL_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_SHL_VF_EM"
    #=> "INSTR_SHL_VF_FPU"
    #=> "INSTR_SHL_UV_EM"
    #=> "INSTR_SHL_UV_FPU"
    #=> "INSTR_SHL_V_EM"
    #=> "INSTR_SHL_V_FPU"
    #=> "INSTR_SHL_NONE_EM"
    #=> "INSTR_SHL_NONE_FPU"
	
    #SHR
    #=> "INSTR_SHR_UB_EM"
    #=> "INSTR_SHR_UB_FPU"
    #=> "INSTR_SHR_B_EM"
    #=> "INSTR_SHR_B_FPU"
	"INSTR_SHR_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_SHR_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_SHR_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_SHR_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_SHR_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_SHR_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_SHR_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_SHR_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_SHR_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_SHR_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_SHR_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_SHR_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_SHR_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_SHR_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_SHR_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_SHR_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_SHR_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_SHR_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_SHR_VF_EM"
    #=> "INSTR_SHR_VF_FPU"
    #=> "INSTR_SHR_UV_EM"
    #=> "INSTR_SHR_UV_FPU"
    #=> "INSTR_SHR_V_EM"
    #=> "INSTR_SHR_V_FPU"
    #=> "INSTR_SHR_NONE_EM"
    #=> "INSTR_SHR_NONE_FPU"
	
    #SUBB
    #=> "INSTR_SUBB_UB_EM"
    #=> "INSTR_SUBB_UB_FPU"
    #=> "INSTR_SUBB_B_EM"
    #=> "INSTR_SUBB_B_FPU"
	"INSTR_SUBB_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_SUBB_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_SUBB_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_SUBB_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_SUBB_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_SUBB_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_SUBB_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_SUBB_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_SUBB_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_SUBB_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_SUBB_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_SUBB_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_SUBB_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_SUBB_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_SUBB_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_SUBB_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_SUBB_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_SUBB_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_SUBB_VF_EM"
    #=> "INSTR_SUBB_VF_FPU"
    #=> "INSTR_SUBB_UV_EM"
    #=> "INSTR_SUBB_UV_FPU"
    #=> "INSTR_SUBB_V_EM"
    #=> "INSTR_SUBB_V_FPU"
    #=> "INSTR_SUBB_NONE_EM"
    #=> "INSTR_SUBB_NONE_FPU"

    #WAIT
    
    #XOR
    #=> "INSTR_XOR_UB_EM"
    #=> "INSTR_XOR_UB_FPU"
    #=> "INSTR_XOR_B_EM"
    #=> "INSTR_XOR_B_FPU"
	"INSTR_XOR_UW_EM"  => "EM_add_int16_20%"  ,
	"INSTR_XOR_UW_FPU" => "FPU_add_int16_20%" ,
	"INSTR_XOR_W_EM"   => "EM_add_int16_20%"  ,
	"INSTR_XOR_W_FPU"  => "FPU_add_int16_20%" ,
	"INSTR_XOR_UD_EM"  => "EM_add_int32_20%"  ,
	"INSTR_XOR_UD_FPU" => "FPU_add_int32_20%" ,
	"INSTR_XOR_D_EM"   => "EM_add_int32_20%"  ,
	"INSTR_XOR_D_FPU"  => "FPU_add_int32_20%" ,
	"INSTR_XOR_UQ_EM"  => "EM_add_int64_20%"  ,
	"INSTR_XOR_UQ_FPU" => "FPU_add_int64_20%" ,
	"INSTR_XOR_Q_EM"   => "EM_add_int64_20%"  ,
	"INSTR_XOR_Q_FPU"  => "FPU_add_int64_20%" ,
	"INSTR_XOR_HF_EM"  => "EM_add_fp16_20%"   ,
	"INSTR_XOR_HF_FPU" => "FPU_add_fp16_20%"  ,
	"INSTR_XOR_F_EM"   => "EM_add_fp32_20%"   ,
	"INSTR_XOR_F_FPU"  => "FPU_add_fp32_20%"  ,
	"INSTR_XOR_DF_EM"  => "EM_add_fp64_20%"   ,
	"INSTR_XOR_DF_FPU" => "FPU_add_fp64_20%"  ,
    #=> "INSTR_XOR_VF_EM"
    #=> "INSTR_XOR_VF_FPU"
    #=> "INSTR_XOR_UV_EM"
    #=> "INSTR_XOR_UV_FPU"
    #=> "INSTR_XOR_V_EM"
    #=> "INSTR_XOR_V_FPU"
    #=> "INSTR_XOR_NONE_EM"
    #=> "INSTR_XOR_NONE_FPU"

	"INSTR_BRD_NONE_JEU"  => "FPU_sel_fp32_20%" ,
	"INSTR_BRC_NONE_JEU"  => "FPU_sel_fp32_20%" ,
	"INSTR_BREAK_NONE_JEU"=> "FPU_sel_fp32_20%" ,
	"INSTR_CALL_NONE_JEU" => "FPU_sel_fp32_20%" ,
	"INSTR_CALLA_NONE_JEU"=> "FPU_sel_fp32_20%" ,
	"INSTR_CONT_NONE_JEU" => "FPU_sel_fp32_20%" ,
	"INSTR_ELSE_NONE_JEU" => "FPU_sel_fp32_20%" ,
	"INSTR_ENDIF_NONE_JEU"=> "FPU_sel_fp32_20%" ,
	"INSTR_HALT_NONE_JEU" => "FPU_sel_fp32_20%" ,
	"INSTR_IF_NONE_JEU"   => "FPU_sel_fp32_20%" ,
	"INSTR_JMPI_NONE_JEU" => "FPU_sel_fp32_20%" ,
	"INSTR_RET_NONE_JEU"  => "FPU_sel_fp32_20%" ,
	"INSTR_WHILE_NONE_JEU"=> "FPU_sel_fp32_20%" ,
    
    #DP2
    #=> "INSTR_DP2_UB_EM"
    #=> "INSTR_DP2_UB_FPU"
    #=> "INSTR_DP2_B_EM"
    #=> "INSTR_DP2_B_FPU"
	"INSTR_DP2_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_DP2_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_DP2_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_DP2_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_DP2_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_DP2_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_DP2_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_DP2_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_DP2_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_DP2_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_DP2_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_DP2_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_DP2_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_DP2_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_DP2_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_DP2_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_DP2_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_DP2_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_DP2_VF_EM"
    #=> "INSTR_DP2_VF_FPU"
    #=> "INSTR_DP2_UV_EM"
    #=> "INSTR_DP2_UV_FPU"
    #=> "INSTR_DP2_V_EM"
    #=> "INSTR_DP2_V_FPU"
    #=> "INSTR_DP2_NONE_EM"
    #=> "INSTR_DP2_NONE_FPU"
	
    #DP3
    #=> "INSTR_DP3_UB_EM"
    #=> "INSTR_DP3_UB_FPU"
    #=> "INSTR_DP3_B_EM"
    #=> "INSTR_DP3_B_FPU"
	"INSTR_DP3_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_DP3_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_DP3_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_DP3_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_DP3_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_DP3_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_DP3_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_DP3_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_DP3_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_DP3_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_DP3_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_DP3_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_DP3_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_DP3_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_DP3_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_DP3_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_DP3_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_DP3_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_DP3_VF_EM"
    #=> "INSTR_DP3_VF_FPU"
    #=> "INSTR_DP3_UV_EM"
    #=> "INSTR_DP3_UV_FPU"
    #=> "INSTR_DP3_V_EM"
    #=> "INSTR_DP3_V_FPU"
    #=> "INSTR_DP3_NONE_EM"
    #=> "INSTR_DP3_NONE_FPU"
	
    #DP4
    #=> "INSTR_DP4_UB_EM"
    #=> "INSTR_DP4_UB_FPU"
    #=> "INSTR_DP4_B_EM"
    #=> "INSTR_DP4_B_FPU"
	"INSTR_DP4_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_DP4_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_DP4_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_DP4_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_DP4_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_DP4_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_DP4_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_DP4_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_DP4_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_DP4_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_DP4_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_DP4_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_DP4_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_DP4_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_DP4_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_DP4_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_DP4_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_DP4_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_DP4_VF_EM"
    #=> "INSTR_DP4_VF_FPU"
    #=> "INSTR_DP4_UV_EM"
    #=> "INSTR_DP4_UV_FPU"
    #=> "INSTR_DP4_V_EM"
    #=> "INSTR_DP4_V_FPU"
    #=> "INSTR_DP4_NONE_EM"
    #=> "INSTR_DP4_NONE_FPU"
	
    #DPH
    #=> "INSTR_DPH_UB_EM"
    #=> "INSTR_DPH_UB_FPU"
    #=> "INSTR_DPH_B_EM"
    #=> "INSTR_DPH_B_FPU"
	"INSTR_DPH_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_DPH_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_DPH_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_DPH_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_DPH_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_DPH_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_DPH_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_DPH_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_DPH_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_DPH_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_DPH_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_DPH_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_DPH_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_DPH_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_DPH_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_DPH_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_DPH_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_DPH_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_DPH_VF_EM"
    #=> "INSTR_DPH_VF_FPU"
    #=> "INSTR_DPH_UV_EM"
    #=> "INSTR_DPH_UV_FPU"
    #=> "INSTR_DPH_V_EM"
    #=> "INSTR_DPH_V_FPU"
    #=> "INSTR_DPH_NONE_EM"
    #=> "INSTR_DPH_NONE_FPU"
	
    #FRC
    #=> "INSTR_FRC_UB_EM"
    #=> "INSTR_FRC_UB_FPU"
    #=> "INSTR_FRC_B_EM"
    #=> "INSTR_FRC_B_FPU"
	"INSTR_FRC_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_FRC_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_FRC_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_FRC_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_FRC_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_FRC_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_FRC_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_FRC_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_FRC_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_FRC_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_FRC_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_FRC_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_FRC_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_FRC_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_FRC_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_FRC_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_FRC_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_FRC_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_FRC_VF_EM"
    #=> "INSTR_FRC_VF_FPU"
    #=> "INSTR_FRC_UV_EM"
    #=> "INSTR_FRC_UV_FPU"
    #=> "INSTR_FRC_V_EM"
    #=> "INSTR_FRC_V_FPU"
    #=> "INSTR_FRC_NONE_EM"
    #=> "INSTR_FRC_NONE_FPU"
	
    #LINE
    #=> "INSTR_LINE_UB_EM"
    #=> "INSTR_LINE_UB_FPU"
    #=> "INSTR_LINE_B_EM"
    #=> "INSTR_LINE_B_FPU"
	"INSTR_LINE_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_LINE_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_LINE_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_LINE_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_LINE_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_LINE_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_LINE_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_LINE_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_LINE_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_LINE_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_LINE_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_LINE_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_LINE_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_LINE_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_LINE_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_LINE_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_LINE_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_LINE_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_LINE_VF_EM"
    #=> "INSTR_LINE_VF_FPU"
    #=> "INSTR_LINE_UV_EM"
    #=> "INSTR_LINE_UV_FPU"
    #=> "INSTR_LINE_V_EM"
    #=> "INSTR_LINE_V_FPU"
    #=> "INSTR_LINE_NONE_EM"
    #=> "INSTR_LINE_NONE_FPU"
	
    #LZD
    #=> "INSTR_LZD_UB_EM"
    #=> "INSTR_LZD_UB_FPU"
    #=> "INSTR_LZD_B_EM"
    #=> "INSTR_LZD_B_FPU"
	"INSTR_LZD_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_LZD_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_LZD_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_LZD_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_LZD_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_LZD_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_LZD_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_LZD_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_LZD_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_LZD_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_LZD_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_LZD_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_LZD_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_LZD_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_LZD_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_LZD_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_LZD_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_LZD_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_LZD_VF_EM"
    #=> "INSTR_LZD_VF_FPU"
    #=> "INSTR_LZD_UV_EM"
    #=> "INSTR_LZD_UV_FPU"
    #=> "INSTR_LZD_V_EM"
    #=> "INSTR_LZD_V_FPU"
    #=> "INSTR_LZD_NONE_EM"
    #=> "INSTR_LZD_NONE_FPU"
	
    #MAC
    #=> "INSTR_MAC_UB_EM"
    #=> "INSTR_MAC_UB_FPU"
    #=> "INSTR_MAC_B_EM"
    #=> "INSTR_MAC_B_FPU"
	"INSTR_MAC_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_MAC_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_MAC_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_MAC_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_MAC_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_MAC_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_MAC_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_MAC_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_MAC_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_MAC_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_MAC_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_MAC_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_MAC_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_MAC_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_MAC_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_MAC_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_MAC_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_MAC_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_MAC_VF_EM"
    #=> "INSTR_MAC_VF_FPU"
    #=> "INSTR_MAC_UV_EM"
    #=> "INSTR_MAC_UV_FPU"
    #=> "INSTR_MAC_V_EM"
    #=> "INSTR_MAC_V_FPU"
    #=> "INSTR_MAC_NONE_EM"
    #=> "INSTR_MAC_NONE_FPU"
	
    #MACH
    #=> "INSTR_MACH_UB_EM"
    #=> "INSTR_MACH_UB_FPU"
    #=> "INSTR_MACH_B_EM"
    #=> "INSTR_MACH_B_FPU"
	"INSTR_MACH_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_MACH_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_MACH_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_MACH_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_MACH_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_MACH_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_MACH_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_MACH_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_MACH_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_MACH_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_MACH_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_MACH_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_MACH_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_MACH_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_MACH_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_MACH_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_MACH_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_MACH_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_MACH_VF_EM"
    #=> "INSTR_MACH_VF_FPU"
    #=> "INSTR_MACH_UV_EM"
    #=> "INSTR_MACH_UV_FPU"
    #=> "INSTR_MACH_V_EM"
    #=> "INSTR_MACH_V_FPU"
    #=> "INSTR_MACH_NONE_EM"
    #=> "INSTR_MACH_NONE_FPU"
	
    #MAD
    #=> "INSTR_MAD_UB_EM"
    #=> "INSTR_MAD_UB_FPU"
    #=> "INSTR_MAD_B_EM"
    #=> "INSTR_MAD_B_FPU"
	"INSTR_MAD_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_MAD_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_MAD_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_MAD_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_MAD_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_MAD_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_MAD_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_MAD_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_MAD_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_MAD_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_MAD_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_MAD_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_MAD_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_MAD_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_MAD_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_MAD_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_MAD_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_MAD_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_MAD_VF_EM"
    #=> "INSTR_MAD_VF_FPU"
    #=> "INSTR_MAD_UV_EM"
    #=> "INSTR_MAD_UV_FPU"
    #=> "INSTR_MAD_V_EM"
    #=> "INSTR_MAD_V_FPU"
    #=> "INSTR_MAD_NONE_EM"
    #=> "INSTR_MAD_NONE_FPU"
	
    #RNDD
    #=> "INSTR_RNDD_UB_EM"
    #=> "INSTR_RNDD_UB_FPU"
    #=> "INSTR_RNDD_B_EM"
    #=> "INSTR_RNDD_B_FPU"
	"INSTR_RNDD_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_RNDD_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_RNDD_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_RNDD_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_RNDD_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_RNDD_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_RNDD_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_RNDD_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_RNDD_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_RNDD_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_RNDD_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_RNDD_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_RNDD_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_RNDD_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_RNDD_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_RNDD_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_RNDD_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_RNDD_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_RNDD_VF_EM"
    #=> "INSTR_RNDD_VF_FPU"
    #=> "INSTR_RNDD_UV_EM"
    #=> "INSTR_RNDD_UV_FPU"
    #=> "INSTR_RNDD_V_EM"
    #=> "INSTR_RNDD_V_FPU"
    #=> "INSTR_RNDD_NONE_EM"
    #=> "INSTR_RNDD_NONE_FPU"
	
    #RNDE
    #=> "INSTR_RNDE_UB_EM"
    #=> "INSTR_RNDE_UB_FPU"
    #=> "INSTR_RNDE_B_EM"
    #=> "INSTR_RNDE_B_FPU"
	"INSTR_RNDE_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_RNDE_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_RNDE_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_RNDE_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_RNDE_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_RNDE_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_RNDE_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_RNDE_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_RNDE_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_RNDE_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_RNDE_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_RNDE_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_RNDE_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_RNDE_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_RNDE_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_RNDE_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_RNDE_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_RNDE_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_RNDE_VF_EM"
    #=> "INSTR_RNDE_VF_FPU"
    #=> "INSTR_RNDE_UV_EM"
    #=> "INSTR_RNDE_UV_FPU"
    #=> "INSTR_RNDE_V_EM"
    #=> "INSTR_RNDE_V_FPU"
    #=> "INSTR_RNDE_NONE_EM"
    #=> "INSTR_RNDE_NONE_FPU"
	
    #RNDU
    #=> "INSTR_RNDU_UB_EM"
    #=> "INSTR_RNDU_UB_FPU"
    #=> "INSTR_RNDU_B_EM"
    #=> "INSTR_RNDU_B_FPU"
	"INSTR_RNDU_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_RNDU_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_RNDU_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_RNDU_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_RNDU_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_RNDU_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_RNDU_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_RNDU_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_RNDU_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_RNDU_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_RNDU_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_RNDU_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_RNDU_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_RNDU_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_RNDU_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_RNDU_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_RNDU_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_RNDU_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_RNDU_VF_EM"
    #=> "INSTR_RNDU_VF_FPU"
    #=> "INSTR_RNDU_UV_EM"
    #=> "INSTR_RNDU_UV_FPU"
    #=> "INSTR_RNDU_V_EM"
    #=> "INSTR_RNDU_V_FPU"
    #=> "INSTR_RNDU_NONE_EM"
    #=> "INSTR_RNDU_NONE_FPU"
	
    #RNDZ
    #=> "INSTR_RNDZ_UB_EM"
    #=> "INSTR_RNDZ_UB_FPU"
    #=> "INSTR_RNDZ_B_EM"
    #=> "INSTR_RNDZ_B_FPU"
	"INSTR_RNDZ_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_RNDZ_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_RNDZ_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_RNDZ_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_RNDZ_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_RNDZ_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_RNDZ_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_RNDZ_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_RNDZ_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_RNDZ_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_RNDZ_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_RNDZ_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_RNDZ_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_RNDZ_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_RNDZ_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_RNDZ_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_RNDZ_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_RNDZ_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_RNDZ_VF_EM"
    #=> "INSTR_RNDZ_VF_FPU"
    #=> "INSTR_RNDZ_UV_EM"
    #=> "INSTR_RNDZ_UV_FPU"
    #=> "INSTR_RNDZ_V_EM"
    #=> "INSTR_RNDZ_V_FPU"
    #=> "INSTR_RNDZ_NONE_EM"
    #=> "INSTR_RNDZ_NONE_FPU"
	
    #SAD2
    #=> "INSTR_SAD2_UB_EM"
    #=> "INSTR_SAD2_UB_FPU"
    #=> "INSTR_SAD2_B_EM"
    #=> "INSTR_SAD2_B_FPU"
	"INSTR_SAD2_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_SAD2_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_SAD2_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_SAD2_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_SAD2_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_SAD2_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_SAD2_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_SAD2_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_SAD2_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_SAD2_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_SAD2_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_SAD2_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_SAD2_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_SAD2_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_SAD2_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_SAD2_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_SAD2_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_SAD2_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_SAD2_VF_EM"
    #=> "INSTR_SAD2_VF_FPU"
    #=> "INSTR_SAD2_UV_EM"
    #=> "INSTR_SAD2_UV_FPU"
    #=> "INSTR_SAD2_V_EM"
    #=> "INSTR_SAD2_V_FPU"
    #=> "INSTR_SAD2_NONE_EM"
    #=> "INSTR_SAD2_NONE_FPU"
	
    #SADA2
    #=> "INSTR_SADA2_UB_EM"
    #=> "INSTR_SADA2_UB_FPU"
    #=> "INSTR_SADA2_B_EM"
    #=> "INSTR_SADA2_B_FPU"
	"INSTR_SADA2_UW_EM"  => "EM_mad_int16_20%"  ,
	"INSTR_SADA2_UW_FPU" => "FPU_mad_int16_20%" ,
	"INSTR_SADA2_W_EM"   => "EM_mad_int16_20%"  ,
	"INSTR_SADA2_W_FPU"  => "FPU_mad_int16_20%" ,
	"INSTR_SADA2_UD_EM"  => "EM_mad_int32_20%"  ,
	"INSTR_SADA2_UD_FPU" => "FPU_mad_int32_20%" ,
	"INSTR_SADA2_D_EM"   => "EM_mad_int32_20%"  ,
	"INSTR_SADA2_D_FPU"  => "FPU_mad_int32_20%" ,
	"INSTR_SADA2_UQ_EM"  => "EM_mad_int64_20%"  ,
	"INSTR_SADA2_UQ_FPU" => "FPU_mad_int64_20%" ,
	"INSTR_SADA2_Q_EM"   => "EM_mad_int64_20%"  ,
	"INSTR_SADA2_Q_FPU"  => "FPU_mad_int64_20%" ,
	"INSTR_SADA2_HF_EM"  => "EM_mad_fp16_20%"   ,
	"INSTR_SADA2_HF_FPU" => "FPU_mad_fp16_20%"  ,
	"INSTR_SADA2_F_EM"   => "EM_mad_fp32_20%"   ,
	"INSTR_SADA2_F_FPU"  => "FPU_mad_fp32_20%"  ,
	"INSTR_SADA2_DF_EM"  => "EM_mad_fp64_20%"   ,
	"INSTR_SADA2_DF_FPU" => "FPU_mad_fp64_20%"  ,
    #=> "INSTR_SADA2_VF_EM"
    #=> "INSTR_SADA2_VF_FPU"
    #=> "INSTR_SADA2_UV_EM"
    #=> "INSTR_SADA2_UV_FPU"
    #=> "INSTR_SADA2_V_EM"
    #=> "INSTR_SADA2_V_FPU"
    #=> "INSTR_SADA2_NONE_EM"
    #=> "INSTR_SADA2_NONE_FPU"
	
    #SEND, SENDS,SENDC
    #=> "INSTR_SEND_UB_MEM"
	#=> "INSTR_SEND_B_MEM"
	#=> "INSTR_SEND_UW_MEM"
	#=> "INSTR_SEND_W_MEM"
	#=> "INSTR_SEND_UD_MEM"
	#=> "INSTR_SEND_D_MEM"
	#=> "INSTR_SEND_UQ_MEM"
	#=> "INSTR_SEND_Q_MEM"
	#=> "INSTR_SEND_HF_MEM"
	#=> "INSTR_SEND_F_MEM"
	#=> "INSTR_SEND_DF_MEM"
	#=> "INSTR_SEND_VF_MEM"
	#=> "INSTR_SEND_UV_MEM"
	#=> "INSTR_SEND_V_MEM"
	#=> "INSTR_SEND_NONE_MEM"
	#=> "INSTR_SENDS_UB_MEM"
	#=> "INSTR_SENDS_B_MEM"
	#=> "INSTR_SENDS_UW_MEM"
	#=> "INSTR_SENDS_W_MEM"
	#=> "INSTR_SENDS_UD_MEM"
	#=> "INSTR_SENDS_D_MEM"
	#=> "INSTR_SENDS_UQ_MEM"
	#=> "INSTR_SENDS_Q_MEM"
	#=> "INSTR_SENDS_HF_MEM"
	#=> "INSTR_SENDS_F_MEM"
	#=> "INSTR_SENDS_DF_MEM"
	#=> "INSTR_SENDS_VF_MEM"
	#=> "INSTR_SENDS_UV_MEM"
	#=> "INSTR_SENDS_V_MEM"
	#=> "INSTR_SENDS_NONE_MEM"
	#=> "INSTR_SENDC_UB_MEM"
	#=> "INSTR_SENDC_B_MEM"
	#=> "INSTR_SENDC_UW_MEM"
	#=> "INSTR_SENDC_W_MEM"
	#=> "INSTR_SENDC_UD_MEM"
	#=> "INSTR_SENDC_D_MEM"
	#=> "INSTR_SENDC_UQ_MEM"
	#=> "INSTR_SENDC_Q_MEM"
	#=> "INSTR_SENDC_HF_MEM"
	#=> "INSTR_SENDC_F_MEM"
	#=> "INSTR_SENDC_DF_MEM"
	#=> "INSTR_SENDC_VF_MEM"
	#=> "INSTR_SENDC_UV_MEM"
	#=> "INSTR_SENDC_V_MEM"
	#=> "INSTR_SENDC_NONE_MEM"
    
    "GRF_RD_COUNT" => "PS2_GRF_READ"  ,
    "GRF_WR_COUNT" => "PS2_GRF_WRITE"

);
my %cdyn_uSim_event_mapping_gen8 = (
    #SEL
    #=> "INSTR_SEL_UB_EM",
    #=> "INSTR_SEL_UB_FPU",
    #=> "INSTR_SEL_B_EM",
    #=> "INSTR_SEL_B_FPU",
	"INSTR_SEL_UW_EM" => "EM_sel_int16_25%"  ,
	"INSTR_SEL_UW_FPU"=> "FPU_sel_int16_25%" ,
	"INSTR_SEL_W_EM"  => "EM_sel_int16_25%"  ,
	"INSTR_SEL_W_FPU" => "FPU_sel_int16_25%" ,
	"INSTR_SEL_UD_EM" => "EM_sel_int32_25%"  ,
	"INSTR_SEL_UD_FPU"=> "FPU_sel_int32_25%" ,
	"INSTR_SEL_D_EM"  => "EM_sel_int32_25%"  ,
	"INSTR_SEL_D_FPU" => "FPU_sel_int32_25%" ,
	"INSTR_SEL_UQ_EM" => "EM_sel_int64_25%"  ,
	"INSTR_SEL_UQ_FPU"=> "FPU_sel_int64_25%" ,
	"INSTR_SEL_Q_EM"  => "EM_sel_int64_25%"  ,
	"INSTR_SEL_Q_FPU" => "FPU_sel_int64_25%" ,
	"INSTR_SEL_HF_EM" => "EM_sel_fp16_25%"   ,
	"INSTR_SEL_HF_FPU"=> "FPU_sel_fp16_25%"  ,
	"INSTR_SEL_F_EM"  => "EM_sel_fp32_25%"   ,
	"INSTR_SEL_F_FPU" => "FPU_sel_fp32_25%"  ,
	"INSTR_SEL_DF_EM" => "EM_sel_fp64_25%"   ,
	"INSTR_SEL_DF_FPU"=> "FPU_sel_fp64_25%"  ,
    #=> "INSTR_SEL_VF_EM",
    #=> "INSTR_SEL_VF_FPU",
    #=> "INSTR_SEL_UV_EM",
    #=> "INSTR_SEL_UV_FPU",
    #=> "INSTR_SEL_V_EM",
    #=> "INSTR_SEL_V_FPU",
    #=> "INSTR_SEL_NONE_EM",
    #=> "INSTR_SEL_NONE_FPU",
	
    #MUL
    #=> "INSTR_MUL_UB_EM",
    #=> "INSTR_MUL_UB_FPU",
    #=> "INSTR_MUL_B_EM",
    #=> "INSTR_MUL_B_FPU",
	"INSTR_MUL_UW_EM" => "EM_mul_int16_25%"  ,
	"INSTR_MUL_UW_FPU"=> "FPU_mul_int16_25%" ,
	"INSTR_MUL_W_EM"  => "EM_mul_int16_25%"  ,
	"INSTR_MUL_W_FPU" => "FPU_mul_int16_25%" ,
	"INSTR_MUL_UD_EM" => "EM_mul_int32_25%"  ,
	"INSTR_MUL_UD_FPU"=> "FPU_mul_int32_25%" ,
	"INSTR_MUL_D_EM"  => "EM_mul_int32_25%"  ,
	"INSTR_MUL_D_FPU" => "FPU_mul_int32_25%" ,
	"INSTR_MUL_UQ_EM" => "EM_mul_int64_25%"  ,
	"INSTR_MUL_UQ_FPU"=> "FPU_mul_int64_25%" ,
	"INSTR_MUL_Q_EM"  => "EM_mul_int64_25%"  ,
	"INSTR_MUL_Q_FPU" => "FPU_mul_int64_25%" ,
	"INSTR_MUL_HF_EM" => "EM_mul_fp16_25%"   ,
	"INSTR_MUL_HF_FPU"=> "FPU_mul_fp16_25%"  ,
	"INSTR_MUL_F_EM"  => "EM_mul_fp32_25%"   ,
	"INSTR_MUL_F_FPU" => "FPU_mul_fp32_25%"  ,
	"INSTR_MUL_DF_EM" => "EM_mul_fp64_25%"   ,
	"INSTR_MUL_DF_FPU"=> "FPU_mul_fp64_25%"  ,
    #=> "INSTR_MUL_VF_EM",
    #=> "INSTR_MUL_VF_FPU",
    #=> "INSTR_MUL_UV_EM",
    #=> "INSTR_MUL_UV_FPU",
    #=> "INSTR_MUL_V_EM",
    #=> "INSTR_MUL_V_FPU",
    #=> "INSTR_MUL_NONE_EM",
    #=> "INSTR_MUL_NONE_FPU",
	
    #MOV
    #=> "INSTR_MOV_UB_EM",
    #=> "INSTR_MOV_UB_FPU",
    #=> "INSTR_MOV_B_EM",
    #=> "INSTR_MOV_B_FPU",
	"INSTR_MOV_UW_EM"  => "EM_mov_int16_25%"  ,
	"INSTR_MOV_UW_FPU" => "FPU_mov_int16_25%" ,
	"INSTR_MOV_W_EM"   => "EM_mov_int16_25%"  ,
	"INSTR_MOV_W_FPU"  => "FPU_mov_int16_25%" ,
	"INSTR_MOV_UD_EM"  => "EM_mov_int32_25%"  ,
	"INSTR_MOV_UD_FPU" => "FPU_mov_int32_25%" ,
	"INSTR_MOV_D_EM"   => "EM_mov_int32_25%"  ,
	"INSTR_MOV_D_FPU"  => "FPU_mov_int32_25%" ,
	"INSTR_MOV_UQ_EM"  => "EM_mov_int64_25%"  ,
	"INSTR_MOV_UQ_FPU" => "FPU_mov_int64_25%" ,
	"INSTR_MOV_Q_EM"   => "EM_mov_int64_25%"  ,
	"INSTR_MOV_Q_FPU"  => "FPU_mov_int64_25%" ,
	"INSTR_MOV_HF_EM"  => "EM_mov_fp16_25%"   ,
	"INSTR_MOV_HF_FPU" => "FPU_mov_fp16_25%"  ,
	"INSTR_MOV_F_EM"   => "EM_mov_fp32_25%"   ,
	"INSTR_MOV_F_FPU"  => "FPU_mov_fp32_25%"  ,
	"INSTR_MOV_DF_EM"  => "EM_mov_fp64_25%"   ,
	"INSTR_MOV_DF_FPU" => "FPU_mov_fp64_25%"  ,
    #=> "INSTR_MOV_VF_EM"
    #=> "INSTR_MOV_VF_FPU"
    #=> "INSTR_MOV_UV_EM"
    #=> "INSTR_MOV_UV_FPU"
    #=> "INSTR_MOV_V_EM"
    #=> "INSTR_MOV_V_FPU"
    #=> "INSTR_MOV_NONE_EM"
    #=> "INSTR_MOV_NONE_FPU"
	
    #MOVI
    #=> "INSTR_MOVI_UB_EM"
    #=> "INSTR_MOVI_UB_FPU"
    #=> "INSTR_MOVI_B_EM"
    #=> "INSTR_MOVI_B_FPU"
	"INSTR_MOVI_UW_EM"  => "EM_mov_int16_25%"  ,
	"INSTR_MOVI_UW_FPU" => "FPU_mov_int16_25%" ,
	"INSTR_MOVI_W_EM"   => "EM_mov_int16_25%"  ,
	"INSTR_MOVI_W_FPU"  => "FPU_mov_int16_25%" ,
	"INSTR_MOVI_UD_EM"  => "EM_mov_int32_25%"  ,
	"INSTR_MOVI_UD_FPU" => "FPU_mov_int32_25%" ,
	"INSTR_MOVI_D_EM"   => "EM_mov_int32_25%"  ,
	"INSTR_MOVI_D_FPU"  => "FPU_mov_int32_25%" ,
	"INSTR_MOVI_UQ_EM"  => "EM_mov_int64_25%"  ,
	"INSTR_MOVI_UQ_FPU" => "FPU_mov_int64_25%" ,
	"INSTR_MOVI_Q_EM"   => "EM_mov_int64_25%"  ,
	"INSTR_MOVI_Q_FPU"  => "FPU_mov_int64_25%" ,
	"INSTR_MOVI_HF_EM"  => "EM_mov_fp16_25%"   ,
	"INSTR_MOVI_HF_FPU" => "FPU_mov_fp16_25%"  ,
	"INSTR_MOVI_F_EM"   => "EM_mov_fp32_25%"   ,
	"INSTR_MOVI_F_FPU"  => "FPU_mov_fp32_25%"  ,
	"INSTR_MOVI_DF_EM"  => "EM_mov_fp64_25%"   ,
	"INSTR_MOVI_DF_FPU" => "FPU_mov_fp64_25%"  ,
    #=> "INSTR_MOVI_VF_EM"
    #=> "INSTR_MOVI_VF_FPU"
    #=> "INSTR_MOVI_UV_EM"
    #=> "INSTR_MOVI_UV_FPU"
    #=> "INSTR_MOVI_V_EM"
    #=> "INSTR_MOVI_V_FPU"
    #=> "INSTR_MOVI_NONE_EM"
    #=> "INSTR_MOVI_NONE_FPU"
	
    #MATH
    #=> "INSTR_MATH_UB_EM"
    #=> "INSTR_MATH_B_EM"
	"INSTR_MATH_UW_EM" => "EM_transc_int16_25%"  ,
	"INSTR_MATH_W_EM"  => "EM_transc_int16_25%"  ,
	"INSTR_MATH_UD_EM" => "EM_transc_int32_25%"  ,
	"INSTR_MATH_D_EM"  => "EM_transc_int32_25%"  ,
	"INSTR_MATH_UQ_EM" => "EM_transc_int64_25%"  ,
	"INSTR_MATH_Q_EM"  => "EM_transc_int64_25%"  ,
	"INSTR_MATH_HF_EM" => "EM_transc_fp16_25%"   ,
	"INSTR_MATH_F_EM"  => "EM_transc_fp32_25%"   ,
	"INSTR_MATH_DF_EM" => "EM_transc_fp64_25%"   ,
    #=> "INSTR_MATH_VF_EM"
    #=> "INSTR_MATH_UV_EM"
    #=> "INSTR_MATH_V_EM" 
    #=> "INSTR_MATH_NONE_EM"
	
    #LRP
    #=> "INSTR_LRP_UB_EM"
    #=> "INSTR_LRP_UB_FPU"
    #=> "INSTR_LRP_B_EM"
    #=> "INSTR_LRP_B_FPU"
	"INSTR_LRP_UW_EM"  => "EM_pln_int16_25%"  ,
	"INSTR_LRP_UW_FPU" => "FPU_pln_int16_25%" ,
	"INSTR_LRP_W_EM"   => "EM_pln_int16_25%"  ,
	"INSTR_LRP_W_FPU"  => "FPU_pln_int16_25%" ,
	"INSTR_LRP_UD_EM"  => "EM_pln_int32_25%"  ,
	"INSTR_LRP_UD_FPU" => "FPU_pln_int32_25%" ,
	"INSTR_LRP_D_EM"   => "EM_pln_int32_25%"  ,
	"INSTR_LRP_D_FPU"  => "FPU_pln_int32_25%" ,
	"INSTR_LRP_UQ_EM"  => "EM_pln_int64_25%"  ,
	"INSTR_LRP_UQ_FPU" => "FPU_pln_int64_25%" ,
	"INSTR_LRP_Q_EM"   => "EM_pln_int64_25%"  ,
	"INSTR_LRP_Q_FPU"  => "FPU_pln_int64_25%" ,
	"INSTR_LRP_HF_EM"  => "EM_pln_fp16_25%"   ,
	"INSTR_LRP_HF_FPU" => "FPU_pln_fp16_25%"  ,
	"INSTR_LRP_F_EM"   => "EM_pln_fp32_25%"   ,
	"INSTR_LRP_F_FPU"  => "FPU_pln_fp32_25%"  ,
	"INSTR_LRP_DF_EM"  => "EM_pln_fp64_25%"   ,
	"INSTR_LRP_DF_FPU" => "FPU_pln_fp64_25%"  ,
    #=> "INSTR_LRP_VF_EM"
    #=> "INSTR_LRP_VF_FPU"
    #=> "INSTR_LRP_UV_EM"
    #=> "INSTR_LRP_UV_FPU"
    #=> "INSTR_LRP_V_EM"
    #=> "INSTR_LRP_V_FPU"
    #=> "INSTR_LRP_NONE_EM"
    #=> "INSTR_LRP_NONE_FPU"
	
    #PLN
    #=> "INSTR_PLN_UB_EM"
    #=> "INSTR_PLN_UB_FPU"
    #=> "INSTR_PLN_B_EM"
    #=> "INSTR_PLN_B_FPU"
	"INSTR_PLN_UW_EM"  => "EM_pln_int16_25%"  ,
	"INSTR_PLN_UW_FPU" => "FPU_pln_int16_25%" ,
	"INSTR_PLN_W_EM"   => "EM_pln_int16_25%"  ,
	"INSTR_PLN_W_FPU"  => "FPU_pln_int16_25%" ,
	"INSTR_PLN_UD_EM"  => "EM_pln_int32_25%"  ,
	"INSTR_PLN_UD_FPU" => "FPU_pln_int32_25%" ,
	"INSTR_PLN_D_EM"   => "EM_pln_int32_25%"  ,
	"INSTR_PLN_D_FPU"  => "FPU_pln_int32_25%" ,
	"INSTR_PLN_UQ_EM"  => "EM_pln_int64_25%"  ,
	"INSTR_PLN_UQ_FPU" => "FPU_pln_int64_25%" ,
	"INSTR_PLN_Q_EM"   => "EM_pln_int64_25%"  ,
	"INSTR_PLN_Q_FPU"  => "FPU_pln_int64_25%" ,
	"INSTR_PLN_HF_EM"  => "EM_pln_fp16_25%"   ,
	"INSTR_PLN_HF_FPU" => "FPU_pln_fp16_25%"  ,
	"INSTR_PLN_F_EM"   => "EM_pln_fp32_25%"   ,
	"INSTR_PLN_F_FPU"  => "FPU_pln_fp32_25%"  ,
	"INSTR_PLN_DF_EM"  => "EM_pln_fp64_25%"   ,
	"INSTR_PLN_DF_FPU" => "FPU_pln_fp64_25%"  ,
    #=> "INSTR_PLN_VF_EM"
    #=> "INSTR_PLN_VF_FPU"
    #=> "INSTR_PLN_UV_EM"
    #=> "INSTR_PLN_UV_FPU"
    #=> "INSTR_PLN_V_EM"
    #=> "INSTR_PLN_V_FPU"
    #=> "INSTR_PLN_NONE_EM"
    #=> "INSTR_PLN_NONE_FPU"
	
    #ADD
    #=> "INSTR_ADD_UB_EM"
    #=> "INSTR_ADD_UB_FPU"
    #=> "INSTR_ADD_B_EM"
    #=> "INSTR_ADD_B_FPU"
	"INSTR_ADD_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_ADD_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_ADD_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_ADD_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_ADD_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_ADD_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_ADD_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_ADD_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_ADD_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_ADD_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_ADD_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_ADD_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_ADD_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_ADD_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_ADD_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_ADD_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_ADD_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_ADD_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_ADD_VF_EM"
    #=> "INSTR_ADD_VF_FPU"
    #=> "INSTR_ADD_UV_EM"
    #=> "INSTR_ADD_UV_FPU"
    #=> "INSTR_ADD_V_EM"
    #=> "INSTR_ADD_V_FPU"
    #=> "INSTR_ADD_NONE_EM"
    #=> "INSTR_ADD_NONE_FPU"
	
    #ADDC
    #=> "INSTR_ADDC_UB_EM"
    #=> "INSTR_ADDC_UB_FPU"
    #=> "INSTR_ADDC_B_EM"
    #=> "INSTR_ADDC_B_FPU"
	"INSTR_ADDC_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_ADDC_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_ADDC_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_ADDC_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_ADDC_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_ADDC_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_ADDC_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_ADDC_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_ADDC_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_ADDC_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_ADDC_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_ADDC_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_ADDC_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_ADDC_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_ADDC_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_ADDC_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_ADDC_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_ADDC_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_ADDC_VF_EM"
    #=> "INSTR_ADDC_VF_FPU"
    #=> "INSTR_ADDC_UV_EM"
    #=> "INSTR_ADDC_UV_FPU"
    #=> "INSTR_ADDC_V_EM"
    #=> "INSTR_ADDC_V_FPU"
    #=> "INSTR_ADDC_NONE_EM"
    #=> "INSTR_ADDC_NONE_FPU"
	
    #AND
    #=> "INSTR_AND_UB_EM"
    #=> "INSTR_AND_UB_FPU"
    #=> "INSTR_AND_B_EM"
    #=> "INSTR_AND_B_FPU"
	"INSTR_AND_UW_EM" => "EM_add_int16_25%"  ,
	"INSTR_AND_UW_FPU"=> "FPU_add_int16_25%" ,
	"INSTR_AND_W_EM"  => "EM_add_int16_25%"  ,
	"INSTR_AND_W_FPU" => "FPU_add_int16_25%" ,
	"INSTR_AND_UD_EM" => "EM_add_int32_25%"  ,
	"INSTR_AND_UD_FPU"=> "FPU_add_int32_25%" ,
	"INSTR_AND_D_EM"  => "EM_add_int32_25%"  ,
	"INSTR_AND_D_FPU" => "FPU_add_int32_25%" ,
	"INSTR_AND_UQ_EM" => "EM_add_int64_25%"  ,
	"INSTR_AND_UQ_FPU"=> "FPU_add_int64_25%" ,
	"INSTR_AND_Q_EM"  => "EM_add_int64_25%"  ,
	"INSTR_AND_Q_FPU" => "FPU_add_int64_25%" ,
	"INSTR_AND_HF_EM" => "EM_add_fp16_25%"   ,
	"INSTR_AND_HF_FPU"=> "FPU_add_fp16_25%"  ,
	"INSTR_AND_F_EM"  => "EM_add_fp32_25%"   ,
	"INSTR_AND_F_FPU" => "FPU_add_fp32_25%"  ,
	"INSTR_AND_DF_EM" => "EM_add_fp64_25%"   ,
	"INSTR_AND_DF_FPU"=> "FPU_add_fp64_25%"  ,
    #=> "INSTR_AND_VF_EM"
    #=> "INSTR_AND_VF_FPU"
    #=> "INSTR_AND_UV_EM"
    #=> "INSTR_AND_UV_FPU"
    #=> "INSTR_AND_V_EM"
    #=> "INSTR_AND_V_FPU"
    #=> "INSTR_AND_NONE_EM"
    #=> "INSTR_AND_NONE_FPU"
	
    #ASR
    #=> "INSTR_ASR_UB_EM"
    #=> "INSTR_ASR_UB_FPU"
    #=> "INSTR_ASR_B_EM"
    #=> "INSTR_ASR_B_FPU"
	"INSTR_ASR_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_ASR_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_ASR_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_ASR_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_ASR_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_ASR_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_ASR_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_ASR_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_ASR_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_ASR_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_ASR_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_ASR_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_ASR_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_ASR_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_ASR_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_ASR_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_ASR_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_ASR_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_ASR_VF_EM"
    #=> "INSTR_ASR_VF_FPU"
    #=> "INSTR_ASR_UV_EM"
    #=> "INSTR_ASR_UV_FPU"
    #=> "INSTR_ASR_V_EM"
    #=> "INSTR_ASR_V_FPU"
    #=> "INSTR_ASR_NONE_EM"
    #=> "INSTR_ASR_NONE_FPU"
	
    #AVG
    #=> "INSTR_AVG_UB_EM"
    #=> "INSTR_AVG_UB_FPU"
    #=> "INSTR_AVG_B_EM"
    #=> "INSTR_AVG_B_FPU"
	"INSTR_AVG_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_AVG_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_AVG_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_AVG_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_AVG_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_AVG_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_AVG_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_AVG_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_AVG_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_AVG_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_AVG_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_AVG_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_AVG_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_AVG_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_AVG_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_AVG_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_AVG_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_AVG_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_AVG_VF_EM"
    #=> "INSTR_AVG_VF_FPU"
    #=> "INSTR_AVG_UV_EM"
    #=> "INSTR_AVG_UV_FPU"
    #=> "INSTR_AVG_V_EM"
    #=> "INSTR_AVG_V_FPU"
    #=> "INSTR_AVG_NONE_EM"
    #=> "INSTR_AVG_NONE_FPU"
	
    #BFE
    #=> "INSTR_BFE_UB_EM"
    #=> "INSTR_BFE_UB_FPU"
    #=> "INSTR_BFE_B_EM"
    #=> "INSTR_BFE_B_FPU"
	"INSTR_BFE_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_BFE_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_BFE_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_BFE_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_BFE_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_BFE_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_BFE_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_BFE_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_BFE_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_BFE_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_BFE_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_BFE_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_BFE_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_BFE_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_BFE_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_BFE_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_BFE_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_BFE_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_BFE_VF_EM"
    #=> "INSTR_BFE_VF_FPU"
    #=> "INSTR_BFE_UV_EM"
    #=> "INSTR_BFE_UV_FPU"
    #=> "INSTR_BFE_V_EM"
    #=> "INSTR_BFE_V_FPU"
    #=> "INSTR_BFE_NONE_EM"
    #=> "INSTR_BFE_NONE_FPU"
	
    #BFI1
    #=> "INSTR_BFI1_UB_EM"
    #=> "INSTR_BFI1_UB_FPU"
    #=> "INSTR_BFI1_B_EM"
    #=> "INSTR_BFI1_B_FPU"
	"INSTR_BFI1_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_BFI1_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_BFI1_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_BFI1_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_BFI1_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_BFI1_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_BFI1_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_BFI1_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_BFI1_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_BFI1_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_BFI1_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_BFI1_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_BFI1_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_BFI1_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_BFI1_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_BFI1_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_BFI1_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_BFI1_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_BFI1_VF_EM"
    #=> "INSTR_BFI1_VF_FPU"
    #=> "INSTR_BFI1_UV_EM"
    #=> "INSTR_BFI1_UV_FPU"
    #=> "INSTR_BFI1_V_EM"
    #=> "INSTR_BFI1_V_FPU"
    #=> "INSTR_BFI1_NONE_EM"
    #=> "INSTR_BFI1_NONE_FPU"
	
    #BFI2
    #=> "INSTR_BFI2_UB_EM"
    #=> "INSTR_BFI2_UB_FPU"
    #=> "INSTR_BFI2_B_EM"
    #=> "INSTR_BFI2_B_FPU"
	"INSTR_BFI2_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_BFI2_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_BFI2_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_BFI2_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_BFI2_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_BFI2_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_BFI2_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_BFI2_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_BFI2_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_BFI2_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_BFI2_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_BFI2_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_BFI2_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_BFI2_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_BFI2_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_BFI2_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_BFI2_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_BFI2_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_BFI2_VF_EM"
    #=> "INSTR_BFI2_VF_FPU"
    #=> "INSTR_BFI2_UV_EM"
    #=> "INSTR_BFI2_UV_FPU"
    #=> "INSTR_BFI2_V_EM"
    #=> "INSTR_BFI2_V_FPU"
    #=> "INSTR_BFI2_NONE_EM"
    #=> "INSTR_BFI2_NONE_FPU"
	
    #BFREV
    #=> "INSTR_BFREV_UB_EM"
    #=> "INSTR_BFREV_UB_FPU"
    #=> "INSTR_BFREV_B_EM"
    #=> "INSTR_BFREV_B_FPU"
	"INSTR_BFREV_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_BFREV_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_BFREV_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_BFREV_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_BFREV_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_BFREV_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_BFREV_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_BFREV_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_BFREV_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_BFREV_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_BFREV_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_BFREV_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_BFREV_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_BFREV_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_BFREV_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_BFREV_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_BFREV_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_BFREV_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_BFREV_VF_EM"
    #=> "INSTR_BFREV_VF_FPU"
    #=> "INSTR_BFREV_UV_EM"
    #=> "INSTR_BFREV_UV_FPU"
    #=> "INSTR_BFREV_V_EM"
    #=> "INSTR_BFREV_V_FPU"
    #=> "INSTR_BFREV_NONE_EM"
    #=> "INSTR_BFREV_NONE_FPU"
	
    #CBIT
    #=> "INSTR_CBIT_UB_EM"
    #=> "INSTR_CBIT_UB_FPU"
    #=> "INSTR_CBIT_B_EM"
    #=> "INSTR_CBIT_B_FPU"
	"INSTR_CBIT_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_CBIT_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_CBIT_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_CBIT_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_CBIT_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_CBIT_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_CBIT_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_CBIT_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_CBIT_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_CBIT_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_CBIT_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_CBIT_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_CBIT_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_CBIT_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_CBIT_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_CBIT_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_CBIT_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_CBIT_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_CBIT_VF_EM"
    #=> "INSTR_CBIT_VF_FPU"
    #=> "INSTR_CBIT_UV_EM"
    #=> "INSTR_CBIT_UV_FPU"
    #=> "INSTR_CBIT_V_EM"
    #=> "INSTR_CBIT_V_FPU"
    #=> "INSTR_CBIT_NONE_EM"
    #=> "INSTR_CBIT_NONE_FPU"
	
   
    #CMP
    #=> "INSTR_CMP_UB_EM"
    #=> "INSTR_CMP_UB_FPU"
    #=> "INSTR_CMP_B_EM"
    #=> "INSTR_CMP_B_FPU"
	"INSTR_CMP_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_CMP_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_CMP_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_CMP_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_CMP_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_CMP_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_CMP_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_CMP_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_CMP_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_CMP_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_CMP_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_CMP_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_CMP_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_CMP_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_CMP_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_CMP_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_CMP_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_CMP_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_CMP_VF_EM"
    #=> "INSTR_CMP_VF_FPU"
    #=> "INSTR_CMP_UV_EM"
    #=> "INSTR_CMP_UV_FPU"
    #=> "INSTR_CMP_V_EM"
    #=> "INSTR_CMP_V_FPU"
    #=> "INSTR_CMP_NONE_EM"
    #=> "INSTR_CMP_NONE_FPU"
	
    #CMPN
    #=> "INSTR_CMPN_UB_EM"
    #=> "INSTR_CMPN_UB_FPU"
    #=> "INSTR_CMPN_B_EM"
    #=> "INSTR_CMPN_B_FPU"
	"INSTR_CMPN_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_CMPN_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_CMPN_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_CMPN_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_CMPN_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_CMPN_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_CMPN_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_CMPN_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_CMPN_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_CMPN_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_CMPN_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_CMPN_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_CMPN_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_CMPN_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_CMPN_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_CMPN_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_CMPN_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_CMPN_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_CMPN_VF_EM"
    #=> "INSTR_CMPN_VF_FPU"
    #=> "INSTR_CMPN_UV_EM"
    #=> "INSTR_CMPN_UV_FPU"
    #=> "INSTR_CMPN_V_EM"
    #=> "INSTR_CMPN_V_FPU"
    #=> "INSTR_CMPN_NONE_EM"
    #=> "INSTR_CMPN_NONE_FPU"
	
    #DIM
	
    #F16TO32
    #=> "INSTR_F16TO32_UB_EM"
    #=> "INSTR_F16TO32_UB_FPU"
    #=> "INSTR_F16TO32_B_EM"
    #=> "INSTR_F16TO32_B_FPU"
	"INSTR_F16TO32_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_F16TO32_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_F16TO32_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_F16TO32_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_F16TO32_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_F16TO32_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_F16TO32_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_F16TO32_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_F16TO32_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_F16TO32_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_F16TO32_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_F16TO32_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_F16TO32_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_F16TO32_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_F16TO32_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_F16TO32_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_F16TO32_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_F16TO32_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_F16TO32_VF_EM"
    #=> "INSTR_F16TO32_VF_FPU"
    #=> "INSTR_F16TO32_UV_EM"
    #=> "INSTR_F16TO32_UV_FPU"
    #=> "INSTR_F16TO32_V_EM"
    #=> "INSTR_F16TO32_V_FPU"
    #=> "INSTR_F16TO32_NONE_EM"
    #=> "INSTR_F16TO32_NONE_FPU"
	
    #F32TO16
    #=> "INSTR_F32TO16_UB_EM"
    #=> "INSTR_F32TO16_UB_FPU"
    #=> "INSTR_F32TO16_B_EM"
    #=> "INSTR_F32TO16_B_FPU"
	"INSTR_F32TO16_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_F32TO16_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_F32TO16_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_F32TO16_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_F32TO16_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_F32TO16_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_F32TO16_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_F32TO16_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_F32TO16_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_F32TO16_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_F32TO16_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_F32TO16_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_F32TO16_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_F32TO16_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_F32TO16_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_F32TO16_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_F32TO16_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_F32TO16_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_F32TO16_VF_EM"
    #=> "INSTR_F32TO16_VF_FPU"
    #=> "INSTR_F32TO16_UV_EM"
    #=> "INSTR_F32TO16_UV_FPU"
    #=> "INSTR_F32TO16_V_EM"
    #=> "INSTR_F32TO16_V_FPU"
    #=> "INSTR_F32TO16_NONE_EM"
    #=> "INSTR_F32TO16_NONE_FPU"
	
    #FBH
    #=> "INSTR_FBH_UB_EM"
    #=> "INSTR_FBH_UB_FPU"
    #=> "INSTR_FBH_B_EM"
    #=> "INSTR_FBH_B_FPU"
	"INSTR_FBH_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_FBH_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_FBH_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_FBH_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_FBH_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_FBH_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_FBH_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_FBH_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_FBH_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_FBH_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_FBH_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_FBH_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_FBH_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_FBH_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_FBH_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_FBH_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_FBH_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_FBH_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_FBH_VF_EM"
    #=> "INSTR_FBH_VF_FPU"
    #=> "INSTR_FBH_UV_EM"
    #=> "INSTR_FBH_UV_FPU"
    #=> "INSTR_FBH_V_EM"
    #=> "INSTR_FBH_V_FPU"
    #=> "INSTR_FBH_NONE_EM"
    #=> "INSTR_FBH_NONE_FPU"
	
    #FBL
    #=> "INSTR_FBL_UB_EM"
    #=> "INSTR_FBL_UB_FPU"
    #=> "INSTR_FBL_B_EM"
    #=> "INSTR_FBL_B_FPU"
	"INSTR_FBL_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_FBL_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_FBL_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_FBL_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_FBL_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_FBL_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_FBL_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_FBL_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_FBL_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_FBL_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_FBL_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_FBL_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_FBL_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_FBL_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_FBL_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_FBL_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_FBL_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_FBL_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_FBL_VF_EM"
    #=> "INSTR_FBL_VF_FPU"
    #=> "INSTR_FBL_UV_EM"
    #=> "INSTR_FBL_UV_FPU"
    #=> "INSTR_FBL_V_EM"
    #=> "INSTR_FBL_V_FPU"
    #=> "INSTR_FBL_NONE_EM"
    #=> "INSTR_FBL_NONE_FPU"

    #NOP
    
    #NOT
    #=> "INSTR_NOT_UB_EM"
    #=> "INSTR_NOT_UB_FPU"
    #=> "INSTR_NOT_B_EM"
    #=> "INSTR_NOT_B_FPU"
	"INSTR_NOT_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_NOT_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_NOT_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_NOT_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_NOT_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_NOT_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_NOT_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_NOT_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_NOT_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_NOT_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_NOT_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_NOT_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_NOT_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_NOT_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_NOT_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_NOT_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_NOT_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_NOT_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_NOT_VF_EM"
    #=> "INSTR_NOT_VF_FPU"
    #=> "INSTR_NOT_UV_EM"
    #=> "INSTR_NOT_UV_FPU"
    #=> "INSTR_NOT_V_EM"
    #=> "INSTR_NOT_V_FPU"
    #=> "INSTR_NOT_NONE_EM"
    #=> "INSTR_NOT_NONE_FPU"

    #OR
    #=> "INSTR_OR_UB_EM"
    #=> "INSTR_OR_UB_FPU"
    #=> "INSTR_OR_B_EM"
    #=> "INSTR_OR_B_FPU"
	"INSTR_OR_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_OR_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_OR_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_OR_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_OR_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_OR_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_OR_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_OR_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_OR_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_OR_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_OR_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_OR_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_OR_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_OR_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_OR_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_OR_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_OR_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_OR_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_OR_VF_EM"
    #=> "INSTR_OR_VF_FPU"
    #=> "INSTR_OR_UV_EM"
    #=> "INSTR_OR_UV_FPU"
    #=> "INSTR_OR_V_EM"
    #=> "INSTR_OR_V_FPU"
    #=> "INSTR_OR_NONE_EM"
    #=> "INSTR_OR_NONE_FPU"

    #SHL
    #=> "INSTR_SHL_UB_EM"
    #=> "INSTR_SHL_UB_FPU"
    #=> "INSTR_SHL_B_EM"
    #=> "INSTR_SHL_B_FPU"
	"INSTR_SHL_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_SHL_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_SHL_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_SHL_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_SHL_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_SHL_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_SHL_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_SHL_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_SHL_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_SHL_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_SHL_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_SHL_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_SHL_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_SHL_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_SHL_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_SHL_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_SHL_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_SHL_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_SHL_VF_EM"
    #=> "INSTR_SHL_VF_FPU"
    #=> "INSTR_SHL_UV_EM"
    #=> "INSTR_SHL_UV_FPU"
    #=> "INSTR_SHL_V_EM"
    #=> "INSTR_SHL_V_FPU"
    #=> "INSTR_SHL_NONE_EM"
    #=> "INSTR_SHL_NONE_FPU"
	
    #SHR
    #=> "INSTR_SHR_UB_EM"
    #=> "INSTR_SHR_UB_FPU"
    #=> "INSTR_SHR_B_EM"
    #=> "INSTR_SHR_B_FPU"
	"INSTR_SHR_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_SHR_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_SHR_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_SHR_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_SHR_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_SHR_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_SHR_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_SHR_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_SHR_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_SHR_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_SHR_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_SHR_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_SHR_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_SHR_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_SHR_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_SHR_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_SHR_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_SHR_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_SHR_VF_EM"
    #=> "INSTR_SHR_VF_FPU"
    #=> "INSTR_SHR_UV_EM"
    #=> "INSTR_SHR_UV_FPU"
    #=> "INSTR_SHR_V_EM"
    #=> "INSTR_SHR_V_FPU"
    #=> "INSTR_SHR_NONE_EM"
    #=> "INSTR_SHR_NONE_FPU"
	
    #SUBB
    #=> "INSTR_SUBB_UB_EM"
    #=> "INSTR_SUBB_UB_FPU"
    #=> "INSTR_SUBB_B_EM"
    #=> "INSTR_SUBB_B_FPU"
	"INSTR_SUBB_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_SUBB_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_SUBB_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_SUBB_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_SUBB_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_SUBB_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_SUBB_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_SUBB_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_SUBB_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_SUBB_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_SUBB_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_SUBB_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_SUBB_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_SUBB_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_SUBB_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_SUBB_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_SUBB_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_SUBB_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_SUBB_VF_EM"
    #=> "INSTR_SUBB_VF_FPU"
    #=> "INSTR_SUBB_UV_EM"
    #=> "INSTR_SUBB_UV_FPU"
    #=> "INSTR_SUBB_V_EM"
    #=> "INSTR_SUBB_V_FPU"
    #=> "INSTR_SUBB_NONE_EM"
    #=> "INSTR_SUBB_NONE_FPU"

    #WAIT
    
    #XOR
    #=> "INSTR_XOR_UB_EM"
    #=> "INSTR_XOR_UB_FPU"
    #=> "INSTR_XOR_B_EM"
    #=> "INSTR_XOR_B_FPU"
	"INSTR_XOR_UW_EM"  => "EM_add_int16_25%"  ,
	"INSTR_XOR_UW_FPU" => "FPU_add_int16_25%" ,
	"INSTR_XOR_W_EM"   => "EM_add_int16_25%"  ,
	"INSTR_XOR_W_FPU"  => "FPU_add_int16_25%" ,
	"INSTR_XOR_UD_EM"  => "EM_add_int32_25%"  ,
	"INSTR_XOR_UD_FPU" => "FPU_add_int32_25%" ,
	"INSTR_XOR_D_EM"   => "EM_add_int32_25%"  ,
	"INSTR_XOR_D_FPU"  => "FPU_add_int32_25%" ,
	"INSTR_XOR_UQ_EM"  => "EM_add_int64_25%"  ,
	"INSTR_XOR_UQ_FPU" => "FPU_add_int64_25%" ,
	"INSTR_XOR_Q_EM"   => "EM_add_int64_25%"  ,
	"INSTR_XOR_Q_FPU"  => "FPU_add_int64_25%" ,
	"INSTR_XOR_HF_EM"  => "EM_add_fp16_25%"   ,
	"INSTR_XOR_HF_FPU" => "FPU_add_fp16_25%"  ,
	"INSTR_XOR_F_EM"   => "EM_add_fp32_25%"   ,
	"INSTR_XOR_F_FPU"  => "FPU_add_fp32_25%"  ,
	"INSTR_XOR_DF_EM"  => "EM_add_fp64_25%"   ,
	"INSTR_XOR_DF_FPU" => "FPU_add_fp64_25%"  ,
    #=> "INSTR_XOR_VF_EM"
    #=> "INSTR_XOR_VF_FPU"
    #=> "INSTR_XOR_UV_EM"
    #=> "INSTR_XOR_UV_FPU"
    #=> "INSTR_XOR_V_EM"
    #=> "INSTR_XOR_V_FPU"
    #=> "INSTR_XOR_NONE_EM"
    #=> "INSTR_XOR_NONE_FPU"

	"INSTR_BRD_NONE_JEU"  => "FPU_sel_fp32_25%" ,
	"INSTR_BRC_NONE_JEU"  => "FPU_sel_fp32_25%" ,
	"INSTR_BREAK_NONE_JEU"=> "FPU_sel_fp32_25%" ,
	"INSTR_CALL_NONE_JEU" => "FPU_sel_fp32_25%" ,
	"INSTR_CALLA_NONE_JEU"=> "FPU_sel_fp32_25%" ,
	"INSTR_CONT_NONE_JEU" => "FPU_sel_fp32_25%" ,
	"INSTR_ELSE_NONE_JEU" => "FPU_sel_fp32_25%" ,
	"INSTR_ENDIF_NONE_JEU"=> "FPU_sel_fp32_25%" ,
	"INSTR_HALT_NONE_JEU" => "FPU_sel_fp32_25%" ,
	"INSTR_IF_NONE_JEU"   => "FPU_sel_fp32_25%" ,
	"INSTR_JMPI_NONE_JEU" => "FPU_sel_fp32_25%" ,
	"INSTR_RET_NONE_JEU"  => "FPU_sel_fp32_25%" ,
    
    #DP2
    #=> "INSTR_DP2_UB_EM"
    #=> "INSTR_DP2_UB_FPU"
    #=> "INSTR_DP2_B_EM"
    #=> "INSTR_DP2_B_FPU"
	"INSTR_DP2_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_DP2_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_DP2_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_DP2_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_DP2_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_DP2_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_DP2_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_DP2_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_DP2_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_DP2_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_DP2_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_DP2_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_DP2_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_DP2_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_DP2_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_DP2_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_DP2_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_DP2_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_DP2_VF_EM"
    #=> "INSTR_DP2_VF_FPU"
    #=> "INSTR_DP2_UV_EM"
    #=> "INSTR_DP2_UV_FPU"
    #=> "INSTR_DP2_V_EM"
    #=> "INSTR_DP2_V_FPU"
    #=> "INSTR_DP2_NONE_EM"
    #=> "INSTR_DP2_NONE_FPU"
	
    #DP3
    #=> "INSTR_DP3_UB_EM"
    #=> "INSTR_DP3_UB_FPU"
    #=> "INSTR_DP3_B_EM"
    #=> "INSTR_DP3_B_FPU"
	"INSTR_DP3_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_DP3_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_DP3_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_DP3_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_DP3_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_DP3_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_DP3_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_DP3_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_DP3_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_DP3_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_DP3_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_DP3_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_DP3_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_DP3_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_DP3_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_DP3_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_DP3_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_DP3_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_DP3_VF_EM"
    #=> "INSTR_DP3_VF_FPU"
    #=> "INSTR_DP3_UV_EM"
    #=> "INSTR_DP3_UV_FPU"
    #=> "INSTR_DP3_V_EM"
    #=> "INSTR_DP3_V_FPU"
    #=> "INSTR_DP3_NONE_EM"
    #=> "INSTR_DP3_NONE_FPU"
	
    #DP4
    #=> "INSTR_DP4_UB_EM"
    #=> "INSTR_DP4_UB_FPU"
    #=> "INSTR_DP4_B_EM"
    #=> "INSTR_DP4_B_FPU"
	"INSTR_DP4_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_DP4_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_DP4_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_DP4_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_DP4_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_DP4_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_DP4_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_DP4_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_DP4_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_DP4_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_DP4_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_DP4_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_DP4_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_DP4_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_DP4_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_DP4_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_DP4_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_DP4_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_DP4_VF_EM"
    #=> "INSTR_DP4_VF_FPU"
    #=> "INSTR_DP4_UV_EM"
    #=> "INSTR_DP4_UV_FPU"
    #=> "INSTR_DP4_V_EM"
    #=> "INSTR_DP4_V_FPU"
    #=> "INSTR_DP4_NONE_EM"
    #=> "INSTR_DP4_NONE_FPU"
	
    #DPH
    #=> "INSTR_DPH_UB_EM"
    #=> "INSTR_DPH_UB_FPU"
    #=> "INSTR_DPH_B_EM"
    #=> "INSTR_DPH_B_FPU"
	"INSTR_DPH_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_DPH_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_DPH_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_DPH_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_DPH_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_DPH_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_DPH_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_DPH_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_DPH_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_DPH_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_DPH_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_DPH_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_DPH_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_DPH_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_DPH_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_DPH_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_DPH_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_DPH_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_DPH_VF_EM"
    #=> "INSTR_DPH_VF_FPU"
    #=> "INSTR_DPH_UV_EM"
    #=> "INSTR_DPH_UV_FPU"
    #=> "INSTR_DPH_V_EM"
    #=> "INSTR_DPH_V_FPU"
    #=> "INSTR_DPH_NONE_EM"
    #=> "INSTR_DPH_NONE_FPU"
	
    #FRC
    #=> "INSTR_FRC_UB_EM"
    #=> "INSTR_FRC_UB_FPU"
    #=> "INSTR_FRC_B_EM"
    #=> "INSTR_FRC_B_FPU"
	"INSTR_FRC_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_FRC_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_FRC_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_FRC_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_FRC_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_FRC_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_FRC_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_FRC_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_FRC_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_FRC_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_FRC_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_FRC_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_FRC_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_FRC_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_FRC_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_FRC_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_FRC_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_FRC_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_FRC_VF_EM"
    #=> "INSTR_FRC_VF_FPU"
    #=> "INSTR_FRC_UV_EM"
    #=> "INSTR_FRC_UV_FPU"
    #=> "INSTR_FRC_V_EM"
    #=> "INSTR_FRC_V_FPU"
    #=> "INSTR_FRC_NONE_EM"
    #=> "INSTR_FRC_NONE_FPU"
	
    #LINE
    #=> "INSTR_LINE_UB_EM"
    #=> "INSTR_LINE_UB_FPU"
    #=> "INSTR_LINE_B_EM"
    #=> "INSTR_LINE_B_FPU"
	"INSTR_LINE_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_LINE_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_LINE_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_LINE_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_LINE_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_LINE_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_LINE_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_LINE_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_LINE_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_LINE_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_LINE_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_LINE_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_LINE_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_LINE_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_LINE_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_LINE_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_LINE_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_LINE_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_LINE_VF_EM"
    #=> "INSTR_LINE_VF_FPU"
    #=> "INSTR_LINE_UV_EM"
    #=> "INSTR_LINE_UV_FPU"
    #=> "INSTR_LINE_V_EM"
    #=> "INSTR_LINE_V_FPU"
    #=> "INSTR_LINE_NONE_EM"
    #=> "INSTR_LINE_NONE_FPU"
	
    #LZD
    #=> "INSTR_LZD_UB_EM"
    #=> "INSTR_LZD_UB_FPU"
    #=> "INSTR_LZD_B_EM"
    #=> "INSTR_LZD_B_FPU"
	"INSTR_LZD_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_LZD_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_LZD_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_LZD_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_LZD_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_LZD_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_LZD_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_LZD_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_LZD_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_LZD_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_LZD_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_LZD_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_LZD_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_LZD_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_LZD_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_LZD_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_LZD_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_LZD_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_LZD_VF_EM"
    #=> "INSTR_LZD_VF_FPU"
    #=> "INSTR_LZD_UV_EM"
    #=> "INSTR_LZD_UV_FPU"
    #=> "INSTR_LZD_V_EM"
    #=> "INSTR_LZD_V_FPU"
    #=> "INSTR_LZD_NONE_EM"
    #=> "INSTR_LZD_NONE_FPU"
	
    #MAC
    #=> "INSTR_MAC_UB_EM"
    #=> "INSTR_MAC_UB_FPU"
    #=> "INSTR_MAC_B_EM"
    #=> "INSTR_MAC_B_FPU"
	"INSTR_MAC_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_MAC_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_MAC_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_MAC_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_MAC_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_MAC_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_MAC_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_MAC_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_MAC_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_MAC_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_MAC_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_MAC_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_MAC_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_MAC_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_MAC_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_MAC_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_MAC_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_MAC_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_MAC_VF_EM"
    #=> "INSTR_MAC_VF_FPU"
    #=> "INSTR_MAC_UV_EM"
    #=> "INSTR_MAC_UV_FPU"
    #=> "INSTR_MAC_V_EM"
    #=> "INSTR_MAC_V_FPU"
    #=> "INSTR_MAC_NONE_EM"
    #=> "INSTR_MAC_NONE_FPU"
	
    #MACH
    #=> "INSTR_MACH_UB_EM"
    #=> "INSTR_MACH_UB_FPU"
    #=> "INSTR_MACH_B_EM"
    #=> "INSTR_MACH_B_FPU"
	"INSTR_MACH_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_MACH_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_MACH_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_MACH_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_MACH_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_MACH_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_MACH_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_MACH_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_MACH_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_MACH_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_MACH_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_MACH_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_MACH_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_MACH_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_MACH_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_MACH_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_MACH_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_MACH_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_MACH_VF_EM"
    #=> "INSTR_MACH_VF_FPU"
    #=> "INSTR_MACH_UV_EM"
    #=> "INSTR_MACH_UV_FPU"
    #=> "INSTR_MACH_V_EM"
    #=> "INSTR_MACH_V_FPU"
    #=> "INSTR_MACH_NONE_EM"
    #=> "INSTR_MACH_NONE_FPU"
	
    #MAD
    #=> "INSTR_MAD_UB_EM"
    #=> "INSTR_MAD_UB_FPU"
    #=> "INSTR_MAD_B_EM"
    #=> "INSTR_MAD_B_FPU"
	"INSTR_MAD_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_MAD_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_MAD_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_MAD_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_MAD_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_MAD_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_MAD_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_MAD_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_MAD_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_MAD_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_MAD_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_MAD_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_MAD_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_MAD_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_MAD_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_MAD_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_MAD_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_MAD_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_MAD_VF_EM"
    #=> "INSTR_MAD_VF_FPU"
    #=> "INSTR_MAD_UV_EM"
    #=> "INSTR_MAD_UV_FPU"
    #=> "INSTR_MAD_V_EM"
    #=> "INSTR_MAD_V_FPU"
    #=> "INSTR_MAD_NONE_EM"
    #=> "INSTR_MAD_NONE_FPU"
	
    #RNDD
    #=> "INSTR_RNDD_UB_EM"
    #=> "INSTR_RNDD_UB_FPU"
    #=> "INSTR_RNDD_B_EM"
    #=> "INSTR_RNDD_B_FPU"
	"INSTR_RNDD_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_RNDD_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_RNDD_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_RNDD_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_RNDD_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_RNDD_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_RNDD_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_RNDD_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_RNDD_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_RNDD_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_RNDD_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_RNDD_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_RNDD_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_RNDD_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_RNDD_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_RNDD_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_RNDD_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_RNDD_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_RNDD_VF_EM"
    #=> "INSTR_RNDD_VF_FPU"
    #=> "INSTR_RNDD_UV_EM"
    #=> "INSTR_RNDD_UV_FPU"
    #=> "INSTR_RNDD_V_EM"
    #=> "INSTR_RNDD_V_FPU"
    #=> "INSTR_RNDD_NONE_EM"
    #=> "INSTR_RNDD_NONE_FPU"
	
    #RNDE
    #=> "INSTR_RNDE_UB_EM"
    #=> "INSTR_RNDE_UB_FPU"
    #=> "INSTR_RNDE_B_EM"
    #=> "INSTR_RNDE_B_FPU"
	"INSTR_RNDE_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_RNDE_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_RNDE_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_RNDE_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_RNDE_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_RNDE_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_RNDE_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_RNDE_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_RNDE_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_RNDE_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_RNDE_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_RNDE_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_RNDE_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_RNDE_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_RNDE_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_RNDE_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_RNDE_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_RNDE_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_RNDE_VF_EM"
    #=> "INSTR_RNDE_VF_FPU"
    #=> "INSTR_RNDE_UV_EM"
    #=> "INSTR_RNDE_UV_FPU"
    #=> "INSTR_RNDE_V_EM"
    #=> "INSTR_RNDE_V_FPU"
    #=> "INSTR_RNDE_NONE_EM"
    #=> "INSTR_RNDE_NONE_FPU"
	
    #RNDU
    #=> "INSTR_RNDU_UB_EM"
    #=> "INSTR_RNDU_UB_FPU"
    #=> "INSTR_RNDU_B_EM"
    #=> "INSTR_RNDU_B_FPU"
	"INSTR_RNDU_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_RNDU_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_RNDU_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_RNDU_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_RNDU_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_RNDU_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_RNDU_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_RNDU_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_RNDU_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_RNDU_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_RNDU_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_RNDU_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_RNDU_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_RNDU_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_RNDU_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_RNDU_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_RNDU_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_RNDU_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_RNDU_VF_EM"
    #=> "INSTR_RNDU_VF_FPU"
    #=> "INSTR_RNDU_UV_EM"
    #=> "INSTR_RNDU_UV_FPU"
    #=> "INSTR_RNDU_V_EM"
    #=> "INSTR_RNDU_V_FPU"
    #=> "INSTR_RNDU_NONE_EM"
    #=> "INSTR_RNDU_NONE_FPU"
	
    #RNDZ
    #=> "INSTR_RNDZ_UB_EM"
    #=> "INSTR_RNDZ_UB_FPU"
    #=> "INSTR_RNDZ_B_EM"
    #=> "INSTR_RNDZ_B_FPU"
	"INSTR_RNDZ_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_RNDZ_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_RNDZ_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_RNDZ_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_RNDZ_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_RNDZ_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_RNDZ_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_RNDZ_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_RNDZ_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_RNDZ_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_RNDZ_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_RNDZ_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_RNDZ_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_RNDZ_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_RNDZ_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_RNDZ_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_RNDZ_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_RNDZ_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_RNDZ_VF_EM"
    #=> "INSTR_RNDZ_VF_FPU"
    #=> "INSTR_RNDZ_UV_EM"
    #=> "INSTR_RNDZ_UV_FPU"
    #=> "INSTR_RNDZ_V_EM"
    #=> "INSTR_RNDZ_V_FPU"
    #=> "INSTR_RNDZ_NONE_EM"
    #=> "INSTR_RNDZ_NONE_FPU"
	
    #SAD2
    #=> "INSTR_SAD2_UB_EM"
    #=> "INSTR_SAD2_UB_FPU"
    #=> "INSTR_SAD2_B_EM"
    #=> "INSTR_SAD2_B_FPU"
	"INSTR_SAD2_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_SAD2_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_SAD2_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_SAD2_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_SAD2_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_SAD2_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_SAD2_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_SAD2_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_SAD2_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_SAD2_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_SAD2_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_SAD2_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_SAD2_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_SAD2_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_SAD2_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_SAD2_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_SAD2_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_SAD2_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_SAD2_VF_EM"
    #=> "INSTR_SAD2_VF_FPU"
    #=> "INSTR_SAD2_UV_EM"
    #=> "INSTR_SAD2_UV_FPU"
    #=> "INSTR_SAD2_V_EM"
    #=> "INSTR_SAD2_V_FPU"
    #=> "INSTR_SAD2_NONE_EM"
    #=> "INSTR_SAD2_NONE_FPU"
	
    #SADA2
    #=> "INSTR_SADA2_UB_EM"
    #=> "INSTR_SADA2_UB_FPU"
    #=> "INSTR_SADA2_B_EM"
    #=> "INSTR_SADA2_B_FPU"
	"INSTR_SADA2_UW_EM"  => "EM_mad_int16_25%"  ,
	"INSTR_SADA2_UW_FPU" => "FPU_mad_int16_25%" ,
	"INSTR_SADA2_W_EM"   => "EM_mad_int16_25%"  ,
	"INSTR_SADA2_W_FPU"  => "FPU_mad_int16_25%" ,
	"INSTR_SADA2_UD_EM"  => "EM_mad_int32_25%"  ,
	"INSTR_SADA2_UD_FPU" => "FPU_mad_int32_25%" ,
	"INSTR_SADA2_D_EM"   => "EM_mad_int32_25%"  ,
	"INSTR_SADA2_D_FPU"  => "FPU_mad_int32_25%" ,
	"INSTR_SADA2_UQ_EM"  => "EM_mad_int64_25%"  ,
	"INSTR_SADA2_UQ_FPU" => "FPU_mad_int64_25%" ,
	"INSTR_SADA2_Q_EM"   => "EM_mad_int64_25%"  ,
	"INSTR_SADA2_Q_FPU"  => "FPU_mad_int64_25%" ,
	"INSTR_SADA2_HF_EM"  => "EM_mad_fp16_25%"   ,
	"INSTR_SADA2_HF_FPU" => "FPU_mad_fp16_25%"  ,
	"INSTR_SADA2_F_EM"   => "EM_mad_fp32_25%"   ,
	"INSTR_SADA2_F_FPU"  => "FPU_mad_fp32_25%"  ,
	"INSTR_SADA2_DF_EM"  => "EM_mad_fp64_25%"   ,
	"INSTR_SADA2_DF_FPU" => "FPU_mad_fp64_25%"  ,
    #=> "INSTR_SADA2_VF_EM"
    #=> "INSTR_SADA2_VF_FPU"
    #=> "INSTR_SADA2_UV_EM"
    #=> "INSTR_SADA2_UV_FPU"
    #=> "INSTR_SADA2_V_EM"
    #=> "INSTR_SADA2_V_FPU"
    #=> "INSTR_SADA2_NONE_EM"
    #=> "INSTR_SADA2_NONE_FPU"
	
    #SEND, SENDS,SENDC
    #=> "INSTR_SEND_UB_MEM"
	#=> "INSTR_SEND_B_MEM"
	#=> "INSTR_SEND_UW_MEM"
	#=> "INSTR_SEND_W_MEM"
	#=> "INSTR_SEND_UD_MEM"
	#=> "INSTR_SEND_D_MEM"
	#=> "INSTR_SEND_UQ_MEM"
	#=> "INSTR_SEND_Q_MEM"
	#=> "INSTR_SEND_HF_MEM"
	#=> "INSTR_SEND_F_MEM"
	#=> "INSTR_SEND_DF_MEM"
	#=> "INSTR_SEND_VF_MEM"
	#=> "INSTR_SEND_UV_MEM"
	#=> "INSTR_SEND_V_MEM"
	#=> "INSTR_SEND_NONE_MEM"
	#=> "INSTR_SENDS_UB_MEM"
	#=> "INSTR_SENDS_B_MEM"
	#=> "INSTR_SENDS_UW_MEM"
	#=> "INSTR_SENDS_W_MEM"
	#=> "INSTR_SENDS_UD_MEM"
	#=> "INSTR_SENDS_D_MEM"
	#=> "INSTR_SENDS_UQ_MEM"
	#=> "INSTR_SENDS_Q_MEM"
	#=> "INSTR_SENDS_HF_MEM"
	#=> "INSTR_SENDS_F_MEM"
	#=> "INSTR_SENDS_DF_MEM"
	#=> "INSTR_SENDS_VF_MEM"
	#=> "INSTR_SENDS_UV_MEM"
	#=> "INSTR_SENDS_V_MEM"
	#=> "INSTR_SENDS_NONE_MEM"
	#=> "INSTR_SENDC_UB_MEM"
	#=> "INSTR_SENDC_B_MEM"
	#=> "INSTR_SENDC_UW_MEM"
	#=> "INSTR_SENDC_W_MEM"
	#=> "INSTR_SENDC_UD_MEM"
	#=> "INSTR_SENDC_D_MEM"
	#=> "INSTR_SENDC_UQ_MEM"
	#=> "INSTR_SENDC_Q_MEM"
	#=> "INSTR_SENDC_HF_MEM"
	#=> "INSTR_SENDC_F_MEM"
	#=> "INSTR_SENDC_DF_MEM"
	#=> "INSTR_SENDC_VF_MEM"
	#=> "INSTR_SENDC_UV_MEM"
	#=> "INSTR_SENDC_V_MEM"
	#=> "INSTR_SENDC_NONE_MEM"
    
    "GRF_RD_COUNT" => "PS2_GRF_READ"  ,
    "GRF_WR_COUNT" => "PS2_GRF_WRITE"

);
sub get_cdyn_usim_event_map_gen8 {
    return (\%cdyn_uSim_event_mapping_gen8);
}
sub get_cdyn_usim_event_map_gen9 {
    return (\%cdyn_uSim_event_mapping_gen9);
}
