/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* keep =  1  *)
(* src = "dut.sv:1.1-34.10" *)
(* top =  1  *)
module top();
  (* src = "dut.sv:10.18-10.30" *)
  (* \wand  = 32'd1 *)
  wire [31:0] wand_integer;
  (* src = "dut.sv:4.16-4.28" *)
  (* \wand  = 32'd1 *)
  wire wand_logic_0;
  (* src = "dut.sv:5.16-5.28" *)
  (* \wand  = 32'd1 *)
  wire wand_logic_1;
  (* src = "dut.sv:15.19-15.32" *)
  (* \wand  = 32'd1 *)
  (* wiretype = "\\typename" *)
  wire [3:0] wand_typename;
  (* src = "dut.sv:9.18-9.30" *)
  wire [31:0] wire_integer;
  (* src = "dut.sv:2.16-2.28" *)
  wire wire_logic_0;
  (* src = "dut.sv:3.16-3.28" *)
  wire wire_logic_1;
  (* src = "dut.sv:14.19-14.32" *)
  (* wiretype = "\\typename" *)
  wire [3:0] wire_typename;
  (* src = "dut.sv:11.17-11.28" *)
  (* \wor  = 32'd1 *)
  wire [31:0] wor_integer;
  (* src = "dut.sv:6.15-6.26" *)
  (* \wor  = 32'd1 *)
  wire wor_logic_0;
  (* src = "dut.sv:7.15-7.26" *)
  (* \wor  = 32'd1 *)
  wire wor_logic_1;
  (* src = "dut.sv:16.18-16.30" *)
  (* wiretype = "\\typename" *)
  (* \wor  = 32'd1 *)
  wire [3:0] wor_typename;
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _0_ (
    .A(1'h0),
    .Y(wand_logic_0)
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _1_ (
    .A(1'h1),
    .Y(wand_logic_1)
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _2_ (
    .A(1'h0),
    .Y(wor_logic_0)
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _3_ (
    .A(1'h1),
    .Y(wor_logic_1)
  );
  (* src = "dut.sv:28.9-28.41" *)
  \$check  #(
    .ARGS_WIDTH(32'd0),
    .FLAVOR("assert"),
    .FORMAT(),
    .PRIORITY(32'd4294967295),
    .TRG_ENABLE(32'd0),
    .TRG_POLARITY(),
    .TRG_WIDTH(32'd0)
  ) _4_ (
    .A(1'h1),
    .ARGS(),
    .EN(1'h1),
    .TRG()
  );
  assign wire_typename = 4'h9;
  assign wire_integer = 32'd9;
  assign wire_logic_1 = 1'h1;
  assign wire_logic_0 = 1'h0;
  assign wand_integer = 32'd8;
  assign wor_integer = 32'd11;
  assign wand_typename = 4'h8;
  assign wor_typename = 4'hb;
endmodule
