// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1500\sampleModel1500_5_sub_sub\Mysubsystem_26.v
// Created: 2024-07-01 03:25:44
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_26
// Source Path: sampleModel1500_5_sub_sub/Subsystem/Subsystem/Mysubsystem_26
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_26
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk32_const_val_1;  // uint8
  wire [7:0] cfblk32_out1;  // uint8
  wire [7:0] cfblk17_out1;  // uint8


  assign cfblk32_const_val_1 = 8'b00000000;



  assign cfblk32_out1 = In1 + cfblk32_const_val_1;



  assign cfblk17_out1 = In2 - cfblk32_out1;



  assign Out1 = cfblk17_out1;

endmodule  // Mysubsystem_26

