Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  8 18:11:25 2024
| Host         : JMM-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     169         
TIMING-16  Warning           Large setup violation           5           
TIMING-18  Warning           Missing input or output delay   29          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (198)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (346)
5. checking no_input_delay (14)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (198)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: debouncer_reset/bit_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: kb_controller/clk_50MHz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kb_controller/ps2/debouncer_clk/bit_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_controller/ps2/keycode_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx_controller/baudrate_clk_divider/clk_baudrate_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sdc/cmd_execute_signal_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/fdivTarget/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[0].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[10].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[11].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[12].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[13].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[14].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[15].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[16].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[17].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[1].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[2].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[3].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[4].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[5].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[6].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[7].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[8].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sdc/rgb_controller/clk_cat_div/genblk1[9].fDiv/clk_div_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: tdm_clk_div/fdivTarget/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[0].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[10].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[11].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[12].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[13].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[14].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[15].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[16].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[17].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[1].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[2].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[3].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[4].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[5].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[6].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[7].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[8].fDiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdm_clk_div/genblk1[9].fDiv/clk_div_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (346)
--------------------------------------------------
 There are 346 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.130     -410.282                   1145                15828        0.120        0.000                      0                15828        3.750        0.000                       0                  2645  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.130     -410.282                   1145                15274        0.120        0.000                      0                15274        3.750        0.000                       0                  2645  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.445        0.000                      0                  554        0.445        0.000                      0                  554  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1145  Failing Endpoints,  Worst Slack       -1.130ns,  Total Violation     -410.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_3840_3903_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 1.736ns (16.174%)  route 8.998ns (83.826%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.480    15.885    sdc/dp_ram/ram_reg_r1_3840_3903_0_2/DIC
    SLICE_X2Y0           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3840_3903_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.520    14.861    sdc/dp_ram/ram_reg_r1_3840_3903_0_2/WCLK
    SLICE_X2Y0           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3840_3903_0_2/RAMC/CLK
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y0           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.755    sdc/dp_ram/ram_reg_r1_3840_3903_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -15.885    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_1728_1791_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.727ns  (logic 1.736ns (16.183%)  route 8.991ns (83.817%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.474    15.879    sdc/dp_ram/ram_reg_r1_1728_1791_0_2/DIC
    SLICE_X6Y0           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_1728_1791_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.518    14.859    sdc/dp_ram/ram_reg_r1_1728_1791_0_2/WCLK
    SLICE_X6Y0           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_1728_1791_0_2/RAMC/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.753    sdc/dp_ram/ram_reg_r1_1728_1791_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -15.879    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_2048_2111_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 1.736ns (16.197%)  route 8.982ns (83.803%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.465    15.869    sdc/dp_ram/ram_reg_r1_2048_2111_0_2/DIC
    SLICE_X2Y2           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_2048_2111_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.520    14.861    sdc/dp_ram/ram_reg_r1_2048_2111_0_2/WCLK
    SLICE_X2Y2           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_2048_2111_0_2/RAMC/CLK
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y2           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.755    sdc/dp_ram/ram_reg_r1_2048_2111_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r2_960_1023_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 1.736ns (16.408%)  route 8.844ns (83.592%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.327    15.731    sdc/dp_ram/ram_reg_r2_960_1023_0_2/DIC
    SLICE_X14Y12         RAMD64E                                      r  sdc/dp_ram/ram_reg_r2_960_1023_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.446    14.787    sdc/dp_ram/ram_reg_r2_960_1023_0_2/WCLK
    SLICE_X14Y12         RAMD64E                                      r  sdc/dp_ram/ram_reg_r2_960_1023_0_2/RAMC/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X14Y12         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.681    sdc/dp_ram/ram_reg_r2_960_1023_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.003ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_3584_3647_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 1.736ns (16.367%)  route 8.871ns (83.633%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.354    15.758    sdc/dp_ram/ram_reg_r1_3584_3647_0_2/DIC
    SLICE_X2Y1           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3584_3647_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.520    14.861    sdc/dp_ram/ram_reg_r1_3584_3647_0_2/WCLK
    SLICE_X2Y1           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3584_3647_0_2/RAMC/CLK
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.755    sdc/dp_ram/ram_reg_r1_3584_3647_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -15.758    
  -------------------------------------------------------------------
                         slack                                 -1.003    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_3008_3071_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 1.736ns (16.510%)  route 8.779ns (83.490%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.262    15.666    sdc/dp_ram/ram_reg_r1_3008_3071_0_2/DIC
    SLICE_X34Y5          RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3008_3071_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.444    14.785    sdc/dp_ram/ram_reg_r1_3008_3071_0_2/WCLK
    SLICE_X34Y5          RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3008_3071_0_2/RAMC/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y5          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.679    sdc/dp_ram/ram_reg_r1_3008_3071_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -15.666    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_3520_3583_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.586ns  (logic 1.736ns (16.398%)  route 8.850ns (83.602%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.333    15.738    sdc/dp_ram/ram_reg_r1_3520_3583_0_2/DIC
    SLICE_X6Y1           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3520_3583_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.518    14.859    sdc/dp_ram/ram_reg_r1_3520_3583_0_2/WCLK
    SLICE_X6Y1           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3520_3583_0_2/RAMC/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y1           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.753    sdc/dp_ram/ram_reg_r1_3520_3583_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_2688_2751_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.736ns (16.397%)  route 8.851ns (83.603%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.334    15.738    sdc/dp_ram/ram_reg_r1_2688_2751_0_2/DIC
    SLICE_X2Y3           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_2688_2751_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.519    14.860    sdc/dp_ram/ram_reg_r1_2688_2751_0_2/WCLK
    SLICE_X2Y3           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_2688_2751_0_2/RAMC/CLK
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y3           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.754    sdc/dp_ram/ram_reg_r1_2688_2751_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_3648_3711_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 1.736ns (16.413%)  route 8.841ns (83.587%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          1.412     8.843    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  sdc/dp_ram/ram_reg_r2_0_63_0_2_i_6_comp/O
                         net (fo=96, routed)          2.083    11.051    sdc/dp_ram/ram_reg_r2_576_639_0_2/ADDRC0
    SLICE_X30Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.175 r  sdc/dp_ram/ram_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.131    12.305    sdc/dp_ram/ram_reg_r2_576_639_0_2_n_2
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85/O
                         net (fo=1, routed)           0.000    12.429    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_85_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    12.667 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.687    13.355    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_43_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.298    13.653 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.628    14.280    sdc/dp_ram/ram_reg_r1_0_63_0_2_i_17_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  sdc/dp_ram/ram_reg_r1_0_63_0_2_i_3/O
                         net (fo=128, routed)         1.324    15.728    sdc/dp_ram/ram_reg_r1_3648_3711_0_2/DIC
    SLICE_X6Y4           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3648_3711_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.517    14.858    sdc/dp_ram/ram_reg_r1_3648_3711_0_2/WCLK
    SLICE_X6Y4           RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3648_3711_0_2/RAMC/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    14.752    sdc/dp_ram/ram_reg_r1_3648_3711_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.974ns  (required time - arrival time)
  Source:                 sdc/cursor_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/dp_ram/ram_reg_r1_3328_3391_9_9/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.362ns  (logic 1.840ns (17.757%)  route 8.522ns (82.243%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.630     5.151    sdc/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sdc/cursor_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  sdc/cursor_x_reg[5]/Q
                         net (fo=29, routed)          0.920     6.528    sdc/dp_ram/col_to_flush_reg[6][5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.652 r  sdc/dp_ram/cursor_y[3]_i_9/O
                         net (fo=3, routed)           0.656     7.307    rx_controller/cursor_x_reg[1]_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.431 f  rx_controller/cursor_y[3]_i_3/O
                         net (fo=20, routed)          0.849     8.280    sdc/dp_ram/cursor_y_reg[3]_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  sdc/dp_ram/cursor_x[5]_i_1/O
                         net (fo=13, routed)          1.053     9.457    sdc/dp_ram/cursor_x_next[1]
    SLICE_X5Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.581 r  sdc/dp_ram/ram_reg_r2_0_63_9_9_i_12/O
                         net (fo=56, routed)          1.235    10.816    sdc/dp_ram/ram_reg_r2_320_383_9_9/DPRA5
    SLICE_X8Y65          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    10.940 r  sdc/dp_ram/ram_reg_r2_320_383_9_9/DP/O
                         net (fo=1, routed)           1.161    12.101    sdc/dp_ram/ram_reg_r2_320_383_9_9_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.225 r  sdc/dp_ram/ram_reg_r1_0_63_9_9_i_25/O
                         net (fo=1, routed)           0.000    12.225    sdc/dp_ram/ram_reg_r1_0_63_9_9_i_25_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.442 r  sdc/dp_ram/ram_reg_r1_0_63_9_9_i_13/O
                         net (fo=1, routed)           0.803    13.245    sdc/dp_ram/ram_reg_r1_0_63_9_9_i_13_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.299    13.544 r  sdc/dp_ram/ram_reg_r1_0_63_9_9_i_8/O
                         net (fo=1, routed)           0.263    13.807    sdc/dp_ram/ram_reg_r1_0_63_9_9_i_8_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.931 r  sdc/dp_ram/ram_reg_r1_0_63_9_9_i_1/O
                         net (fo=256, routed)         1.583    15.513    sdc/dp_ram/ram_reg_r1_3328_3391_9_9/D
    SLICE_X6Y76          RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3328_3391_9_9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.492    14.833    sdc/dp_ram/ram_reg_r1_3328_3391_9_9/WCLK
    SLICE_X6Y76          RAMD64E                                      r  sdc/dp_ram/ram_reg_r1_3328_3391_9_9/DP/CLK
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X6Y76          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.539    sdc/dp_ram/ram_reg_r1_3328_3391_9_9/DP
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -15.513    
  -------------------------------------------------------------------
                         slack                                 -0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rx_controller/tx_sender/shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/tx_sender/shift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.054%)  route 0.300ns (58.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.564     1.447    rx_controller/tx_sender/clk_IBUF_BUFG
    SLICE_X42Y48         FDPE                                         r  rx_controller/tx_sender/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  rx_controller/tx_sender/shift_reg[1]/Q
                         net (fo=1, routed)           0.300     1.911    rx_controller/tx_sender/shift_reg_n_0_[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  rx_controller/tx_sender/shift[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.956    rx_controller/tx_sender/shift[0]_i_1__0_n_0
    SLICE_X42Y51         FDPE                                         r  rx_controller/tx_sender/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.832     1.959    rx_controller/tx_sender/clk_IBUF_BUFG
    SLICE_X42Y51         FDPE                                         r  rx_controller/tx_sender/shift_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDPE (Hold_fdpe_C_D)         0.121     1.836    rx_controller/tx_sender/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rx_controller/tx_sender/shift_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/tx_sender/shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.564     1.447    rx_controller/tx_sender/clk_IBUF_BUFG
    SLICE_X43Y47         FDPE                                         r  rx_controller/tx_sender/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  rx_controller/tx_sender/shift_reg[6]/Q
                         net (fo=1, routed)           0.087     1.675    rx_controller/tx_controller/Q[4]
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.720 r  rx_controller/tx_controller/shift[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.720    rx_controller/tx_sender/D[4]
    SLICE_X42Y47         FDPE                                         r  rx_controller/tx_sender/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.834     1.961    rx_controller/tx_sender/clk_IBUF_BUFG
    SLICE_X42Y47         FDPE                                         r  rx_controller/tx_sender/shift_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.120     1.580    rx_controller/tx_sender/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rx_controller/tx_controller/tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/tx_sender/running_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.114%)  route 0.302ns (61.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.564     1.447    rx_controller/tx_controller/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  rx_controller/tx_controller/tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  rx_controller/tx_controller/tx_start_reg/Q
                         net (fo=3, routed)           0.246     1.834    rx_controller/tx_sender/tx_start
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.879 r  rx_controller/tx_sender/running_i_1__2/O
                         net (fo=1, routed)           0.056     1.935    rx_controller/tx_sender/running_i_1__2_n_0
    SLICE_X43Y51         FDCE                                         r  rx_controller/tx_sender/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.832     1.959    rx_controller/tx_sender/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  rx_controller/tx_sender/running_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.070     1.785    rx_controller/tx_sender/running_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sdc/current_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/rgb_controller/title_line_reg_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.111%)  route 0.315ns (62.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    sdc/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  sdc/current_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  sdc/current_y_reg[2]/Q
                         net (fo=75, routed)          0.315     1.898    sdc/rgb_controller/Q[2]
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.943 r  sdc/rgb_controller/title_line_reg[78]_i_1/O
                         net (fo=1, routed)           0.000     1.943    sdc/rgb_controller/title_img_line[78]
    SLICE_X35Y17         FDCE                                         r  sdc/rgb_controller/title_line_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.823     1.950    sdc/rgb_controller/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  sdc/rgb_controller/title_line_reg_reg[78]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.091     1.792    sdc/rgb_controller/title_line_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/flag_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.905%)  route 0.121ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.558     1.441    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.121     1.703    tx_controller/flag_data_reg[1]_0[8]
    SLICE_X38Y62         FDCE                                         r  tx_controller/flag_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/flag_data_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.075     1.550    tx_controller/flag_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  tx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  tx_buffer_reg[6]/Q
                         net (fo=1, routed)           0.121     1.705    tx_controller/flag_data_reg[1]_0[6]
    SLICE_X38Y61         FDCE                                         r  tx_controller/keycode_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.827     1.955    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  tx_controller/keycode_data_reg[6]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.063     1.540    tx_controller/keycode_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.119     1.703    tx_controller/flag_data_reg[1]_0[3]
    SLICE_X38Y61         FDCE                                         r  tx_controller/keycode_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.827     1.955    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  tx_controller/keycode_data_reg[3]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.059     1.536    tx_controller/keycode_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sdc/current_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/rgb_controller/title_line_reg_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.075%)  route 0.344ns (64.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.552     1.435    sdc/clk_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  sdc/current_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  sdc/current_y_reg[4]/Q
                         net (fo=77, routed)          0.344     1.920    sdc/rgb_controller/Q[4]
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  sdc/rgb_controller/title_line_reg[67]_i_1/O
                         net (fo=1, routed)           0.000     1.965    sdc/rgb_controller/title_img_line[67]
    SLICE_X37Y19         FDCE                                         r  sdc/rgb_controller/title_line_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.822     1.949    sdc/rgb_controller/clk_IBUF_BUFG
    SLICE_X37Y19         FDCE                                         r  sdc/rgb_controller/title_line_reg_reg[67]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDCE (Hold_fdce_C_D)         0.092     1.792    sdc/rgb_controller/title_line_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.558     1.441    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  tx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  tx_buffer_reg[5]/Q
                         net (fo=1, routed)           0.122     1.704    tx_controller/flag_data_reg[1]_0[5]
    SLICE_X38Y62         FDCE                                         r  tx_controller/keycode_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/keycode_data_reg[5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.053     1.528    tx_controller/keycode_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sdc/current_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/rgb_controller/title_line_reg_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.877%)  route 0.347ns (65.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.552     1.435    sdc/clk_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  sdc/current_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  sdc/current_y_reg[4]/Q
                         net (fo=77, routed)          0.347     1.923    sdc/rgb_controller/Q[4]
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  sdc/rgb_controller/title_line_reg[70]_i_1/O
                         net (fo=1, routed)           0.000     1.968    sdc/rgb_controller/title_img_line[70]
    SLICE_X37Y19         FDCE                                         r  sdc/rgb_controller/title_line_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.822     1.949    sdc/rgb_controller/clk_IBUF_BUFG
    SLICE_X37Y19         FDCE                                         r  sdc/rgb_controller/title_line_reg_reg[70]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDCE (Hold_fdce_C_D)         0.092     1.792    sdc/rgb_controller/title_line_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    sdc/ascii_to_font/fr_th/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    sdc/ascii_to_font/fr_th/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y16    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y17    rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y17    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y17    rgb_reg_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22    sdc/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22    sdc/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y10   sdc/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22    sdc/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22    sdc/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_delayed_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.518ns (8.532%)  route 5.553ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.553    11.141    sdc/reset_stable
    SLICE_X0Y22          FDCE                                         f  sdc/current_y_delayed_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.505    14.846    sdc/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  sdc/current_y_delayed_reg[4]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    sdc/current_y_delayed_reg[4]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_delayed_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.518ns (8.532%)  route 5.553ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.553    11.141    sdc/reset_stable
    SLICE_X0Y22          FDCE                                         f  sdc/current_y_delayed_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.505    14.846    sdc/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  sdc/current_y_delayed_reg[5]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    sdc/current_y_delayed_reg[5]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_delayed_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.518ns (8.532%)  route 5.553ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.553    11.141    sdc/reset_stable
    SLICE_X0Y22          FDCE                                         f  sdc/current_y_delayed_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.505    14.846    sdc/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  sdc/current_y_delayed_reg[6]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    sdc/current_y_delayed_reg[6]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/rgb_controller/inside_text_area_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.518ns (8.532%)  route 5.553ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.553    11.141    sdc/rgb_controller/reset_stable
    SLICE_X0Y22          FDCE                                         f  sdc/rgb_controller/inside_text_area_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.505    14.846    sdc/rgb_controller/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  sdc/rgb_controller/inside_text_area_reg/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    sdc/rgb_controller/inside_text_area_reg
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_delayed_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.518ns (8.538%)  route 5.549ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.549    11.137    sdc/reset_stable
    SLICE_X1Y22          FDCE                                         f  sdc/current_y_delayed_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.505    14.846    sdc/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  sdc/current_y_delayed_reg[7]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    sdc/current_y_delayed_reg[7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_delayed_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.518ns (8.538%)  route 5.549ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.549    11.137    sdc/reset_stable
    SLICE_X1Y22          FDCE                                         f  sdc/current_y_delayed_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.505    14.846    sdc/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  sdc/current_y_delayed_reg[8]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    sdc/current_y_delayed_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/rgb_controller/text_area_frame_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.518ns (8.673%)  route 5.455ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.455    11.043    sdc/rgb_controller/reset_stable
    SLICE_X3Y18          FDCE                                         f  sdc/rgb_controller/text_area_frame_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.509    14.850    sdc/rgb_controller/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  sdc/rgb_controller/text_area_frame_reg/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.590    sdc/rgb_controller/text_area_frame_reg
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.518ns (8.746%)  route 5.405ns (91.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.405    10.993    vga/reset_stable
    SLICE_X0Y21          FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.507    14.848    vga/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  vga/h_count_reg_reg[4]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    14.588    vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.518ns (8.849%)  route 5.336ns (91.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.336    10.924    sdc/reset_stable
    SLICE_X5Y18          FDCE                                         f  sdc/current_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.507    14.848    sdc/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  sdc/current_y_reg[7]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.588    sdc/current_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdc/current_y_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.518ns (8.849%)  route 5.336ns (91.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         5.336    10.924    sdc/reset_stable
    SLICE_X5Y18          FDCE                                         f  sdc/current_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.507    14.848    sdc/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  sdc/current_y_reg[8]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.588    sdc/current_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/tx_start_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.587%)  route 0.230ns (58.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.230     1.835    tx_controller/reset_stable
    SLICE_X42Y62         FDCE                                         f  tx_controller/tx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.827     1.954    tx_controller/clk_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  tx_controller/tx_start_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X42Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.389    tx_controller/tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/flag_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_controller/reset_stable
    SLICE_X38Y62         FDCE                                         f  tx_controller/flag_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/flag_data_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    tx_controller/flag_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/flag_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_controller/reset_stable
    SLICE_X38Y62         FDCE                                         f  tx_controller/flag_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/flag_data_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    tx_controller/flag_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_controller/reset_stable
    SLICE_X38Y62         FDCE                                         f  tx_controller/keycode_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/keycode_data_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    tx_controller/keycode_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_controller/reset_stable
    SLICE_X38Y62         FDCE                                         f  tx_controller/keycode_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/keycode_data_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    tx_controller/keycode_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_controller/reset_stable
    SLICE_X38Y62         FDCE                                         f  tx_controller/keycode_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/keycode_data_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    tx_controller/keycode_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/keycode_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_controller/reset_stable
    SLICE_X38Y62         FDCE                                         f  tx_controller/keycode_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_controller/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  tx_controller/keycode_data_reg[5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    tx_controller/keycode_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sender/shift_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_sender/reset_stable
    SLICE_X39Y62         FDPE                                         f  tx_sender/shift_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_sender/clk_IBUF_BUFG
    SLICE_X39Y62         FDPE                                         r  tx_sender/shift_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X39Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.380    tx_sender/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sender/shift_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_sender/reset_stable
    SLICE_X39Y62         FDPE                                         f  tx_sender/shift_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_sender/clk_IBUF_BUFG
    SLICE_X39Y62         FDPE                                         r  tx_sender/shift_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X39Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.380    tx_sender/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sender/shift_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.064%)  route 0.291ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.557     1.440    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         0.291     1.895    tx_sender/reset_stable
    SLICE_X39Y62         FDPE                                         f  tx_sender/shift_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.825     1.953    tx_sender/clk_IBUF_BUFG
    SLICE_X39Y62         FDPE                                         r  tx_sender/shift_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X39Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.380    tx_sender/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.515    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           219 Endpoints
Min Delay           219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_start_x_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sdc/rgb_controller/nyancat_frame_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.747ns  (logic 3.752ns (29.434%)  route 8.995ns (70.566%))
  Logic Levels:           10  (CARRY4=3 FDPE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDPE                         0.000     0.000 r  sdc/rgb_controller/nyancat_start_x_reg[8]/C
    SLICE_X3Y8           FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  sdc/rgb_controller/nyancat_start_x_reg[8]/Q
                         net (fo=17, routed)          1.988     2.407    sdc/rgb_controller/nyancat_start_x_reg[9]_0[8]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.327     2.734 r  sdc/rgb_controller/nyancat_frame[2]_i_37/O
                         net (fo=2, routed)           0.299     3.033    sdc/rgb_controller/nyancat_frame[2]_i_37_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.332     3.365 r  sdc/rgb_controller/nyancat_frame[2]_i_19/O
                         net (fo=2, routed)           0.453     3.819    sdc/rgb_controller/nyancat_frame[2]_i_19_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.943 r  sdc/rgb_controller/nyancat_frame[2]_i_23/O
                         net (fo=1, routed)           0.000     3.943    sdc/rgb_controller/nyancat_frame[2]_i_23_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.583 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_12/O[3]
                         net (fo=2, routed)           0.829     5.412    sdc/rgb_controller/nyancat_frame_reg[2]_i_12_n_4
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.142 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_11/O[1]
                         net (fo=1, routed)           0.849     6.991    sdc/rgb_controller/nyancat_frame_reg[2]_i_11_n_6
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.303     7.294 r  sdc/rgb_controller/nyancat_frame[2]_i_10/O
                         net (fo=1, routed)           0.000     7.294    sdc/rgb_controller/nyancat_frame[2]_i_10_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.718 f  sdc/rgb_controller/nyancat_frame_reg[2]_i_4/O[1]
                         net (fo=1, routed)           0.816     8.534    sdc/rgb_controller/nyancat_frame_reg[2]_i_4_n_6
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.303     8.837 r  sdc/rgb_controller/nyancat_frame[2]_i_2/O
                         net (fo=5, routed)           3.038    11.875    sdc/rgb_controller/nyancat_frame[2]_i_2_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.150    12.025 r  sdc/rgb_controller/nyancat_frame[1]_i_1/O
                         net (fo=1, routed)           0.722    12.747    sdc/rgb_controller/nyancat_frame[1]_i_1_n_0
    SLICE_X7Y59          FDCE                                         r  sdc/rgb_controller/nyancat_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_start_x_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.551ns  (logic 3.726ns (29.687%)  route 8.825ns (70.313%))
  Logic Levels:           10  (CARRY4=3 FDPE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDPE                         0.000     0.000 r  sdc/rgb_controller/nyancat_start_x_reg[8]/C
    SLICE_X3Y8           FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  sdc/rgb_controller/nyancat_start_x_reg[8]/Q
                         net (fo=17, routed)          1.988     2.407    sdc/rgb_controller/nyancat_start_x_reg[9]_0[8]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.327     2.734 r  sdc/rgb_controller/nyancat_frame[2]_i_37/O
                         net (fo=2, routed)           0.299     3.033    sdc/rgb_controller/nyancat_frame[2]_i_37_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.332     3.365 r  sdc/rgb_controller/nyancat_frame[2]_i_19/O
                         net (fo=2, routed)           0.453     3.819    sdc/rgb_controller/nyancat_frame[2]_i_19_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.943 r  sdc/rgb_controller/nyancat_frame[2]_i_23/O
                         net (fo=1, routed)           0.000     3.943    sdc/rgb_controller/nyancat_frame[2]_i_23_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.583 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_12/O[3]
                         net (fo=2, routed)           0.829     5.412    sdc/rgb_controller/nyancat_frame_reg[2]_i_12_n_4
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.142 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_11/O[1]
                         net (fo=1, routed)           0.849     6.991    sdc/rgb_controller/nyancat_frame_reg[2]_i_11_n_6
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.303     7.294 r  sdc/rgb_controller/nyancat_frame[2]_i_10/O
                         net (fo=1, routed)           0.000     7.294    sdc/rgb_controller/nyancat_frame[2]_i_10_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.718 f  sdc/rgb_controller/nyancat_frame_reg[2]_i_4/O[1]
                         net (fo=1, routed)           0.816     8.534    sdc/rgb_controller/nyancat_frame_reg[2]_i_4_n_6
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.303     8.837 r  sdc/rgb_controller/nyancat_frame[2]_i_2/O
                         net (fo=5, routed)           2.947    11.784    sdc/rgb_controller/nyancat_frame[2]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.908 r  sdc/rgb_controller/nyancat_frame[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.643    12.551    sdc/rgb_controller/nyancat_frame[2]_rep__0_i_1_n_0
    SLICE_X4Y59          FDCE                                         r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_start_x_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sdc/rgb_controller/nyancat_frame_reg[2]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.322ns  (logic 3.752ns (30.449%)  route 8.570ns (69.551%))
  Logic Levels:           10  (CARRY4=3 FDPE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDPE                         0.000     0.000 r  sdc/rgb_controller/nyancat_start_x_reg[8]/C
    SLICE_X3Y8           FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  sdc/rgb_controller/nyancat_start_x_reg[8]/Q
                         net (fo=17, routed)          1.988     2.407    sdc/rgb_controller/nyancat_start_x_reg[9]_0[8]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.327     2.734 r  sdc/rgb_controller/nyancat_frame[2]_i_37/O
                         net (fo=2, routed)           0.299     3.033    sdc/rgb_controller/nyancat_frame[2]_i_37_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.332     3.365 r  sdc/rgb_controller/nyancat_frame[2]_i_19/O
                         net (fo=2, routed)           0.453     3.819    sdc/rgb_controller/nyancat_frame[2]_i_19_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.943 r  sdc/rgb_controller/nyancat_frame[2]_i_23/O
                         net (fo=1, routed)           0.000     3.943    sdc/rgb_controller/nyancat_frame[2]_i_23_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.583 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_12/O[3]
                         net (fo=2, routed)           0.829     5.412    sdc/rgb_controller/nyancat_frame_reg[2]_i_12_n_4
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.142 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_11/O[1]
                         net (fo=1, routed)           0.849     6.991    sdc/rgb_controller/nyancat_frame_reg[2]_i_11_n_6
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.303     7.294 r  sdc/rgb_controller/nyancat_frame[2]_i_10/O
                         net (fo=1, routed)           0.000     7.294    sdc/rgb_controller/nyancat_frame[2]_i_10_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.718 f  sdc/rgb_controller/nyancat_frame_reg[2]_i_4/O[1]
                         net (fo=1, routed)           0.816     8.534    sdc/rgb_controller/nyancat_frame_reg[2]_i_4_n_6
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.303     8.837 r  sdc/rgb_controller/nyancat_frame[2]_i_2/O
                         net (fo=5, routed)           2.947    11.784    sdc/rgb_controller/nyancat_frame[2]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.150    11.934 r  sdc/rgb_controller/nyancat_frame[2]_rep_i_1/O
                         net (fo=1, routed)           0.388    12.322    sdc/rgb_controller/nyancat_frame[2]_rep_i_1_n_0
    SLICE_X4Y59          FDCE                                         r  sdc/rgb_controller/nyancat_frame_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_start_x_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sdc/rgb_controller/nyancat_frame_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.005ns  (logic 3.752ns (31.253%)  route 8.253ns (68.747%))
  Logic Levels:           10  (CARRY4=3 FDPE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDPE                         0.000     0.000 r  sdc/rgb_controller/nyancat_start_x_reg[8]/C
    SLICE_X3Y8           FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  sdc/rgb_controller/nyancat_start_x_reg[8]/Q
                         net (fo=17, routed)          1.988     2.407    sdc/rgb_controller/nyancat_start_x_reg[9]_0[8]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.327     2.734 r  sdc/rgb_controller/nyancat_frame[2]_i_37/O
                         net (fo=2, routed)           0.299     3.033    sdc/rgb_controller/nyancat_frame[2]_i_37_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.332     3.365 r  sdc/rgb_controller/nyancat_frame[2]_i_19/O
                         net (fo=2, routed)           0.453     3.819    sdc/rgb_controller/nyancat_frame[2]_i_19_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.943 r  sdc/rgb_controller/nyancat_frame[2]_i_23/O
                         net (fo=1, routed)           0.000     3.943    sdc/rgb_controller/nyancat_frame[2]_i_23_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.583 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_12/O[3]
                         net (fo=2, routed)           0.829     5.412    sdc/rgb_controller/nyancat_frame_reg[2]_i_12_n_4
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.142 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_11/O[1]
                         net (fo=1, routed)           0.849     6.991    sdc/rgb_controller/nyancat_frame_reg[2]_i_11_n_6
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.303     7.294 r  sdc/rgb_controller/nyancat_frame[2]_i_10/O
                         net (fo=1, routed)           0.000     7.294    sdc/rgb_controller/nyancat_frame[2]_i_10_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.718 f  sdc/rgb_controller/nyancat_frame_reg[2]_i_4/O[1]
                         net (fo=1, routed)           0.816     8.534    sdc/rgb_controller/nyancat_frame_reg[2]_i_4_n_6
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.303     8.837 r  sdc/rgb_controller/nyancat_frame[2]_i_2/O
                         net (fo=5, routed)           3.018    11.855    sdc/rgb_controller/nyancat_frame[2]_i_2_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I1_O)        0.150    12.005 r  sdc/rgb_controller/nyancat_frame[0]_i_1/O
                         net (fo=1, routed)           0.000    12.005    sdc/rgb_controller/nyancat_frame[0]_i_1_n_0
    SLICE_X7Y59          FDCE                                         r  sdc/rgb_controller/nyancat_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_start_x_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sdc/rgb_controller/nyancat_frame_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.999ns  (logic 3.726ns (31.052%)  route 8.273ns (68.948%))
  Logic Levels:           10  (CARRY4=3 FDPE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDPE                         0.000     0.000 r  sdc/rgb_controller/nyancat_start_x_reg[8]/C
    SLICE_X3Y8           FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  sdc/rgb_controller/nyancat_start_x_reg[8]/Q
                         net (fo=17, routed)          1.988     2.407    sdc/rgb_controller/nyancat_start_x_reg[9]_0[8]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.327     2.734 r  sdc/rgb_controller/nyancat_frame[2]_i_37/O
                         net (fo=2, routed)           0.299     3.033    sdc/rgb_controller/nyancat_frame[2]_i_37_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.332     3.365 r  sdc/rgb_controller/nyancat_frame[2]_i_19/O
                         net (fo=2, routed)           0.453     3.819    sdc/rgb_controller/nyancat_frame[2]_i_19_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.943 r  sdc/rgb_controller/nyancat_frame[2]_i_23/O
                         net (fo=1, routed)           0.000     3.943    sdc/rgb_controller/nyancat_frame[2]_i_23_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.583 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_12/O[3]
                         net (fo=2, routed)           0.829     5.412    sdc/rgb_controller/nyancat_frame_reg[2]_i_12_n_4
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.142 r  sdc/rgb_controller/nyancat_frame_reg[2]_i_11/O[1]
                         net (fo=1, routed)           0.849     6.991    sdc/rgb_controller/nyancat_frame_reg[2]_i_11_n_6
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.303     7.294 r  sdc/rgb_controller/nyancat_frame[2]_i_10/O
                         net (fo=1, routed)           0.000     7.294    sdc/rgb_controller/nyancat_frame[2]_i_10_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.718 f  sdc/rgb_controller/nyancat_frame_reg[2]_i_4/O[1]
                         net (fo=1, routed)           0.816     8.534    sdc/rgb_controller/nyancat_frame_reg[2]_i_4_n_6
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.303     8.837 r  sdc/rgb_controller/nyancat_frame[2]_i_2/O
                         net (fo=5, routed)           3.038    11.875    sdc/rgb_controller/nyancat_frame[2]_i_2_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.999 r  sdc/rgb_controller/nyancat_frame[2]_i_1/O
                         net (fo=1, routed)           0.000    11.999    sdc/rgb_controller/nyancat_frame[2]_i_1_n_0
    SLICE_X7Y59          FDCE                                         r  sdc/rgb_controller/nyancat_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_thai
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.436ns  (logic 4.959ns (43.359%)  route 6.477ns (56.641%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw_thai (IN)
                         net (fo=0)                   0.000     0.000    sw_thai
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_thai_IBUF_inst/O
                         net (fo=3, routed)           6.477     7.932    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.436 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.436    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 2.754ns (29.335%)  route 6.634ns (70.665%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          4.684     6.137    led_OBUF[0]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  num1[3]_i_11/O
                         net (fo=1, routed)           0.000     6.261    num1[3]_i_11_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.774 r  num1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    num1_reg[3]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.013 r  num1_reg[3]_i_2/O[2]
                         net (fo=6, routed)           0.878     7.891    num1_reg[3]_i_2_n_5
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.301     8.192 r  num1[1]_i_1/O
                         net (fo=2, routed)           1.072     9.264    num1[1]_i_1_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.388 r  num1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.388    num1[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.903ns  (logic 4.717ns (52.988%)  route 4.185ns (47.012%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE                         0.000     0.000 r  num0_reg[3]/C
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num0_reg[3]/Q
                         net (fo=1, routed)           0.805     1.261    q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.152     1.413 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.024     2.438    q7seg/sel0[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.354     2.792 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.356     5.147    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755     8.903 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.903    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.771ns  (logic 2.630ns (29.983%)  route 6.141ns (70.017%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          4.684     6.137    led_OBUF[0]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  num1[3]_i_11/O
                         net (fo=1, routed)           0.000     6.261    num1[3]_i_11_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.774 r  num1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    num1_reg[3]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.013 r  num1_reg[3]_i_2/O[2]
                         net (fo=6, routed)           0.878     7.891    num1_reg[3]_i_2_n_5
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.301     8.192 r  num1[1]_i_1/O
                         net (fo=2, routed)           0.580     8.771    num1[1]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 2.712ns (31.356%)  route 5.937ns (68.644%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          4.684     6.137    led_OBUF[0]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  num1[3]_i_11/O
                         net (fo=1, routed)           0.000     6.261    num1[3]_i_11_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.774 r  num1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    num1_reg[3]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.089 r  num1_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.900     7.989    num1_reg[3]_i_2_n_4
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.307     8.296 r  num1[2]_i_1/O
                         net (fo=2, routed)           0.352     8.649    num1[2]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb_controller/ps2/data_prev_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_controller/ps2/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.148ns (59.529%)  route 0.101ns (40.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  kb_controller/ps2/data_prev_reg[6]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  kb_controller/ps2/data_prev_reg[6]/Q
                         net (fo=1, routed)           0.101     0.249    kb_controller/ps2/data_prev[6]
    SLICE_X41Y69         FDCE                                         r  kb_controller/ps2/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/data_prev_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_controller/ps2/keycode_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.523%)  route 0.094ns (36.477%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  kb_controller/ps2/data_prev_reg[3]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kb_controller/ps2/data_prev_reg[3]/Q
                         net (fo=1, routed)           0.094     0.258    kb_controller/ps2/data_prev[3]
    SLICE_X41Y69         FDCE                                         r  kb_controller/ps2/keycode_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/data_prev_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_controller/ps2/keycode_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  kb_controller/ps2/data_prev_reg[0]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kb_controller/ps2/data_prev_reg[0]/Q
                         net (fo=1, routed)           0.099     0.263    kb_controller/ps2/data_prev[0]
    SLICE_X41Y69         FDCE                                         r  kb_controller/ps2/keycode_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/data_current_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            kb_controller/ps2/keycode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.146ns (53.812%)  route 0.125ns (46.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  kb_controller/ps2/data_current_reg[0]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  kb_controller/ps2/data_current_reg[0]/Q
                         net (fo=3, routed)           0.125     0.271    kb_controller/ps2/data_current[0]
    SLICE_X43Y69         FDCE                                         r  kb_controller/ps2/keycode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/data_prev_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_controller/ps2/keycode_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  kb_controller/ps2/data_prev_reg[1]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kb_controller/ps2/data_prev_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    kb_controller/ps2/data_prev[1]
    SLICE_X43Y69         FDCE                                         r  kb_controller/ps2/keycode_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/data_current_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            kb_controller/ps2/data_prev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.146ns (52.838%)  route 0.130ns (47.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  kb_controller/ps2/data_current_reg[0]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  kb_controller/ps2/data_current_reg[0]/Q
                         net (fo=3, routed)           0.130     0.276    kb_controller/ps2/data_current[0]
    SLICE_X42Y69         FDRE                                         r  kb_controller/ps2/data_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_start_signal_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdc/rgb_controller/nyancat_start_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.799%)  route 0.137ns (49.201%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_start_signal_reg/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdc/rgb_controller/nyancat_start_signal_reg/Q
                         net (fo=4, routed)           0.137     0.278    sdc/rgb_controller/nyancat_start_signal
    SLICE_X1Y8           FDCE                                         r  sdc/rgb_controller/nyancat_start_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/debouncer_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_controller/ps2/debouncer_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.698%)  route 0.101ns (35.302%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  kb_controller/ps2/debouncer_clk/count_reg[0]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kb_controller/ps2/debouncer_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.101     0.242    kb_controller/ps2/debouncer_clk/count_reg[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.287 r  kb_controller/ps2/debouncer_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    kb_controller/ps2/debouncer_clk/count[4]_i_1_n_0
    SLICE_X44Y66         FDRE                                         r  kb_controller/ps2/debouncer_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/debouncer_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_controller/ps2/debouncer_clk/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.474%)  route 0.102ns (35.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  kb_controller/ps2/debouncer_clk/count_reg[0]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kb_controller/ps2/debouncer_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.102     0.243    kb_controller/ps2/debouncer_clk/count_reg[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  kb_controller/ps2/debouncer_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    kb_controller/ps2/debouncer_clk/count[3]_i_1_n_0
    SLICE_X44Y66         FDRE                                         r  kb_controller/ps2/debouncer_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/ps2/data_current_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            kb_controller/ps2/data_prev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.167ns (56.582%)  route 0.128ns (43.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  kb_controller/ps2/data_current_reg[3]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  kb_controller/ps2/data_current_reg[3]/Q
                         net (fo=3, routed)           0.128     0.295    kb_controller/ps2/data_current[3]
    SLICE_X42Y69         FDRE                                         r  kb_controller/ps2/data_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_controller/tx_sender/shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_rs232
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.386ns (46.372%)  route 5.072ns (53.628%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.555     5.076    rx_controller/tx_sender/clk_IBUF_BUFG
    SLICE_X42Y51         FDPE                                         r  rx_controller/tx_sender/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  rx_controller/tx_sender/shift_reg[0]/Q
                         net (fo=1, routed)           0.661     6.255    rx_controller/tx_sender/shift_reg_n_0_[0]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.146     6.401 r  rx_controller/tx_sender/tx_rs232_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.411    10.812    tx_rs232_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.722    14.534 r  tx_rs232_OBUF_inst/O
                         net (fo=0)                   0.000    14.534    tx_rs232
    A18                                                               r  tx_rs232 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_sender/shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_pmod
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.318ns (51.633%)  route 4.045ns (48.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.551     5.072    tx_sender/clk_IBUF_BUFG
    SLICE_X39Y60         FDPE                                         r  tx_sender/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.528 r  tx_sender/shift_reg[0]/Q
                         net (fo=1, routed)           0.656     6.184    tx_sender/shift_reg_n_0_[0]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     6.336 r  tx_sender/tx_pmod_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.389     9.725    tx_pmod_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.710    13.434 r  tx_pmod_OBUF_inst/O
                         net (fo=0)                   0.000    13.434    tx_pmod
    M18                                                               r  tx_pmod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_reset/bit_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/receiver/last_signal_in_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.726ns  (logic 0.670ns (8.672%)  route 7.056ns (91.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.549     5.070    debouncer_reset/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debouncer_reset/bit_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  debouncer_reset/bit_out_reg/Q
                         net (fo=823, routed)         3.601     9.189    debouncer_reset/reset_stable
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.152     9.341 r  debouncer_reset/cd_count[15]_i_2/O
                         net (fo=54, routed)          3.456    12.796    rx_controller/receiver/pacharaphon_bit_delayed0
    SLICE_X40Y44         FDRE                                         r  rx_controller/receiver/last_signal_in_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/is_capslock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 4.157ns (54.826%)  route 3.426ns (45.174%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.544     5.065    kb_controller/clk_IBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  kb_controller/is_capslock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.583 r  kb_controller/is_capslock_reg/Q
                         net (fo=3, routed)           0.742     6.325    kb_controller/is_capslock_reg_n_0
    SLICE_X39Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.449 r  kb_controller/debug_led_1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.684     9.132    debug_led_1_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.648 r  debug_led_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.648    debug_led_1
    P1                                                                r  debug_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_controller/thai_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 3.977ns (55.373%)  route 3.206ns (44.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.543     5.064    kb_controller/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  kb_controller/thai_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  kb_controller/thai_flag_reg/Q
                         net (fo=3, routed)           3.206     8.725    debug_led_2_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.247 r  debug_led_2_OBUF_inst/O
                         net (fo=0)                   0.000    12.247    debug_led_2
    L1                                                                r  debug_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 3.959ns (55.264%)  route 3.205ns (44.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.561     5.082    vga/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.205     8.743    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.247 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.247    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.986ns (58.401%)  route 2.840ns (41.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.840     8.446    vga_g_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.976 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.976    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.975ns (59.790%)  route 2.674ns (40.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.627     5.148    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.674     8.278    vga_r_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.797 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.797    vga_r[1]
    H19                                                               r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 3.985ns (61.451%)  route 2.500ns (38.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.500     8.104    vga_g_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.633 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.633    vga_g[2]
    G17                                                               r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 3.980ns (61.534%)  route 2.488ns (38.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.488     8.094    vga_r_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.618 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.618    vga_r[0]
    G19                                                               r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.378%)  route 0.112ns (37.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga/h_count_reg_reg[6]/Q
                         net (fo=26, routed)          0.112     1.730    vga/Q[6]
    SLICE_X1Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    vga/h_count_next[6]
    SLICE_X1Y9           FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.189ns (62.753%)  route 0.112ns (37.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga/h_count_reg_reg[6]/Q
                         net (fo=26, routed)          0.112     1.730    vga/Q[6]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.048     1.778 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.778    vga/h_count_next[7]
    SLICE_X1Y9           FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X36Y12         FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.161     1.745    vga/D[8]
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga/v_count_next[8]_i_1_n_0
    SLICE_X37Y12         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.659%)  route 0.213ns (53.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga/v_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.213     1.796    vga/D[9]
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.841    vga/v_count_next[9]_i_2_n_0
    SLICE_X33Y14         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.244ns (57.697%)  route 0.179ns (42.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  vga/v_count_reg_reg[4]/Q
                         net (fo=131, routed)         0.179     1.770    vga/D[4]
    SLICE_X39Y12         LUT5 (Prop_lut5_I4_O)        0.096     1.866 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.866    vga/v_count_next[4]_i_1_n_0
    SLICE_X39Y12         FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.226ns (53.125%)  route 0.199ns (46.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  vga/v_count_reg_reg[6]/Q
                         net (fo=441, routed)         0.199     1.770    vga/D[6]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.098     1.868 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga/v_count_next[6]_i_1_n_0
    SLICE_X41Y13         FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.187ns (46.680%)  route 0.214ns (53.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.596     1.479    vga/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga/h_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     1.834    vga/Q[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.046     1.880 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    vga/h_count_next[1]
    SLICE_X4Y1           FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.625%)  route 0.240ns (56.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.596     1.479    vga/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.240     1.860    vga/Q[0]
    SLICE_X4Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.905 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    vga/h_count_next[0]
    SLICE_X4Y1           FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.207ns (44.235%)  route 0.261ns (55.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  vga/v_count_reg_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  vga/v_count_reg_reg[3]_rep__1/Q
                         net (fo=116, routed)         0.261     1.867    vga/D[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.043     1.910 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.910    vga/v_count_next[3]_i_1_n_0
    SLICE_X41Y13         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.209ns (44.472%)  route 0.261ns (55.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  vga/v_count_reg_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga/v_count_reg_reg[3]_rep__1/Q
                         net (fo=116, routed)         0.261     1.867    vga/D[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.912 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    vga/v_count_next[2]_i_1_n_0
    SLICE_X41Y13         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.965ns  (logic 1.835ns (14.154%)  route 11.130ns (85.846%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdc/rgb_controller/nyancat_frame_reg[0]/Q
                         net (fo=157, routed)         4.935     5.391    sdc/rgb_controller/nyancat_frame_reg_n_0_[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.515 f  sdc/rgb_controller/rgb_reg[2]_i_60/O
                         net (fo=2, routed)           0.428     5.943    sdc/rgb_controller/rgb_reg[2]_i_60_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.067 r  sdc/rgb_controller/rgb_reg[2]_i_61/O
                         net (fo=1, routed)           0.563     6.630    sdc/rgb_controller/rgb_reg[2]_i_61_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  sdc/rgb_controller/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.901     7.655    sdc/rgb_controller/rgb_reg[2]_i_33_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.779 f  sdc/rgb_controller/rgb_reg[2]_i_23/O
                         net (fo=1, routed)           1.450     9.229    sdc/rgb_controller/rgb_reg[2]_i_23_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.124     9.353 f  sdc/rgb_controller/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     9.353    sdc/rgb_controller/rgb_reg[2]_i_10_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.565 f  sdc/rgb_controller/rgb_reg_reg[2]_i_5/O
                         net (fo=8, routed)           1.404    10.969    sdc/rgb_controller/nyancat_img/color_code__103[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.299    11.268 r  sdc/rgb_controller/rgb_reg[11]_i_12/O
                         net (fo=7, routed)           0.944    12.211    sdc/rgb_controller/nyancat_no_color
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.124    12.335 r  sdc/rgb_controller/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.505    12.841    sdc/rgb_controller/rgb_reg[10]_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  sdc/rgb_controller/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    12.965    sdc_n_32
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.909ns  (logic 1.835ns (14.215%)  route 11.074ns (85.785%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdc/rgb_controller/nyancat_frame_reg[0]/Q
                         net (fo=157, routed)         4.935     5.391    sdc/rgb_controller/nyancat_frame_reg_n_0_[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.515 f  sdc/rgb_controller/rgb_reg[2]_i_60/O
                         net (fo=2, routed)           0.428     5.943    sdc/rgb_controller/rgb_reg[2]_i_60_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.067 r  sdc/rgb_controller/rgb_reg[2]_i_61/O
                         net (fo=1, routed)           0.563     6.630    sdc/rgb_controller/rgb_reg[2]_i_61_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  sdc/rgb_controller/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.901     7.655    sdc/rgb_controller/rgb_reg[2]_i_33_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.779 f  sdc/rgb_controller/rgb_reg[2]_i_23/O
                         net (fo=1, routed)           1.450     9.229    sdc/rgb_controller/rgb_reg[2]_i_23_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.124     9.353 f  sdc/rgb_controller/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     9.353    sdc/rgb_controller/rgb_reg[2]_i_10_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.565 f  sdc/rgb_controller/rgb_reg_reg[2]_i_5/O
                         net (fo=8, routed)           1.404    10.969    sdc/rgb_controller/nyancat_img/color_code__103[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.299    11.268 r  sdc/rgb_controller/rgb_reg[11]_i_12/O
                         net (fo=7, routed)           0.924    12.192    sdc/rgb_controller/nyancat_no_color
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.124    12.316 r  sdc/rgb_controller/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.469    12.785    sdc/rgb_controller/rgb_reg[11]_i_6_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.909 r  sdc/rgb_controller/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    12.909    sdc_n_34
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.827ns  (logic 2.068ns (16.122%)  route 10.759ns (83.878%))
  Logic Levels:           10  (FDCE=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/Q
                         net (fo=112, routed)         4.539     4.995    sdc/rgb_controller/nyancat_frame_reg[2]_rep__0_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.154     5.149 r  sdc/rgb_controller/rgb_reg[2]_i_140/O
                         net (fo=1, routed)           0.992     6.141    sdc/rgb_controller/rgb_reg[2]_i_140_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.327     6.468 r  sdc/rgb_controller/rgb_reg[2]_i_73/O
                         net (fo=1, routed)           0.386     6.855    sdc/rgb_controller/rgb_reg[2]_i_73_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124     6.979 r  sdc/rgb_controller/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           0.864     7.843    sdc/rgb_controller/rgb_reg[2]_i_40_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.967 r  sdc/rgb_controller/rgb_reg[2]_i_26/O
                         net (fo=1, routed)           0.621     8.587    sdc/rgb_controller/rgb_reg[2]_i_26_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.711 r  sdc/rgb_controller/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.000     8.711    sdc/rgb_controller/rgb_reg[2]_i_12_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.212     8.923 r  sdc/rgb_controller/rgb_reg_reg[2]_i_7/O
                         net (fo=9, routed)           2.010    10.934    sdc/rgb_controller/nyancat_img/color_code__103[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.299    11.233 r  sdc/rgb_controller/rgb_reg[11]_i_13/O
                         net (fo=4, routed)           0.768    12.001    sdc/rgb_controller/nyancat_bit_color[11]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  sdc/rgb_controller/rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.579    12.703    sdc/rgb_controller/rgb_reg[9]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.827 r  sdc/rgb_controller/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.827    sdc_n_31
    SLICE_X4Y16          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.510     4.851    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.791ns  (logic 1.835ns (14.346%)  route 10.956ns (85.654%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sdc/rgb_controller/nyancat_frame_reg[0]/Q
                         net (fo=157, routed)         4.935     5.391    sdc/rgb_controller/nyancat_frame_reg_n_0_[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.515 r  sdc/rgb_controller/rgb_reg[2]_i_60/O
                         net (fo=2, routed)           0.428     5.943    sdc/rgb_controller/rgb_reg[2]_i_60_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.067 f  sdc/rgb_controller/rgb_reg[2]_i_61/O
                         net (fo=1, routed)           0.563     6.630    sdc/rgb_controller/rgb_reg[2]_i_61_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  sdc/rgb_controller/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.901     7.655    sdc/rgb_controller/rgb_reg[2]_i_33_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.779 r  sdc/rgb_controller/rgb_reg[2]_i_23/O
                         net (fo=1, routed)           1.450     9.229    sdc/rgb_controller/rgb_reg[2]_i_23_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.124     9.353 r  sdc/rgb_controller/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     9.353    sdc/rgb_controller/rgb_reg[2]_i_10_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.565 r  sdc/rgb_controller/rgb_reg_reg[2]_i_5/O
                         net (fo=8, routed)           1.448    11.013    sdc/rgb_controller/nyancat_img/color_code__103[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.299    11.312 r  sdc/rgb_controller/rgb_reg[10]_i_3/O
                         net (fo=2, routed)           0.942    12.254    sdc/rgb_controller/nyancat_bit_color[10]
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.124    12.378 r  sdc/rgb_controller/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.289    12.667    sdc/rgb_controller/rgb_reg[8]_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  sdc/rgb_controller/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.791    sdc_n_46
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.511     4.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.666ns  (logic 1.835ns (14.488%)  route 10.831ns (85.512%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdc/rgb_controller/nyancat_frame_reg[0]/Q
                         net (fo=157, routed)         4.935     5.391    sdc/rgb_controller/nyancat_frame_reg_n_0_[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.515 f  sdc/rgb_controller/rgb_reg[2]_i_60/O
                         net (fo=2, routed)           0.428     5.943    sdc/rgb_controller/rgb_reg[2]_i_60_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.067 r  sdc/rgb_controller/rgb_reg[2]_i_61/O
                         net (fo=1, routed)           0.563     6.630    sdc/rgb_controller/rgb_reg[2]_i_61_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  sdc/rgb_controller/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.901     7.655    sdc/rgb_controller/rgb_reg[2]_i_33_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.779 f  sdc/rgb_controller/rgb_reg[2]_i_23/O
                         net (fo=1, routed)           1.450     9.229    sdc/rgb_controller/rgb_reg[2]_i_23_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.124     9.353 f  sdc/rgb_controller/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     9.353    sdc/rgb_controller/rgb_reg[2]_i_10_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.565 f  sdc/rgb_controller/rgb_reg_reg[2]_i_5/O
                         net (fo=8, routed)           1.404    10.969    sdc/rgb_controller/nyancat_img/color_code__103[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.299    11.268 r  sdc/rgb_controller/rgb_reg[11]_i_12/O
                         net (fo=7, routed)           0.743    12.011    sdc/rgb_controller/nyancat_no_color
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124    12.135 r  sdc/rgb_controller/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.407    12.542    sdc/rgb_controller/rgb_reg[3]_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    12.666 r  sdc/rgb_controller/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.666    sdc_n_33
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.511     4.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.623ns  (logic 1.835ns (14.537%)  route 10.788ns (85.463%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sdc/rgb_controller/nyancat_frame_reg[0]/Q
                         net (fo=157, routed)         4.935     5.391    sdc/rgb_controller/nyancat_frame_reg_n_0_[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.515 r  sdc/rgb_controller/rgb_reg[2]_i_60/O
                         net (fo=2, routed)           0.428     5.943    sdc/rgb_controller/rgb_reg[2]_i_60_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.067 f  sdc/rgb_controller/rgb_reg[2]_i_61/O
                         net (fo=1, routed)           0.563     6.630    sdc/rgb_controller/rgb_reg[2]_i_61_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  sdc/rgb_controller/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.901     7.655    sdc/rgb_controller/rgb_reg[2]_i_33_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.779 r  sdc/rgb_controller/rgb_reg[2]_i_23/O
                         net (fo=1, routed)           1.450     9.229    sdc/rgb_controller/rgb_reg[2]_i_23_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.124     9.353 r  sdc/rgb_controller/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     9.353    sdc/rgb_controller/rgb_reg[2]_i_10_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.565 r  sdc/rgb_controller/rgb_reg_reg[2]_i_5/O
                         net (fo=8, routed)           1.497    11.062    sdc/rgb_controller/nyancat_img/color_code__103[2]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.299    11.361 r  sdc/rgb_controller/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.544    11.906    sdc/rgb_controller/rgb_reg[5]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124    12.030 r  sdc/rgb_controller/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.469    12.499    sdc/rgb_controller/rgb_reg[5]_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124    12.623 r  sdc/rgb_controller/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.623    sdc_n_28
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.618ns  (logic 2.490ns (19.734%)  route 10.128ns (80.266%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT6=6 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/Q
                         net (fo=112, routed)         3.829     4.285    sdc/rgb_controller/nyancat_frame_reg[2]_rep__0_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  sdc/rgb_controller/rgb_reg[11]_i_150/O
                         net (fo=3, routed)           1.102     5.511    sdc/rgb_controller/rgb_reg[11]_i_150_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.635 r  sdc/rgb_controller/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.635     6.270    sdc/rgb_controller/rgb_reg[11]_i_113_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I2_O)        0.124     6.394 r  sdc/rgb_controller/rgb_reg[11]_i_57/O
                         net (fo=1, routed)           0.000     6.394    sdc/rgb_controller/nyancat_img/data31[0]
    SLICE_X15Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     6.611 r  sdc/rgb_controller/rgb_reg_reg[11]_i_37/O
                         net (fo=2, routed)           1.012     7.623    sdc/rgb_controller/rgb_reg_reg[11]_i_37_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.299     7.922 r  sdc/rgb_controller/rgb_reg[11]_i_29/O
                         net (fo=1, routed)           1.118     9.040    sdc/rgb_controller/rgb_reg[11]_i_29_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     9.164 r  sdc/rgb_controller/rgb_reg[11]_i_21/O
                         net (fo=6, routed)           0.000     9.164    sdc/rgb_controller/rgb_reg[11]_i_21_n_0
    SLICE_X4Y61          MUXF7 (Prop_muxf7_I0_O)      0.212     9.376 r  sdc/rgb_controller/rgb_reg_reg[2]_i_6/O
                         net (fo=2, routed)           2.128    11.505    sdc/rgb_controller/nyancat_img/color_code__103[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.299    11.804 r  sdc/rgb_controller/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    11.804    sdc/rgb_controller/rgb_reg[4]_i_4_n_0
    SLICE_X0Y18          MUXF7 (Prop_muxf7_I0_O)      0.212    12.016 r  sdc/rgb_controller/rgb_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.303    12.319    sdc/rgb_controller/rgb_reg_reg[4]_i_2_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.299    12.618 r  sdc/rgb_controller/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.618    sdc_n_45
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.504ns  (logic 2.068ns (16.538%)  route 10.436ns (83.462%))
  Logic Levels:           10  (FDCE=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/Q
                         net (fo=112, routed)         4.539     4.995    sdc/rgb_controller/nyancat_frame_reg[2]_rep__0_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.154     5.149 r  sdc/rgb_controller/rgb_reg[2]_i_140/O
                         net (fo=1, routed)           0.992     6.141    sdc/rgb_controller/rgb_reg[2]_i_140_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.327     6.468 r  sdc/rgb_controller/rgb_reg[2]_i_73/O
                         net (fo=1, routed)           0.386     6.855    sdc/rgb_controller/rgb_reg[2]_i_73_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124     6.979 r  sdc/rgb_controller/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           0.864     7.843    sdc/rgb_controller/rgb_reg[2]_i_40_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.967 r  sdc/rgb_controller/rgb_reg[2]_i_26/O
                         net (fo=1, routed)           0.621     8.587    sdc/rgb_controller/rgb_reg[2]_i_26_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.711 r  sdc/rgb_controller/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.000     8.711    sdc/rgb_controller/rgb_reg[2]_i_12_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.212     8.923 r  sdc/rgb_controller/rgb_reg_reg[2]_i_7/O
                         net (fo=9, routed)           2.010    10.934    sdc/rgb_controller/nyancat_img/color_code__103[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.299    11.233 r  sdc/rgb_controller/rgb_reg[11]_i_13/O
                         net (fo=4, routed)           0.732    11.965    sdc/rgb_controller/nyancat_bit_color[11]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.089 r  sdc/rgb_controller/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.291    12.380    sdc/rgb_controller/rgb_reg[1]_i_3_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  sdc/rgb_controller/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.504    sdc_n_26
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.494ns  (logic 2.103ns (16.832%)  route 10.391ns (83.168%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdc/rgb_controller/nyancat_frame_reg[2]_rep__0/Q
                         net (fo=112, routed)         3.829     4.285    sdc/rgb_controller/nyancat_frame_reg[2]_rep__0_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  sdc/rgb_controller/rgb_reg[11]_i_150/O
                         net (fo=3, routed)           1.102     5.511    sdc/rgb_controller/rgb_reg[11]_i_150_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.635 r  sdc/rgb_controller/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.635     6.270    sdc/rgb_controller/rgb_reg[11]_i_113_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I2_O)        0.124     6.394 r  sdc/rgb_controller/rgb_reg[11]_i_57/O
                         net (fo=1, routed)           0.000     6.394    sdc/rgb_controller/nyancat_img/data31[0]
    SLICE_X15Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     6.611 r  sdc/rgb_controller/rgb_reg_reg[11]_i_37/O
                         net (fo=2, routed)           1.012     7.623    sdc/rgb_controller/rgb_reg_reg[11]_i_37_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.299     7.922 r  sdc/rgb_controller/rgb_reg[11]_i_29/O
                         net (fo=1, routed)           1.118     9.040    sdc/rgb_controller/rgb_reg[11]_i_29_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     9.164 r  sdc/rgb_controller/rgb_reg[11]_i_21/O
                         net (fo=6, routed)           0.000     9.164    sdc/rgb_controller/rgb_reg[11]_i_21_n_0
    SLICE_X4Y61          MUXF7 (Prop_muxf7_I0_O)      0.212     9.376 r  sdc/rgb_controller/rgb_reg_reg[2]_i_6/O
                         net (fo=2, routed)           2.121    11.497    sdc/rgb_controller/nyancat_img/color_code__103[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.299    11.796 r  sdc/rgb_controller/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.574    12.370    sdc/rgb_controller/rgb_reg[2]_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    12.494 r  sdc/rgb_controller/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.494    sdc_n_27
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.511     4.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 sdc/rgb_controller/nyancat_frame_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.423ns  (logic 1.835ns (14.770%)  route 10.588ns (85.230%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  sdc/rgb_controller/nyancat_frame_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sdc/rgb_controller/nyancat_frame_reg[0]/Q
                         net (fo=157, routed)         4.935     5.391    sdc/rgb_controller/nyancat_frame_reg_n_0_[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.515 r  sdc/rgb_controller/rgb_reg[2]_i_60/O
                         net (fo=2, routed)           0.428     5.943    sdc/rgb_controller/rgb_reg[2]_i_60_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.067 f  sdc/rgb_controller/rgb_reg[2]_i_61/O
                         net (fo=1, routed)           0.563     6.630    sdc/rgb_controller/rgb_reg[2]_i_61_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  sdc/rgb_controller/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.901     7.655    sdc/rgb_controller/rgb_reg[2]_i_33_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.779 r  sdc/rgb_controller/rgb_reg[2]_i_23/O
                         net (fo=1, routed)           1.450     9.229    sdc/rgb_controller/rgb_reg[2]_i_23_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.124     9.353 r  sdc/rgb_controller/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     9.353    sdc/rgb_controller/rgb_reg[2]_i_10_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.565 r  sdc/rgb_controller/rgb_reg_reg[2]_i_5/O
                         net (fo=8, routed)           1.465    11.031    sdc/rgb_controller/nyancat_img/color_code__103[2]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.299    11.330 r  sdc/rgb_controller/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.566    11.896    sdc/rgb_controller/rgb_reg[7]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124    12.020 r  sdc/rgb_controller/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.280    12.299    sdc/rgb_controller/rgb_reg[7]_i_3_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124    12.423 r  sdc/rgb_controller/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.423    sdc_n_30
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.097     0.238    vga/h_count_next_reg_n_0_[6]
    SLICE_X0Y9           FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.244    vga/h_count_next_reg_n_0_[3]
    SLICE_X1Y12          FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.244    vga/v_count_next_reg_n_0_[8]
    SLICE_X36Y12         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X36Y12         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next_reg_n_0_[6]
    SLICE_X40Y13         FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next_reg_n_0_[9]
    SLICE_X9Y19          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.826     1.953    vga/clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.128ns (46.982%)  route 0.144ns (53.018%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[4]/Q
                         net (fo=3, routed)           0.144     0.272    vga/v_count_next_reg_n_0_[4]
    SLICE_X39Y11         FDCE                                         r  vga/v_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X39Y11         FDCE                                         r  vga/v_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 kb_controller/ps2/keycode_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            kb_controller/keycode_prev_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.916%)  route 0.145ns (53.084%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE                         0.000     0.000 r  kb_controller/ps2/keycode_reg[8]/C
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  kb_controller/ps2/keycode_reg[8]/Q
                         net (fo=4, routed)           0.145     0.273    kb_controller/ps2_n_7
    SLICE_X38Y69         FDCE                                         r  kb_controller/keycode_prev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.819     1.947    kb_controller/clk_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  kb_controller/keycode_prev_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.640%)  route 0.146ns (53.360%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[4]/Q
                         net (fo=3, routed)           0.146     0.274    vga/v_count_next_reg_n_0_[4]
    SLICE_X39Y11         FDCE                                         r  vga/v_count_reg_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X39Y11         FDCE                                         r  vga/v_count_reg_reg[4]_rep__0/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.016%)  route 0.135ns (48.984%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=4, routed)           0.135     0.276    vga/v_count_next_reg_n_0_[1]
    SLICE_X38Y10         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 rx_controller/receiver/finish_receive_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_controller/finish_rx_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.902%)  route 0.136ns (49.098%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE                         0.000     0.000 r  rx_controller/receiver/finish_receive_reg/C
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_controller/receiver/finish_receive_reg/Q
                         net (fo=4, routed)           0.136     0.277    rx_controller/finish_rx
    SLICE_X44Y43         FDCE                                         r  rx_controller/finish_rx_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2644, routed)        0.834     1.961    rx_controller/clk_IBUF_BUFG
    SLICE_X44Y43         FDCE                                         r  rx_controller/finish_rx_prev_reg/C





