$date
	Mon Jul  3 11:28:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BSR_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ dir $end
$var reg 1 % en $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ dir $end
$var wire 1 % en $end
$var wire 1 & rst $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
1%
0$
1#
0"
b0 !
$end
#5
b1 !
b1 '
1&
1"
#10
b1000 !
b1000 '
1$
0"
#15
0%
0$
1"
#20
b0 !
b0 '
0&
1%
0"
#25
1&
1$
0#
1"
#30
0%
0"
#35
1%
0$
1"
#40
0"
