Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Oct 15 13:50:38 2018
| Host         : IFI-STAMFORD running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pos_seg7_ctrl_control_sets_placed.rpt
| Design       : pos_seg7_ctrl
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              92 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------+-------------------------------------------+------------------+----------------+
|   Clock Signal  |             Enable Signal            |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------+--------------------------------------+-------------------------------------------+------------------+----------------+
|  CRU_0/CLK      |                                      | arst_IBUF                                 |                1 |              3 |
|  CRU_0/CLK      |                                      | CRU_0/FSM_sequential_pres_state_reg[0][0] |                1 |              3 |
|  CRU_0/mclk_div |                                      | arst_IBUF                                 |                1 |              3 |
|  CRU_0/CLK      | POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0 | CRU_0/AR[0]                               |                2 |              8 |
|  CRU_0/mclk_div | POSCTRL_0/PCTRL/err[7]_i_1_n_0       |                                           |                2 |              8 |
|  CRU_0/mclk_div |                                      | CRU_0/rst_div                             |                9 |             34 |
|  CRU_0/CLK      |                                      | CRU_0/AR[0]                               |               17 |             49 |
+-----------------+--------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     3 |
| 8      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


