<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VerilogGeneratorBase Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classilang_1_1_verilog_generator_base-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VerilogGeneratorBase Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Base class of <a class="el" href="classilang_1_1_verilog_generator.html" title="Class of Verilog Generator. ">VerilogGenerator</a>.  
 <a href="classilang_1_1_verilog_generator_base.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="verilog__gen_8h_source.html">verilog_gen.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::VerilogGeneratorBase:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_verilog_generator_base.png" usemap="#ilang::VerilogGeneratorBase_map" alt=""/>
  <map id="ilang::VerilogGeneratorBase_map" name="ilang::VerilogGeneratorBase_map">
<area href="classilang_1_1_verilog_generator.html" title="Class of Verilog Generator. " alt="ilang::VerilogGenerator" shape="rect" coords="0,56,171,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">function_app_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of app func.  <a href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">mem_write_entry_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is type of an individual write.  <a href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">mem_write_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the write and its associated condition.  <a href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">rport_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of read port  <a href="structilang_1_1_verilog_generator_base_1_1rport__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">the structure to configure the verilog generator  <a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">wport_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of write port  <a href="structilang_1_1_verilog_generator_base_1_1wport__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a2e3942a4f391bb9d9d074d2840768aa9"><td class="memItemLeft" align="right" valign="top"><a id="a2e3942a4f391bb9d9d074d2840768aa9"></a>
typedef std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a></td></tr>
<tr class="memdesc:a2e3942a4f391bb9d9d074d2840768aa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog id names. <br /></td></tr>
<tr class="separator:a2e3942a4f391bb9d9d074d2840768aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68938715bb2fd3f083c8faea33e021c9"><td class="memItemLeft" align="right" valign="top"><a id="a68938715bb2fd3f083c8faea33e021c9"></a>
typedef std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a></td></tr>
<tr class="memdesc:a68938715bb2fd3f083c8faea33e021c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog statement. <br /></td></tr>
<tr class="separator:a68938715bb2fd3f083c8faea33e021c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdb5f00b10bc8dc8cb0ce61b52603a0"><td class="memItemLeft" align="right" valign="top"><a id="aefdb5f00b10bc8dc8cb0ce61b52603a0"></a>
typedef std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aefdb5f00b10bc8dc8cb0ce61b52603a0">vlg_addr_t</a></td></tr>
<tr class="memdesc:aefdb5f00b10bc8dc8cb0ce61b52603a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog address. <br /></td></tr>
<tr class="separator:aefdb5f00b10bc8dc8cb0ce61b52603a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb633acf9cd6f4e325f68e37e28a9727"><td class="memItemLeft" align="right" valign="top"><a id="afb633acf9cd6f4e325f68e37e28a9727"></a>
typedef std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#afb633acf9cd6f4e325f68e37e28a9727">vlg_data_t</a></td></tr>
<tr class="memdesc:afb633acf9cd6f4e325f68e37e28a9727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog data. <br /></td></tr>
<tr class="separator:afb633acf9cd6f4e325f68e37e28a9727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b5f2663b0b1d4f49335f2a2d752e62"><td class="memItemLeft" align="right" valign="top"><a id="a51b5f2663b0b1d4f49335f2a2d752e62"></a>
typedef std::vector&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a></td></tr>
<tr class="memdesc:a51b5f2663b0b1d4f49335f2a2d752e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog statements (a vector) <br /></td></tr>
<tr class="separator:a51b5f2663b0b1d4f49335f2a2d752e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90308c39e6a2d7ced94f856e5d65f39"><td class="memItemLeft" align="right" valign="top"><a id="ae90308c39e6a2d7ced94f856e5d65f39"></a>
typedef std::vector&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">vlg_names_t</a></td></tr>
<tr class="memdesc:ae90308c39e6a2d7ced94f856e5d65f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog names (a vector) <br /></td></tr>
<tr class="separator:ae90308c39e6a2d7ced94f856e5d65f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55e1ab8de66bcf66a24b8db5070775c"><td class="memItemLeft" align="right" valign="top"><a id="ab55e1ab8de66bcf66a24b8db5070775c"></a>
typedef std::pair&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a></td></tr>
<tr class="memdesc:ab55e1ab8de66bcf66a24b8db5070775c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog signal, name &amp; bw. <br /></td></tr>
<tr class="separator:ab55e1ab8de66bcf66a24b8db5070775c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fb99f0974b13a4b64af69c063fdac3"><td class="memItemLeft" align="right" valign="top"><a id="a25fb99f0974b13a4b64af69c063fdac3"></a>
typedef std::vector&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">vlg_sigs_t</a></td></tr>
<tr class="memdesc:a25fb99f0974b13a4b64af69c063fdac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog signals (a vector) <br /></td></tr>
<tr class="separator:a25fb99f0974b13a4b64af69c063fdac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90097316c69f6c5e16cfa8995c19480"><td class="memItemLeft" align="right" valign="top"><a id="af90097316c69f6c5e16cfa8995c19480"></a>
typedef std::map&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">vlg_sigs_map_t</a></td></tr>
<tr class="memdesc:af90097316c69f6c5e16cfa8995c19480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog signals (a vector) <br /></td></tr>
<tr class="separator:af90097316c69f6c5e16cfa8995c19480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9c3d4ed86f898f0f43d2ed7039f96"><td class="memItemLeft" align="right" valign="top"><a id="a51a9c3d4ed86f898f0f43d2ed7039f96"></a>
typedef std::map&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a51a9c3d4ed86f898f0f43d2ed7039f96">vlg_sig_keep_t</a></td></tr>
<tr class="memdesc:a51a9c3d4ed86f898f0f43d2ed7039f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of a map: name -&gt; need to add keep? <br /></td></tr>
<tr class="separator:a51a9c3d4ed86f898f0f43d2ed7039f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bde0d7397441af81d2e0eda13b92163"><td class="memItemLeft" align="right" valign="top"><a id="a7bde0d7397441af81d2e0eda13b92163"></a>
typedef std::set&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a7bde0d7397441af81d2e0eda13b92163">vlg_sigs_set_t</a></td></tr>
<tr class="memdesc:a7bde0d7397441af81d2e0eda13b92163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of set of Verilog signals. <br /></td></tr>
<tr class="separator:a7bde0d7397441af81d2e0eda13b92163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5091b35fdd4f7da0f7b59466a0afea8b"><td class="memItemLeft" align="right" valign="top"><a id="a5091b35fdd4f7da0f7b59466a0afea8b"></a>
typedef std::tuple&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a>, <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a>, <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a5091b35fdd4f7da0f7b59466a0afea8b">vlg_ite_stmt_t</a></td></tr>
<tr class="memdesc:a5091b35fdd4f7da0f7b59466a0afea8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog ITEs (IN sequential block) <br /></td></tr>
<tr class="separator:a5091b35fdd4f7da0f7b59466a0afea8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a4c7148159cf3ad7cc321ba18c964"><td class="memItemLeft" align="right" valign="top"><a id="a0d8a4c7148159cf3ad7cc321ba18c964"></a>
typedef std::vector&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a5091b35fdd4f7da0f7b59466a0afea8b">vlg_ite_stmt_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">vlg_ite_stmts_t</a></td></tr>
<tr class="memdesc:a0d8a4c7148159cf3ad7cc321ba18c964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of Verilog ITEs statements. <br /></td></tr>
<tr class="separator:a0d8a4c7148159cf3ad7cc321ba18c964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bd8891748c3d06f1b2f8c08a2c2402"><td class="memItemLeft" align="right" valign="top"><a id="a39bd8891748c3d06f1b2f8c08a2c2402"></a>
typedef std::tuple&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>, int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">vlg_mem_t</a></td></tr>
<tr class="memdesc:a39bd8891748c3d06f1b2f8c08a2c2402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the memorys that are going to be created. <br /></td></tr>
<tr class="separator:a39bd8891748c3d06f1b2f8c08a2c2402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d10f300ac4a45715fb81c6d44d581f9"><td class="memItemLeft" align="right" valign="top"><a id="a9d10f300ac4a45715fb81c6d44d581f9"></a>
typedef std::map&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>, <a class="el" href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">vlg_mem_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">vlg_mems_rec_t</a></td></tr>
<tr class="memdesc:a9d10f300ac4a45715fb81c6d44d581f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of collection of memorys. <br /></td></tr>
<tr class="separator:a9d10f300ac4a45715fb81c6d44d581f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b229c1de2e4856fc4aac428017ee336"><td class="memItemLeft" align="right" valign="top"><a id="a4b229c1de2e4856fc4aac428017ee336"></a>
typedef std::list&lt; <a class="el" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">mem_write_entry_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">mem_write_entry_list_t</a></td></tr>
<tr class="memdesc:a4b229c1de2e4856fc4aac428017ee336"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is type of a list of writes. <br /></td></tr>
<tr class="separator:a4b229c1de2e4856fc4aac428017ee336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8aa35c0747a7f9cd9753b62dd67ccd"><td class="memItemLeft" align="right" valign="top"><a id="a2c8aa35c0747a7f9cd9753b62dd67ccd"></a>
typedef std::list&lt; <a class="el" href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">mem_write_entry_list_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2c8aa35c0747a7f9cd9753b62dd67ccd">mem_write_entry_list_stack_t</a></td></tr>
<tr class="memdesc:a2c8aa35c0747a7f9cd9753b62dd67ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of a stack of writes use in visitMemNodes. <br /></td></tr>
<tr class="separator:a2c8aa35c0747a7f9cd9753b62dd67ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e330a2675bc1e327c23d3f07a3b34"><td class="memItemLeft" align="right" valign="top"><a id="aeb1e330a2675bc1e327c23d3f07a3b34"></a>
typedef std::list&lt; <a class="el" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">mem_write_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">mem_write_list_t</a></td></tr>
<tr class="memdesc:aeb1e330a2675bc1e327c23d3f07a3b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of writes w. associated conditions. <br /></td></tr>
<tr class="separator:aeb1e330a2675bc1e327c23d3f07a3b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9603e999e316da20dcf347a9ea9cf2"><td class="memItemLeft" align="right" valign="top"><a id="afa9603e999e316da20dcf347a9ea9cf2"></a>
typedef std::vector&lt; <a class="el" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">function_app_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>function_app_vec_t</b></td></tr>
<tr class="separator:afa9603e999e316da20dcf347a9ea9cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2f41e42b2cea77796abc841f806307"><td class="memItemLeft" align="right" valign="top"><a id="acb2f41e42b2cea77796abc841f806307"></a>
typedef std::unordered_map&lt; const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>, <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>, <a class="el" href="classilang_1_1_expr_hash.html">VerilogGenHash</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#acb2f41e42b2cea77796abc841f806307">ExprMap</a></td></tr>
<tr class="memdesc:acb2f41e42b2cea77796abc841f806307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for caching the generated expressions. <br /></td></tr>
<tr class="separator:acb2f41e42b2cea77796abc841f806307"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9e619dad32c8ddb72c7ad81ce4853a4e"><td class="memItemLeft" align="right" valign="top"><a id="a9e619dad32c8ddb72c7ad81ce4853a4e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a9e619dad32c8ddb72c7ad81ce4853a4e">add_input</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="memdesc:a9e619dad32c8ddb72c7ad81ce4853a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">record an input signal <br /></td></tr>
<tr class="separator:a9e619dad32c8ddb72c7ad81ce4853a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b228500e9255e0429e00dff579ff59b"><td class="memItemLeft" align="right" valign="top"><a id="a0b228500e9255e0429e00dff579ff59b"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a0b228500e9255e0429e00dff579ff59b">add_output</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="memdesc:a0b228500e9255e0429e00dff579ff59b"><td class="mdescLeft">&#160;</td><td class="mdescRight">record an output signal <br /></td></tr>
<tr class="separator:a0b228500e9255e0429e00dff579ff59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b6d6ce2347809d785a8a86e12d1f84"><td class="memItemLeft" align="right" valign="top"><a id="a95b6d6ce2347809d785a8a86e12d1f84"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a95b6d6ce2347809d785a8a86e12d1f84">add_wire</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;n, int w, bool keep=false)</td></tr>
<tr class="memdesc:a95b6d6ce2347809d785a8a86e12d1f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">record a wire <br /></td></tr>
<tr class="separator:a95b6d6ce2347809d785a8a86e12d1f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bff7919b3ffe43fbf8bba1c7b8d39ee"><td class="memItemLeft" align="right" valign="top"><a id="a6bff7919b3ffe43fbf8bba1c7b8d39ee"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a6bff7919b3ffe43fbf8bba1c7b8d39ee">add_reg</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="memdesc:a6bff7919b3ffe43fbf8bba1c7b8d39ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">record a register <br /></td></tr>
<tr class="separator:a6bff7919b3ffe43fbf8bba1c7b8d39ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22f3a63624681eb137745c58c7ce1b5"><td class="memItemLeft" align="right" valign="top"><a id="af22f3a63624681eb137745c58c7ce1b5"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#af22f3a63624681eb137745c58c7ce1b5">add_stmt</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;s)</td></tr>
<tr class="memdesc:af22f3a63624681eb137745c58c7ce1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">record a stmt (outside the always block) <br /></td></tr>
<tr class="separator:af22f3a63624681eb137745c58c7ce1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5308b041904689a68bcbfe91e95e12"><td class="memItemLeft" align="right" valign="top"><a id="afc5308b041904689a68bcbfe91e95e12"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#afc5308b041904689a68bcbfe91e95e12">add_assign_stmt</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;l, const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;r)</td></tr>
<tr class="memdesc:afc5308b041904689a68bcbfe91e95e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">record an assignment stmt (outside the always block), will call add_stmt <br /></td></tr>
<tr class="separator:afc5308b041904689a68bcbfe91e95e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ef4601e583eb0918db036d13f4e326"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aa7ef4601e583eb0918db036d13f4e326">add_always_stmt</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;s)</td></tr>
<tr class="separator:aa7ef4601e583eb0918db036d13f4e326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe6508bebde366b7a8f42ceeee4933d"><td class="memItemLeft" align="right" valign="top"><a id="adbe6508bebde366b7a8f42ceeee4933d"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#adbe6508bebde366b7a8f42ceeee4933d">add_init_stmt</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;s)</td></tr>
<tr class="memdesc:adbe6508bebde366b7a8f42ceeee4933d"><td class="mdescLeft">&#160;</td><td class="mdescRight">record an assignemnt in the always block (in if(rst) branch ) <br /></td></tr>
<tr class="separator:adbe6508bebde366b7a8f42ceeee4933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09accba3c031ddfe375ea86bb4f7e9f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a09accba3c031ddfe375ea86bb4f7e9f6">add_ite_stmt</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;cond, const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;tstmt, const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;fstmt)</td></tr>
<tr class="separator:a09accba3c031ddfe375ea86bb4f7e9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2bce5b3519baa797ce9fdb65ea28fe"><td class="memItemLeft" align="right" valign="top"><a id="aba2bce5b3519baa797ce9fdb65ea28fe"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aba2bce5b3519baa797ce9fdb65ea28fe">add_internal_mem</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;mem_name, int addr_width, int data_width)</td></tr>
<tr class="memdesc:aba2bce5b3519baa797ce9fdb65ea28fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">record an internal memory <br /></td></tr>
<tr class="separator:aba2bce5b3519baa797ce9fdb65ea28fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ee68ee840992239d116613346210eb"><td class="memItemLeft" align="right" valign="top"><a id="a26ee68ee840992239d116613346210eb"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a26ee68ee840992239d116613346210eb">add_external_mem</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;mem_name, int addr_width, int data_width)</td></tr>
<tr class="memdesc:a26ee68ee840992239d116613346210eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">record an external memory <br /></td></tr>
<tr class="separator:a26ee68ee840992239d116613346210eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26838e1521895dda3749382160800a"><td class="memItemLeft" align="right" valign="top"><a id="ade26838e1521895dda3749382160800a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ade26838e1521895dda3749382160800a">add_preheader</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;stmt)</td></tr>
<tr class="memdesc:ade26838e1521895dda3749382160800a"><td class="mdescLeft">&#160;</td><td class="mdescRight">add an item to the preheader <br /></td></tr>
<tr class="separator:ade26838e1521895dda3749382160800a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6f47c16d7f1ad45540189a5c764133"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a4e6f47c16d7f1ad45540189a5c764133">VerilogGeneratorBase</a> (const <a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a> &amp;config=<a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>(), const std::string &amp;modName=&quot;&quot;, const std::string &amp;clk=&quot;clk&quot;, const std::string &amp;rst=&quot;rst&quot;)</td></tr>
<tr class="separator:a4e6f47c16d7f1ad45540189a5c764133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3be7f94a0657cee81b79feb46d3148"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a5f3be7f94a0657cee81b79feb46d3148">DumpToFile</a> (std::ostream &amp;fout) const</td></tr>
<tr class="separator:a5f3be7f94a0657cee81b79feb46d3148"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a3a0669b1e538a7721db6a42d2411e238"><td class="memItemLeft" align="right" valign="top"><a id="a3a0669b1e538a7721db6a42d2411e238"></a>
static <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a3a0669b1e538a7721db6a42d2411e238">sanitizeName</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;n)</td></tr>
<tr class="memdesc:a3a0669b1e538a7721db6a42d2411e238"><td class="mdescLeft">&#160;</td><td class="mdescRight">sanitize a name string, so it will generate illegal verilog identifier <br /></td></tr>
<tr class="separator:a3a0669b1e538a7721db6a42d2411e238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6346d6d8f205e924257fee2513cf28"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#afd6346d6d8f205e924257fee2513cf28">sanitizeName</a> (const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;n)</td></tr>
<tr class="separator:afd6346d6d8f205e924257fee2513cf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a0e3c9b3920ff186f3971eaba429abe2d"><td class="memItemLeft" align="right" valign="top"><a id="a0e3c9b3920ff186f3971eaba429abe2d"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a0e3c9b3920ff186f3971eaba429abe2d">check_reserved_name</a> (const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> &amp;n) const</td></tr>
<tr class="memdesc:a0e3c9b3920ff186f3971eaba429abe2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a name is reserved (clk/rst/modulename/decodeName/ctrName) <br /></td></tr>
<tr class="separator:a0e3c9b3920ff186f3971eaba429abe2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cec334e8acfab9ecd0abbbc1104e81"><td class="memItemLeft" align="right" valign="top"><a id="a68cec334e8acfab9ecd0abbbc1104e81"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a68cec334e8acfab9ecd0abbbc1104e81">new_id</a> ()</td></tr>
<tr class="memdesc:a68cec334e8acfab9ecd0abbbc1104e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">get a new id <br /></td></tr>
<tr class="separator:a68cec334e8acfab9ecd0abbbc1104e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61409b561ebae87bf23cd57cfd2df962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a61409b561ebae87bf23cd57cfd2df962">new_id</a> (const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;e)</td></tr>
<tr class="separator:a61409b561ebae87bf23cd57cfd2df962"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:ab2e3fe28d22be423617555b1a9b87b7c"><td class="memItemLeft" align="right" valign="top"><a id="ab2e3fe28d22be423617555b1a9b87b7c"></a>
static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ab2e3fe28d22be423617555b1a9b87b7c">get_width</a> (const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;n)</td></tr>
<tr class="memdesc:ab2e3fe28d22be423617555b1a9b87b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the width of an ExprPtr, must be supported sort. <br /></td></tr>
<tr class="separator:ab2e3fe28d22be423617555b1a9b87b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24620b592b14a4e3838917fe2b3b2cb"><td class="memItemLeft" align="right" valign="top"><a id="ad24620b592b14a4e3838917fe2b3b2cb"></a>
static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ad24620b592b14a4e3838917fe2b3b2cb">WidthToRange</a> (int w)</td></tr>
<tr class="memdesc:ad24620b592b14a4e3838917fe2b3b2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">convert a widith to a verilog string <br /></td></tr>
<tr class="separator:ad24620b592b14a4e3838917fe2b3b2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:abc9a8f45cd1dc92d654966116118af68"><td class="memItemLeft" align="right" valign="top"><a id="abc9a8f45cd1dc92d654966116118af68"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#abc9a8f45cd1dc92d654966116118af68">moduleName</a></td></tr>
<tr class="memdesc:abc9a8f45cd1dc92d654966116118af68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verilog Module Name. <br /></td></tr>
<tr class="separator:abc9a8f45cd1dc92d654966116118af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8a638781e449be587d44c4d5e95c13"><td class="memItemLeft" align="right" valign="top"><a id="a2f8a638781e449be587d44c4d5e95c13"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2f8a638781e449be587d44c4d5e95c13">clkName</a></td></tr>
<tr class="memdesc:a2f8a638781e449be587d44c4d5e95c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock signal name. <br /></td></tr>
<tr class="separator:a2f8a638781e449be587d44c4d5e95c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9ecfe16807d8feaf495e3282e434aa"><td class="memItemLeft" align="right" valign="top"><a id="acc9ecfe16807d8feaf495e3282e434aa"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#acc9ecfe16807d8feaf495e3282e434aa">rstName</a></td></tr>
<tr class="memdesc:acc9ecfe16807d8feaf495e3282e434aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset signal name. <br /></td></tr>
<tr class="separator:acc9ecfe16807d8feaf495e3282e434aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044b3b34522c9ac688a3b4d277748658"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">vlg_names_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a044b3b34522c9ac688a3b4d277748658">decodeNames</a></td></tr>
<tr class="separator:a044b3b34522c9ac688a3b4d277748658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cb8b4994d18b6a2ee148c52128114f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a91cb8b4994d18b6a2ee148c52128114f">validName</a></td></tr>
<tr class="separator:a91cb8b4994d18b6a2ee148c52128114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d4242a4e9da84e4d3812e154f0d7e7"><td class="memItemLeft" align="right" valign="top"><a id="a53d4242a4e9da84e4d3812e154f0d7e7"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a53d4242a4e9da84e4d3812e154f0d7e7">startName</a></td></tr>
<tr class="memdesc:a53d4242a4e9da84e4d3812e154f0d7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">start signal name, may not be used <br /></td></tr>
<tr class="separator:a53d4242a4e9da84e4d3812e154f0d7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed73af81a18a13be0dac998714562be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aed73af81a18a13be0dac998714562be8">grantAccName</a></td></tr>
<tr class="separator:aed73af81a18a13be0dac998714562be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbf79d0163ed950eace2bf7d8be02e9"><td class="memItemLeft" align="right" valign="top"><a id="a4dbf79d0163ed950eace2bf7d8be02e9"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a4dbf79d0163ed950eace2bf7d8be02e9">decodeAccName</a></td></tr>
<tr class="memdesc:a4dbf79d0163ed950eace2bf7d8be02e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">accumulated decode signals <br /></td></tr>
<tr class="separator:a4dbf79d0163ed950eace2bf7d8be02e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6e79913d4f49093e5d8743254b11b8"><td class="memItemLeft" align="right" valign="top"><a id="afb6e79913d4f49093e5d8743254b11b8"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#afb6e79913d4f49093e5d8743254b11b8">counterName</a></td></tr>
<tr class="memdesc:afb6e79913d4f49093e5d8743254b11b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The name of internal counter. <br /></td></tr>
<tr class="separator:afb6e79913d4f49093e5d8743254b11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44273436949a9f45653c545eb10b001"><td class="memItemLeft" align="right" valign="top"><a id="ad44273436949a9f45653c545eb10b001"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">vlg_sigs_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ad44273436949a9f45653c545eb10b001">inputs</a></td></tr>
<tr class="memdesc:ad44273436949a9f45653c545eb10b001"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of input signals <br /></td></tr>
<tr class="separator:ad44273436949a9f45653c545eb10b001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d3fb525da9828ad82b4e3dfed3d2c0"><td class="memItemLeft" align="right" valign="top"><a id="ac9d3fb525da9828ad82b4e3dfed3d2c0"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">vlg_sigs_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ac9d3fb525da9828ad82b4e3dfed3d2c0">outputs</a></td></tr>
<tr class="memdesc:ac9d3fb525da9828ad82b4e3dfed3d2c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of output signals <br /></td></tr>
<tr class="separator:ac9d3fb525da9828ad82b4e3dfed3d2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a908062dba87f562aa37c5a7fb3e955db"><td class="memItemLeft" align="right" valign="top"><a id="a908062dba87f562aa37c5a7fb3e955db"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a908062dba87f562aa37c5a7fb3e955db">mem_i</a></td></tr>
<tr class="memdesc:a908062dba87f562aa37c5a7fb3e955db"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of memory input signals <br /></td></tr>
<tr class="separator:a908062dba87f562aa37c5a7fb3e955db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce1bcd9f998f1a8e7eda897505b057d"><td class="memItemLeft" align="right" valign="top"><a id="a3ce1bcd9f998f1a8e7eda897505b057d"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a3ce1bcd9f998f1a8e7eda897505b057d">mem_o</a></td></tr>
<tr class="memdesc:a3ce1bcd9f998f1a8e7eda897505b057d"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of memory output signals <br /></td></tr>
<tr class="separator:a3ce1bcd9f998f1a8e7eda897505b057d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc89798c9cb045aa7e559ac0b01d1d9"><td class="memItemLeft" align="right" valign="top"><a id="a5cc89798c9cb045aa7e559ac0b01d1d9"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">vlg_sigs_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a5cc89798c9cb045aa7e559ac0b01d1d9">wires</a></td></tr>
<tr class="memdesc:a5cc89798c9cb045aa7e559ac0b01d1d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of wires to be defined <br /></td></tr>
<tr class="separator:a5cc89798c9cb045aa7e559ac0b01d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603cbfbda0d88c8d307f644f8233e7c7"><td class="memItemLeft" align="right" valign="top"><a id="a603cbfbda0d88c8d307f644f8233e7c7"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a51a9c3d4ed86f898f0f43d2ed7039f96">vlg_sig_keep_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a603cbfbda0d88c8d307f644f8233e7c7">wires_keep</a></td></tr>
<tr class="memdesc:a603cbfbda0d88c8d307f644f8233e7c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">a map to store if a wire needs to keep <br /></td></tr>
<tr class="separator:a603cbfbda0d88c8d307f644f8233e7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e8c6eb0fe350f1c944a8ed60fe9ba6"><td class="memItemLeft" align="right" valign="top"><a id="ac9e8c6eb0fe350f1c944a8ed60fe9ba6"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ac9e8c6eb0fe350f1c944a8ed60fe9ba6">regs</a></td></tr>
<tr class="memdesc:ac9e8c6eb0fe350f1c944a8ed60fe9ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of regs to be defined <br /></td></tr>
<tr class="separator:ac9e8c6eb0fe350f1c944a8ed60fe9ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0ff45ed302754e72d09312c4de70ae"><td class="memItemLeft" align="right" valign="top"><a id="a9c0ff45ed302754e72d09312c4de70ae"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">vlg_mems_rec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a9c0ff45ed302754e72d09312c4de70ae">mems_internal</a></td></tr>
<tr class="memdesc:a9c0ff45ed302754e72d09312c4de70ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of mems to be defined <br /></td></tr>
<tr class="separator:a9c0ff45ed302754e72d09312c4de70ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b74ac0888f20b737f68b17a13db0e3d"><td class="memItemLeft" align="right" valign="top"><a id="a2b74ac0888f20b737f68b17a13db0e3d"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">vlg_mems_rec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2b74ac0888f20b737f68b17a13db0e3d">mems_external</a></td></tr>
<tr class="memdesc:a2b74ac0888f20b737f68b17a13db0e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">vector of mems from outside (will not be defined) <br /></td></tr>
<tr class="separator:a2b74ac0888f20b737f68b17a13db0e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea552f4ef03c80cdf12b2d9efdfe1ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a0ea552f4ef03c80cdf12b2d9efdfe1ce">init_stmts</a></td></tr>
<tr class="separator:a0ea552f4ef03c80cdf12b2d9efdfe1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4b38913c9c551e0bcd447ed31a5f6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2b4b38913c9c551e0bcd447ed31a5f6a">init_assumpts</a></td></tr>
<tr class="separator:a2b4b38913c9c551e0bcd447ed31a5f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace74859e342301d96cf8c20088f678fd"><td class="memItemLeft" align="right" valign="top"><a id="ace74859e342301d96cf8c20088f678fd"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ace74859e342301d96cf8c20088f678fd">statements</a></td></tr>
<tr class="memdesc:ace74859e342301d96cf8c20088f678fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">statements to be outside the always block <br /></td></tr>
<tr class="separator:ace74859e342301d96cf8c20088f678fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e8de23a2e817991aab0188f5f6c100"><td class="memItemLeft" align="right" valign="top"><a id="ad9e8de23a2e817991aab0188f5f6c100"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ad9e8de23a2e817991aab0188f5f6c100">always_stmts</a></td></tr>
<tr class="memdesc:ad9e8de23a2e817991aab0188f5f6c100"><td class="mdescLeft">&#160;</td><td class="mdescRight">statements to be used in the always block but out of the reset <br /></td></tr>
<tr class="separator:ad9e8de23a2e817991aab0188f5f6c100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6e74eb0845a6a78947fbcb7ffa324d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">vlg_ite_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#abf6e74eb0845a6a78947fbcb7ffa324d">ite_stmts</a></td></tr>
<tr class="separator:abf6e74eb0845a6a78947fbcb7ffa324d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9b0c20c2ebc4ae02a95a91a70038bc"><td class="memItemLeft" align="right" valign="top"><a id="aed9b0c20c2ebc4ae02a95a91a70038bc"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aed9b0c20c2ebc4ae02a95a91a70038bc">preheader</a></td></tr>
<tr class="memdesc:aed9b0c20c2ebc4ae02a95a91a70038bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">For auxiliary definitions. <br /></td></tr>
<tr class="separator:aed9b0c20c2ebc4ae02a95a91a70038bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc389672a10e85e1e5487db5079a2783"><td class="memItemLeft" align="right" valign="top"><a id="adc389672a10e85e1e5487db5079a2783"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#acb2f41e42b2cea77796abc841f806307">ExprMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#adc389672a10e85e1e5487db5079a2783">nmap</a></td></tr>
<tr class="memdesc:adc389672a10e85e1e5487db5079a2783"><td class="mdescLeft">&#160;</td><td class="mdescRight">The map to cache the expression (we only need to store the name) <br /></td></tr>
<tr class="separator:adc389672a10e85e1e5487db5079a2783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef52746089e42ccd3ba65586a9285b4"><td class="memItemLeft" align="right" valign="top"><a id="a7ef52746089e42ccd3ba65586a9285b4"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">mem_write_list_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a7ef52746089e42ccd3ba65586a9285b4">current_writes</a></td></tr>
<tr class="memdesc:a7ef52746089e42ccd3ba65586a9285b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">For traverse a mem expression. <br /></td></tr>
<tr class="separator:a7ef52746089e42ccd3ba65586a9285b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96822de32c21627040162172b623dae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">mem_write_list_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#af96822de32c21627040162172b623dae">past_writes</a></td></tr>
<tr class="separator:af96822de32c21627040162172b623dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d8cd65f64a0f5e951bec780460fb99"><td class="memItemLeft" align="right" valign="top"><a id="ad2d8cd65f64a0f5e951bec780460fb99"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html#a7bde0d7397441af81d2e0eda13b92163">vlg_sigs_set_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ad2d8cd65f64a0f5e951bec780460fb99">all_valid_names</a></td></tr>
<tr class="memdesc:ad2d8cd65f64a0f5e951bec780460fb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">to hold all valid names, a sanity check <br /></td></tr>
<tr class="separator:ad2d8cd65f64a0f5e951bec780460fb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b20a866289d0c75a9a77d31b52836a"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, std::map&lt; unsigned, <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">rport_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ac2b20a866289d0c75a9a77d31b52836a">ila_rports</a></td></tr>
<tr class="separator:ac2b20a866289d0c75a9a77d31b52836a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae32947bd06b778f008d7618426b70f6"><td class="memItemLeft" align="right" valign="top"><a id="aae32947bd06b778f008d7618426b70f6"></a>
std::map&lt; std::string, std::map&lt; unsigned, <a class="el" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">wport_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aae32947bd06b778f008d7618426b70f6">ila_wports</a></td></tr>
<tr class="memdesc:aae32947bd06b778f008d7618426b70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ila write ports <br /></td></tr>
<tr class="separator:aae32947bd06b778f008d7618426b70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e9afc03e6fd91d407a3cce81e8b058"><td class="memItemLeft" align="right" valign="top"><a id="aa7e9afc03e6fd91d407a3cce81e8b058"></a>
function_app_vec_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aa7e9afc03e6fd91d407a3cce81e8b058">ila_func_app</a></td></tr>
<tr class="memdesc:aa7e9afc03e6fd91d407a3cce81e8b058"><td class="mdescLeft">&#160;</td><td class="mdescRight">a collection of all function application <br /></td></tr>
<tr class="separator:aa7e9afc03e6fd91d407a3cce81e8b058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0257c355b9aeb95af736afcc2056c67"><td class="memItemLeft" align="right" valign="top"><a id="ad0257c355b9aeb95af736afcc2056c67"></a>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ad0257c355b9aeb95af736afcc2056c67">idCounter</a></td></tr>
<tr class="memdesc:ad0257c355b9aeb95af736afcc2056c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">The id counter. <br /></td></tr>
<tr class="separator:ad0257c355b9aeb95af736afcc2056c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee9ccdc6817719d27169fd1a5482186"><td class="memItemLeft" align="right" valign="top"><a id="a7ee9ccdc6817719d27169fd1a5482186"></a>
const <a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a7ee9ccdc6817719d27169fd1a5482186">cfg_</a></td></tr>
<tr class="memdesc:a7ee9ccdc6817719d27169fd1a5482186"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration. <br /></td></tr>
<tr class="separator:a7ee9ccdc6817719d27169fd1a5482186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b578cee1b98824edf1334e36589ff7"><td class="memItemLeft" align="right" valign="top"><a id="a79b578cee1b98824edf1334e36589ff7"></a>
std::map&lt; std::string, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a79b578cee1b98824edf1334e36589ff7">reference_name_set</a></td></tr>
<tr class="memdesc:a79b578cee1b98824edf1334e36589ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">reference name list <br /></td></tr>
<tr class="separator:a79b578cee1b98824edf1334e36589ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95fa09d2d20102783199cf9d2e65036"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="namespaceilang.html#a6140a3823254564a0e81db8b3afea25c">FuncPtr</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ad95fa09d2d20102783199cf9d2e65036">func_ptr_set</a></td></tr>
<tr class="separator:ad95fa09d2d20102783199cf9d2e65036"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:ae319b657ff8751d28546ba88b2f2a1cd"><td class="memItemLeft" align="right" valign="top"><a id="ae319b657ff8751d28546ba88b2f2a1cd"></a>
class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#ae319b657ff8751d28546ba88b2f2a1cd">TestVerilogExport</a></td></tr>
<tr class="memdesc:ae319b657ff8751d28546ba88b2f2a1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">let the test class use this module <br /></td></tr>
<tr class="separator:ae319b657ff8751d28546ba88b2f2a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6152f5865dc8c38a1aac0b4b7c7b7570"><td class="memItemLeft" align="right" valign="top"><a id="a6152f5865dc8c38a1aac0b4b7c7b7570"></a>
class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#a6152f5865dc8c38a1aac0b4b7c7b7570">VlgSglTgtGen</a></td></tr>
<tr class="memdesc:a6152f5865dc8c38a1aac0b4b7c7b7570"><td class="mdescLeft">&#160;</td><td class="mdescRight">let <a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html">VlgVerifTgtGen</a> use this module to generate the wrapper module <br /></td></tr>
<tr class="separator:a6152f5865dc8c38a1aac0b4b7c7b7570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a9e179ed7920022597eab981398555"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_generator_base.html#aa9a9e179ed7920022597eab981398555">IntefaceDirectiveRecorder</a></td></tr>
<tr class="separator:aa9a9e179ed7920022597eab981398555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c78b27935e4aeccc185c85dbd8becc9"><td class="memItemLeft" align="right" valign="top"><a id="a3c78b27935e4aeccc185c85dbd8becc9"></a>
std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><b>operator&lt;&lt;</b> (std::ostream &amp;out, const <a class="el" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">mem_write_entry_t</a> &amp;mwe)</td></tr>
<tr class="separator:a3c78b27935e4aeccc185c85dbd8becc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f5848d79581e7ef545a7b8cb31d31a"><td class="memItemLeft" align="right" valign="top"><a id="af0f5848d79581e7ef545a7b8cb31d31a"></a>
std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><b>operator&lt;&lt;</b> (std::ostream &amp;out, const <a class="el" href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">mem_write_entry_list_t</a> &amp;mwel)</td></tr>
<tr class="separator:af0f5848d79581e7ef545a7b8cb31d31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176a114a2a0d71e8ae324ebe92b792cb"><td class="memItemLeft" align="right" valign="top"><a id="a176a114a2a0d71e8ae324ebe92b792cb"></a>
std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><b>operator&lt;&lt;</b> (std::ostream &amp;out, const <a class="el" href="classilang_1_1_verilog_generator_base.html#a2c8aa35c0747a7f9cd9753b62dd67ccd">mem_write_entry_list_stack_t</a> &amp;mwel)</td></tr>
<tr class="separator:a176a114a2a0d71e8ae324ebe92b792cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc1ee68827bbb9b62d63a3cbdd30a05"><td class="memItemLeft" align="right" valign="top"><a id="a9cc1ee68827bbb9b62d63a3cbdd30a05"></a>
std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><b>operator&lt;&lt;</b> (std::ostream &amp;out, const <a class="el" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">mem_write_t</a> &amp;mw)</td></tr>
<tr class="separator:a9cc1ee68827bbb9b62d63a3cbdd30a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a47dbbc10d44c40ccd9a32a9a465ce4"><td class="memItemLeft" align="right" valign="top"><a id="a8a47dbbc10d44c40ccd9a32a9a465ce4"></a>
std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><b>operator&lt;&lt;</b> (std::ostream &amp;out, const <a class="el" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">mem_write_list_t</a> &amp;mwl)</td></tr>
<tr class="separator:a8a47dbbc10d44c40ccd9a32a9a465ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Base class of <a class="el" href="classilang_1_1_verilog_generator.html" title="Class of Verilog Generator. ">VerilogGenerator</a>. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4e6f47c16d7f1ad45540189a5c764133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6f47c16d7f1ad45540189a5c764133">&#9670;&nbsp;</a></span>VerilogGeneratorBase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VerilogGeneratorBase::VerilogGeneratorBase </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em> = <code><a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>modName</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>clk</em> = <code>&quot;clk&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>rst</em> = <code>&quot;rst&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">Configuration</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">Top</td><td>module name, if empty, get it from instruction name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clock</td><td>signal name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>signal name </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa7ef4601e583eb0918db036d13f4e326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ef4601e583eb0918db036d13f4e326">&#9670;&nbsp;</a></span>add_always_stmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilang::VerilogGeneratorBase::add_always_stmt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>record an assignment in the always block (after the reset, in the else branch, guarded by the valid condition ) </p>

</div>
</div>
<a id="a09accba3c031ddfe375ea86bb4f7e9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09accba3c031ddfe375ea86bb4f7e9f6">&#9670;&nbsp;</a></span>add_ite_stmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilang::VerilogGeneratorBase::add_ite_stmt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>tstmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>fstmt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>record an ite assignment, (after the reset, in the else branch, guarded by the valid condition ), (if fstmt == "", will not generate its else block) </p>

</div>
</div>
<a id="a5f3be7f94a0657cee81b79feb46d3148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3be7f94a0657cee81b79feb46d3148">&#9670;&nbsp;</a></span>DumpToFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ilang::VerilogGeneratorBase::DumpToFile </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>fout</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>after parsing either the Instruction/ILA, use this function to dump to a file. </p>

</div>
</div>
<a id="a61409b561ebae87bf23cd57cfd2df962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61409b561ebae87bf23cd57cfd2df962">&#9670;&nbsp;</a></span>new_id()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> ilang::VerilogGeneratorBase::new_id </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>e</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>if the exprptr contains some meaning in its name, will try to incorporate that to the name; </p>

</div>
</div>
<a id="afd6346d6d8f205e924257fee2513cf28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6346d6d8f205e924257fee2513cf28">&#9670;&nbsp;</a></span>sanitizeName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> ilang::VerilogGeneratorBase::sanitizeName </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>sanitize the name of an expr, so it will generate illegal verilog identifier </p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="aa9a9e179ed7920022597eab981398555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a9e179ed7920022597eab981398555">&#9670;&nbsp;</a></span>IntefaceDirectiveRecorder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classilang_1_1_inteface_directive_recorder.html">IntefaceDirectiveRecorder</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>let <a class="el" href="classilang_1_1_inteface_directive_recorder.html" title="Used in Verilog Verification Target Generation for dealing with interface directives. ">IntefaceDirectiveRecorder</a> use this module to generate the wrapper module </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a044b3b34522c9ac688a3b4d277748658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044b3b34522c9ac688a3b4d277748658">&#9670;&nbsp;</a></span>decodeNames</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">vlg_names_t</a> ilang::VerilogGeneratorBase::decodeNames</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Output signals that allows to determine if an instruction's decode is true, not need for width </p>

</div>
</div>
<a id="ad95fa09d2d20102783199cf9d2e65036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95fa09d2d20102783199cf9d2e65036">&#9670;&nbsp;</a></span>func_ptr_set</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="namespaceilang.html#a6140a3823254564a0e81db8b3afea25c">FuncPtr</a>&gt; ilang::VerilogGeneratorBase::func_ptr_set</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set of functions that need to be translated, we will collect this while translating the exprs </p>

</div>
</div>
<a id="aed73af81a18a13be0dac998714562be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed73af81a18a13be0dac998714562be8">&#9670;&nbsp;</a></span>grantAccName</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a> ilang::VerilogGeneratorBase::grantAccName</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>An input, that can be used to control which instruction you would like to execute if more than one is ready you can assume in JasperGold that: $onehot(grant) &amp;&amp; ( grant &amp; decodeAccName == grant ) to enforce that: you only grant to one and only one instruction whose decode is true. another approach is to set grant to all 1s. </p>

</div>
</div>
<a id="ac2b20a866289d0c75a9a77d31b52836a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b20a866289d0c75a9a77d31b52836a">&#9670;&nbsp;</a></span>ila_rports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, std::map&lt;unsigned, <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">rport_t</a>&gt; &gt; ilang::VerilogGeneratorBase::ila_rports</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>To record which mem interface signal correspond to what... ila read ports </p>

</div>
</div>
<a id="a2b4b38913c9c551e0bcd447ed31a5f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4b38913c9c551e0bcd447ed31a5f6a">&#9670;&nbsp;</a></span>init_assumpts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a> ilang::VerilogGeneratorBase::init_assumpts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The other part will be put into SVA assumptions, and the module will have a sparate counter to enforce the assumptions </p>

</div>
</div>
<a id="a0ea552f4ef03c80cdf12b2d9efdfe1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea552f4ef03c80cdf12b2d9efdfe1ce">&#9670;&nbsp;</a></span>init_stmts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a> ilang::VerilogGeneratorBase::init_stmts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>statements to be used when reset, for initial conditions, it will try to translate, but won't guarantee </p>

</div>
</div>
<a id="abf6e74eb0845a6a78947fbcb7ffa324d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6e74eb0845a6a78947fbcb7ffa324d">&#9670;&nbsp;</a></span>ite_stmts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">vlg_ite_stmts_t</a> ilang::VerilogGeneratorBase::ite_stmts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>statements to be used in the always block but out of the reset with ITE conditions </p>

</div>
</div>
<a id="af96822de32c21627040162172b623dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96822de32c21627040162172b623dae">&#9670;&nbsp;</a></span>past_writes</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">mem_write_list_t</a> ilang::VerilogGeneratorBase::past_writes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>For traverse a mem expression, hold a pointer to the writes, so they will not be destroyed before used </p>

</div>
</div>
<a id="a91cb8b4994d18b6a2ee148c52128114f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91cb8b4994d18b6a2ee148c52128114f">&#9670;&nbsp;</a></span>validName</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a> ilang::VerilogGeneratorBase::validName</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Output signals that allows to determine if an instruction's valid is true, not need for width </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="verilog__gen_8h_source.html">verilog_gen.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
