Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jun 24 17:58:31 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sigmoid_timing_summary_postroute_physopted.rpt -rpx sigmoid_timing_summary_postroute_physopted.rpx
| Design       : sigmoid
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_STATE_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_STATE_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.941        0.000                      0                   35        0.226        0.000                      0                   35        2.800        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 3.300}        6.600           151.515         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.941        0.000                      0                   35        0.226        0.000                      0                   35        2.800        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 3.541ns (70.896%)  route 1.454ns (29.104%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.071    outputMAC_reg_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  outputMAC_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.185    outputMAC_reg_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  outputMAC_reg_i_1/O[1]
                         net (fo=1, routed)           0.595    10.115    outputMAC_reg_i_1_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.629    11.056    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 3.427ns (70.216%)  route 1.454ns (29.784%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.071    outputMAC_reg_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.405 r  outputMAC_reg_i_2/O[1]
                         net (fo=1, routed)           0.595    10.001    outputMAC_reg_i_2_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629    11.056    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 3.292ns (69.389%)  route 1.452ns (30.611%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.270 r  outputMAC_reg_i_3/O[3]
                         net (fo=1, routed)           0.594     9.864    outputMAC_reg_i_3_n_4
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.632    11.053    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 3.313ns (70.197%)  route 1.407ns (29.803%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.291 r  outputMAC_reg_i_3/O[1]
                         net (fo=1, routed)           0.548     9.840    outputMAC_reg_i_3_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    11.056    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 3.429ns (73.078%)  route 1.263ns (26.921%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.071    outputMAC_reg_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  outputMAC_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.185    outputMAC_reg_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.407 r  outputMAC_reg_i_1/O[0]
                         net (fo=1, routed)           0.405     9.812    outputMAC_reg_i_1_n_7
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.625    11.060    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 3.406ns (72.949%)  route 1.263ns (27.051%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.071    outputMAC_reg_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.384 r  outputMAC_reg_i_2/O[3]
                         net (fo=1, routed)           0.405     9.789    outputMAC_reg_i_2_n_4
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632    11.053    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 3.218ns (68.885%)  route 1.454ns (31.115%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.196 r  outputMAC_reg_i_3/O[2]
                         net (fo=1, routed)           0.595     9.792    outputMAC_reg_i_3_n_5
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.628    11.057    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 3.178ns (68.635%)  route 1.452ns (31.365%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.156 r  outputMAC_reg_i_4/O[3]
                         net (fo=1, routed)           0.594     9.750    outputMAC_reg_i_4_n_4
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.632    11.053    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 3.199ns (69.460%)  route 1.407ns (30.540%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.177 r  outputMAC_reg_i_4/O[1]
                         net (fo=1, routed)           0.548     9.726    outputMAC_reg_i_4_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.629    11.056    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            outputMAC_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (sysClk rise@6.600ns - sysClk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 3.332ns (72.494%)  route 1.264ns (27.506%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.202 - 6.600 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.858     8.169    multiplierMux1[1]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.293    outputMAC_reg_i_34_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.843 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.843    outputMAC_reg_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.957    outputMAC_reg_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.071    outputMAC_reg_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.310 r  outputMAC_reg_i_2/O[2]
                         net (fo=1, routed)           0.406     9.716    outputMAC_reg_i_2_n_5
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.600     6.600 r  
    AA9                                               0.000     6.600 r  clk (IN)
                         net (fo=0)                   0.000     6.600    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.446    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.537 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.665    11.202    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.720    
                         clock uncertainty           -0.035    11.685    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628    11.057    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  1.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.800%)  route 0.153ns (42.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.515    clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  FSM_onehot_STATE_reg[5]/Q
                         net (fo=42, routed)          0.153     1.831    FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X14Y14         LUT4 (Prop_lut4_I2_O)        0.045     1.876 r  adderMux[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in[6]
    SLICE_X14Y14         FDRE                                         r  adderMux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     2.031    clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  adderMux_reg[6]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.121     1.651    adderMux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.800%)  route 0.153ns (42.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.515    clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  FSM_onehot_STATE_reg[5]/Q
                         net (fo=42, routed)          0.153     1.831    FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.876 r  adderMux[9]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in[9]
    SLICE_X14Y14         FDRE                                         r  adderMux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     2.031    clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  adderMux_reg[9]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.121     1.651    adderMux_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.482%)  route 0.155ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.515    clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  FSM_onehot_STATE_reg[5]/Q
                         net (fo=42, routed)          0.155     1.833    FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.878 r  adderMux[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_0_in[5]
    SLICE_X14Y14         FDRE                                         r  adderMux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     2.031    clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  adderMux_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.120     1.650    adderMux_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDSE                                         r  FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[0]/Q
                         net (fo=2, routed)           0.175     1.856    FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.090     1.607    FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            FSM_onehot_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[2]/Q
                         net (fo=1, routed)           0.190     1.871    FSM_onehot_STATE_reg_n_0_[2]
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.086     1.603    FSM_onehot_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.507%)  route 0.231ns (52.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[3]/Q
                         net (fo=42, routed)          0.231     1.912    FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  adderMux[11]_i_1/O
                         net (fo=1, routed)           0.000     1.957    adderMux[11]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  adderMux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     2.032    clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  adderMux_reg[11]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.120     1.651    adderMux_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.246ns (56.335%)  route 0.191ns (43.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.516    clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.148     1.664 r  FSM_onehot_STATE_reg[4]/Q
                         net (fo=42, routed)          0.191     1.854    FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X12Y12         LUT4 (Prop_lut4_I0_O)        0.098     1.952 r  adderMux[8]_i_1/O
                         net (fo=1, routed)           0.000     1.952    p_0_in[8]
    SLICE_X12Y12         FDRE                                         r  adderMux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     2.032    clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  adderMux_reg[8]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.121     1.637    adderMux_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[1]/Q
                         net (fo=2, routed)           0.297     1.978    FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.088     1.605    FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.721%)  route 0.292ns (58.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  FSM_onehot_STATE_reg[3]/Q
                         net (fo=42, routed)          0.292     1.973    FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.018 r  adderMux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.018    adderMux[1]_i_1_n_0
    SLICE_X15Y11         FDRE                                         r  adderMux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  adderMux_reg[1]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.092     1.622    adderMux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            adderMux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.638%)  route 0.293ns (58.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[3]/Q
                         net (fo=42, routed)          0.293     1.974    FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.019 r  adderMux[10]_i_1/O
                         net (fo=1, routed)           0.000     2.019    adderMux[10]_i_1_n_0
    SLICE_X15Y11         FDRE                                         r  adderMux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  adderMux_reg[10]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.091     1.621    adderMux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 3.300 }
Period(ns):         6.600
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         6.600       4.445      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         6.600       4.446      DSP48_X0Y4     outputMAC_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         6.600       5.600      SLICE_X14Y11   FSM_onehot_STATE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X14Y11   FSM_onehot_STATE_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X14Y11   FSM_onehot_STATE_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X14Y11   FSM_onehot_STATE_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X12Y12   FSM_onehot_STATE_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X12Y14   FSM_onehot_STATE_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X14Y12   adderMux_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.600       5.600      SLICE_X15Y11   adderMux_reg[10]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X15Y11   adderMux_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X15Y11   adderMux_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y10   adderMux_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X12Y12   FSM_onehot_STATE_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X12Y14   FSM_onehot_STATE_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y12   adderMux_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y11   FSM_onehot_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X12Y12   FSM_onehot_STATE_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X12Y14   FSM_onehot_STATE_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X12Y14   FSM_onehot_STATE_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X14Y12   adderMux_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X15Y11   adderMux_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.300       2.800      SLICE_X12Y12   adderMux_reg[11]/C



