{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:47:39 2011 " "Info: Processing started: Sat Sep 10 20:47:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "picoblaze:processor\|clk_delay2 " "Info: Detected ripple clock \"picoblaze:processor\|clk_delay2\" as buffer" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "picoblaze:processor\|clk_delay2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "picoblaze:processor\|cpuclk " "Info: Detected gated clock \"picoblaze:processor\|cpuclk\" as buffer" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "picoblaze:processor\|cpuclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:clk_div\|s_clk " "Info: Detected ripple clock \"clkdiv:clk_div\|s_clk\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:clk_div\|s_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] register picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\] 77.45 MHz 12.911 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.45 MHz between source register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]\" and destination register \"picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\]\" (period= 12.911 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.085 ns + Longest register register " "Info: + Longest register to register delay is 9.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] 1 REG LC_X6_Y1_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N1; Fanout = 5; REG Node = 'picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.200 ns) 2.971 ns picoblaze:processor\|shift_rotate:shift_group\|Y\[1\]~COMBOUT 2 COMB LC_X5_Y3_N1 7 " "Info: 2: + IC(2.771 ns) + CELL(0.200 ns) = 2.971 ns; Loc. = LC_X5_Y3_N1; Fanout = 7; COMB Node = 'picoblaze:processor\|shift_rotate:shift_group\|Y\[1\]~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT } "NODE_NAME" } } { "shift_rotate.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/shift_rotate.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.476 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[0\]~321 3 COMB LC_X5_Y3_N2 2 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.476 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[0\]~321'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.200 ns) 4.806 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[1\]~322 4 COMB LC_X6_Y3_N5 2 " "Info: 4: + IC(1.130 ns) + CELL(0.200 ns) = 4.806 ns; Loc. = LC_X6_Y3_N5; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[1\]~322'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.311 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[2\]~323 5 COMB LC_X6_Y3_N6 2 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 5.311 ns; Loc. = LC_X6_Y3_N6; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[2\]~323'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.816 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[3\]~324 6 COMB LC_X6_Y3_N7 2 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 5.816 ns; Loc. = LC_X6_Y3_N7; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[3\]~324'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.321 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[4\]~325 7 COMB LC_X6_Y3_N8 2 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 6.321 ns; Loc. = LC_X6_Y3_N8; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[4\]~325'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.200 ns) 7.266 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[5\]~326 8 COMB LC_X6_Y3_N1 2 " "Info: 8: + IC(0.745 ns) + CELL(0.200 ns) = 7.266 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[5\]~326'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.771 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[6\]~327 9 COMB LC_X6_Y3_N2 2 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 7.771 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[6\]~327'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.591 ns) 9.085 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\] 10 REG LC_X6_Y3_N9 1 " "Info: 10: + IC(0.723 ns) + CELL(0.591 ns) = 9.085 ns; Loc. = LC_X6_Y3_N9; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 24.12 % ) " "Info: Total cell delay = 2.191 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.894 ns ( 75.88 % ) " "Info: Total interconnect delay = 6.894 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.085 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.085 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] {} } { 0.000ns 2.771ns 0.305ns 1.130ns 0.305ns 0.305ns 0.305ns 0.745ns 0.305ns 0.723ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.117 ns - Smallest " "Info: - Smallest clock skew is -3.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.115 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 13.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(0.200 ns) 9.619 ns picoblaze:processor\|cpuclk 3 COMB LC_X2_Y3_N4 58 " "Info: 3: + IC(2.461 ns) + CELL(0.200 ns) = 9.619 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clkdiv:clk_div|s_clk picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 13.115 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\] 4 REG LC_X6_Y3_N9 1 " "Info: 4: + IC(2.578 ns) + CELL(0.918 ns) = 13.115 ns; Loc. = LC_X6_Y3_N9; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 27.02 % ) " "Info: Total cell delay = 3.544 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.571 ns ( 72.98 % ) " "Info: Total interconnect delay = 9.571 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.115 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.115 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] {} } { 0.000ns 0.000ns 4.532ns 2.461ns 2.578ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.232 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(1.294 ns) 12.141 ns picoblaze:processor\|clk_delay2 3 REG LC_X2_Y3_N4 1 " "Info: 3: + IC(3.889 ns) + CELL(1.294 ns) = 12.141 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 'picoblaze:processor\|clk_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 12.736 ns picoblaze:processor\|cpuclk 4 COMB LC_X2_Y3_N4 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 12.736 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 16.232 ns picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] 5 REG LC_X6_Y1_N1 5 " "Info: 5: + IC(2.578 ns) + CELL(0.918 ns) = 16.232 ns; Loc. = LC_X6_Y1_N1; Fanout = 5; REG Node = 'picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 32.24 % ) " "Info: Total cell delay = 5.233 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.999 ns ( 67.76 % ) " "Info: Total interconnect delay = 10.999 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.115 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.115 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] {} } { 0.000ns 0.000ns 4.532ns 2.461ns 2.578ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.085 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.085 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] {} } { 0.000ns 2.771ns 0.305ns 1.130ns 0.305ns 0.305ns 0.305ns 0.745ns 0.305ns 0.723ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.115 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.115 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] {} } { 0.000ns 0.000ns 4.532ns 2.461ns 2.578ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 83 " "Warning: Circuit may not operate. Detected 83 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM_test:program\|dout\[2\] picoblaze:processor\|logical_bus_processing:logical_group\|Y\[2\] clk 1.751 ns " "Info: Found hold time violation between source  pin or register \"ROM_test:program\|dout\[2\]\" and destination pin or register \"picoblaze:processor\|logical_bus_processing:logical_group\|Y\[2\]\" for clock \"clk\" (Hold time is 1.751 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.467 ns + Largest " "Info: + Largest clock skew is 4.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.232 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(1.294 ns) 12.141 ns picoblaze:processor\|clk_delay2 3 REG LC_X2_Y3_N4 1 " "Info: 3: + IC(3.889 ns) + CELL(1.294 ns) = 12.141 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 'picoblaze:processor\|clk_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 12.736 ns picoblaze:processor\|cpuclk 4 COMB LC_X2_Y3_N4 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 12.736 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 16.232 ns picoblaze:processor\|logical_bus_processing:logical_group\|Y\[2\] 5 REG LC_X2_Y3_N9 1 " "Info: 5: + IC(2.578 ns) + CELL(0.918 ns) = 16.232 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; REG Node = 'picoblaze:processor\|logical_bus_processing:logical_group\|Y\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 32.24 % ) " "Info: Total cell delay = 5.233 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.999 ns ( 67.76 % ) " "Info: Total interconnect delay = 10.999 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|logical_bus_processing:logical_group|Y[2] {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.765 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 11.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(0.918 ns) 11.765 ns ROM_test:program\|dout\[2\] 3 REG LC_X2_Y3_N2 6 " "Info: 3: + IC(3.889 ns) + CELL(0.918 ns) = 11.765 ns; Loc. = LC_X2_Y3_N2; Fanout = 6; REG Node = 'ROM_test:program\|dout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { clkdiv:clk_div|s_clk ROM_test:program|dout[2] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.42 % ) " "Info: Total cell delay = 3.344 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.421 ns ( 71.58 % ) " "Info: Total interconnect delay = 8.421 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.765 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.765 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[2] {} } { 0.000ns 0.000ns 4.532ns 3.889ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|logical_bus_processing:logical_group|Y[2] {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.765 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.765 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[2] {} } { 0.000ns 0.000ns 4.532ns 3.889ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.561 ns - Shortest register register " "Info: - Shortest register to register delay is 2.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM_test:program\|dout\[2\] 1 REG LC_X2_Y3_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 6; REG Node = 'ROM_test:program\|dout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_test:program|dout[2] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.740 ns) 1.665 ns picoblaze:processor\|logical_bus_processing:logical_group\|combinatorial_logical_processing\[2\]~173 2 COMB LC_X2_Y3_N8 1 " "Info: 2: + IC(0.925 ns) + CELL(0.740 ns) = 1.665 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'picoblaze:processor\|logical_bus_processing:logical_group\|combinatorial_logical_processing\[2\]~173'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { ROM_test:program|dout[2] picoblaze:processor|logical_bus_processing:logical_group|combinatorial_logical_processing[2]~173 } "NODE_NAME" } } { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 2.561 ns picoblaze:processor\|logical_bus_processing:logical_group\|Y\[2\] 3 REG LC_X2_Y3_N9 1 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 2.561 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; REG Node = 'picoblaze:processor\|logical_bus_processing:logical_group\|Y\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { picoblaze:processor|logical_bus_processing:logical_group|combinatorial_logical_processing[2]~173 picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 51.97 % ) " "Info: Total cell delay = 1.331 ns ( 51.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 48.03 % ) " "Info: Total interconnect delay = 1.230 ns ( 48.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { ROM_test:program|dout[2] picoblaze:processor|logical_bus_processing:logical_group|combinatorial_logical_processing[2]~173 picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { ROM_test:program|dout[2] {} picoblaze:processor|logical_bus_processing:logical_group|combinatorial_logical_processing[2]~173 {} picoblaze:processor|logical_bus_processing:logical_group|Y[2] {} } { 0.000ns 0.925ns 0.305ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|logical_bus_processing:logical_group|Y[2] {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.765 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.765 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[2] {} } { 0.000ns 0.000ns 4.532ns 3.889ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { ROM_test:program|dout[2] picoblaze:processor|logical_bus_processing:logical_group|combinatorial_logical_processing[2]~173 picoblaze:processor|logical_bus_processing:logical_group|Y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { ROM_test:program|dout[2] {} picoblaze:processor|logical_bus_processing:logical_group|combinatorial_logical_processing[2]~173 {} picoblaze:processor|logical_bus_processing:logical_group|Y[2] {} } { 0.000ns 0.925ns 0.305ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 reset_n clk -5.537 ns register " "Info: tsu for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2\" (data pin = \"reset_n\", clock pin = \"clk\") is -5.537 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.245 ns + Longest pin register " "Info: + Longest pin to register delay is 7.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_n 1 PIN PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.522 ns) + CELL(0.591 ns) 7.245 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 2 REG LC_X4_Y4_N2 13 " "Info: 2: + IC(5.522 ns) + CELL(0.591 ns) = 7.245 ns; Loc. = LC_X4_Y4_N2; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.113 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 23.78 % ) " "Info: Total cell delay = 1.723 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.522 ns ( 76.22 % ) " "Info: Total interconnect delay = 5.522 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 5.522ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.115 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 13.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(0.200 ns) 9.619 ns picoblaze:processor\|cpuclk 3 COMB LC_X2_Y3_N4 58 " "Info: 3: + IC(2.461 ns) + CELL(0.200 ns) = 9.619 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clkdiv:clk_div|s_clk picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 13.115 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 4 REG LC_X4_Y4_N2 13 " "Info: 4: + IC(2.578 ns) + CELL(0.918 ns) = 13.115 ns; Loc. = LC_X4_Y4_N2; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 27.02 % ) " "Info: Total cell delay = 3.544 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.571 ns ( 72.98 % ) " "Info: Total interconnect delay = 9.571 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.115 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.115 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.532ns 2.461ns 2.578ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 5.522ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.115 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.115 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.532ns 2.461ns 2.578ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[3\] output\[3\]~reg0 16.461 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[3\]\" through register \"output\[3\]~reg0\" is 16.461 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(0.918 ns) 11.765 ns output\[3\]~reg0 3 REG LC_X6_Y1_N8 1 " "Info: 3: + IC(3.889 ns) + CELL(0.918 ns) = 11.765 ns; Loc. = LC_X6_Y1_N8; Fanout = 1; REG Node = 'output\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { clkdiv:clk_div|s_clk output[3]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.42 % ) " "Info: Total cell delay = 3.344 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.421 ns ( 71.58 % ) " "Info: Total interconnect delay = 8.421 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.765 ns" { clk clkdiv:clk_div|s_clk output[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.765 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[3]~reg0 {} } { 0.000ns 0.000ns 4.532ns 3.889ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.320 ns + Longest register pin " "Info: + Longest register to pin delay is 4.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[3\]~reg0 1 REG LC_X6_Y1_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N8; Fanout = 1; REG Node = 'output\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(2.322 ns) 4.320 ns output\[3\] 2 PIN PIN_49 0 " "Info: 2: + IC(1.998 ns) + CELL(2.322 ns) = 4.320 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'output\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { output[3]~reg0 output[3] } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 53.75 % ) " "Info: Total cell delay = 2.322 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.998 ns ( 46.25 % ) " "Info: Total interconnect delay = 1.998 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { output[3]~reg0 output[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { output[3]~reg0 {} output[3] {} } { 0.000ns 1.998ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.765 ns" { clk clkdiv:clk_div|s_clk output[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.765 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[3]~reg0 {} } { 0.000ns 0.000ns 4.532ns 3.889ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { output[3]~reg0 output[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { output[3]~reg0 {} output[3] {} } { 0.000ns 1.998ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 reset_n clk 9.210 ns register " "Info: th for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1\" (data pin = \"reset_n\", clock pin = \"clk\") is 9.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.232 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(1.294 ns) 6.958 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y2_N8 20 " "Info: 2: + IC(4.532 ns) + CELL(1.294 ns) = 6.958 ns; Loc. = LC_X4_Y2_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(1.294 ns) 12.141 ns picoblaze:processor\|clk_delay2 3 REG LC_X2_Y3_N4 1 " "Info: 3: + IC(3.889 ns) + CELL(1.294 ns) = 12.141 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 'picoblaze:processor\|clk_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 12.736 ns picoblaze:processor\|cpuclk 4 COMB LC_X2_Y3_N4 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 12.736 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 16.232 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 5 REG LC_X4_Y4_N4 1 " "Info: 5: + IC(2.578 ns) + CELL(0.918 ns) = 16.232 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 32.24 % ) " "Info: Total cell delay = 5.233 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.999 ns ( 67.76 % ) " "Info: Total interconnect delay = 10.999 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.243 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_n 1 PIN PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.591 ns) 7.243 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 2 REG LC_X4_Y4_N4 1 " "Info: 2: + IC(5.520 ns) + CELL(0.591 ns) = 7.243 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.111 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 23.79 % ) " "Info: Total cell delay = 1.723 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 76.21 % ) " "Info: Total interconnect delay = 5.520 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.532ns 3.889ns 0.000ns 2.578ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:47:41 2011 " "Info: Processing ended: Sat Sep 10 20:47:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
