
STM32F103C8T6_bootloader_update.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000352c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  08003638  08003638  00013638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003994  08003994  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003994  08003994  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003994  08003994  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003994  08003994  00013994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003998  08003998  00013998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800399c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000500  20000070  08003a0c  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  08003a0c  00020570  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008efb  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c51  00000000  00000000  00028f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0002abe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000778  00000000  00000000  0002b418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017dee  00000000  00000000  0002bb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e2d  00000000  00000000  0004397e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084033  00000000  00000000  0004d7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d17de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002788  00000000  00000000  000d1830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003620 	.word	0x08003620

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003620 	.word	0x08003620

0800014c <EXT_OTA_Receive_Chunk>:
 * @param buffer: buffer to store the received data
 * @param max_len: maximum length of data to be received
 * @retval uint16_t
 */
static uint16_t EXT_OTA_Receive_Chunk(uint8_t* buffer, uint16_t max_len)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	460b      	mov	r3, r1
 8000156:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef ret;
	uint16_t idx = 0;
 8000158:	2300      	movs	r3, #0
 800015a:	81bb      	strh	r3, [r7, #12]
	uint16_t data_len;

	do
	{
		// Receive the SOF byte
		ret = HAL_UART_Receive(&huart1, &buffer[idx], 1, HAL_MAX_DELAY);
 800015c:	89bb      	ldrh	r3, [r7, #12]
 800015e:	687a      	ldr	r2, [r7, #4]
 8000160:	18d1      	adds	r1, r2, r3
 8000162:	f04f 33ff 	mov.w	r3, #4294967295
 8000166:	2201      	movs	r2, #1
 8000168:	4852      	ldr	r0, [pc, #328]	; (80002b4 <EXT_OTA_Receive_Chunk+0x168>)
 800016a:	f002 f88e 	bl	800228a <HAL_UART_Receive>
 800016e:	4603      	mov	r3, r0
 8000170:	73fb      	strb	r3, [r7, #15]
		if(ret != HAL_OK)
 8000172:	7bfb      	ldrb	r3, [r7, #15]
 8000174:	2b00      	cmp	r3, #0
 8000176:	d17a      	bne.n	800026e <EXT_OTA_Receive_Chunk+0x122>
		{
			break;
		}
		// Check if the received byte is the SOF
		if(buffer[idx++] != EXT_OTA_SOF)
 8000178:	89bb      	ldrh	r3, [r7, #12]
 800017a:	1c5a      	adds	r2, r3, #1
 800017c:	81ba      	strh	r2, [r7, #12]
 800017e:	461a      	mov	r2, r3
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	4413      	add	r3, r2
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	2baa      	cmp	r3, #170	; 0xaa
 8000188:	d002      	beq.n	8000190 <EXT_OTA_Receive_Chunk+0x44>
		{
			ret = EXT_OTA_EX_ERR;
 800018a:	2301      	movs	r3, #1
 800018c:	73fb      	strb	r3, [r7, #15]
			break;
 800018e:	e077      	b.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
		}
		// Receive the packet type
		ret = HAL_UART_Receive(&huart1, &buffer[idx++], 1, HAL_MAX_DELAY);
 8000190:	89bb      	ldrh	r3, [r7, #12]
 8000192:	1c5a      	adds	r2, r3, #1
 8000194:	81ba      	strh	r2, [r7, #12]
 8000196:	461a      	mov	r2, r3
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	1899      	adds	r1, r3, r2
 800019c:	f04f 33ff 	mov.w	r3, #4294967295
 80001a0:	2201      	movs	r2, #1
 80001a2:	4844      	ldr	r0, [pc, #272]	; (80002b4 <EXT_OTA_Receive_Chunk+0x168>)
 80001a4:	f002 f871 	bl	800228a <HAL_UART_Receive>
 80001a8:	4603      	mov	r3, r0
 80001aa:	73fb      	strb	r3, [r7, #15]
		if(ret != HAL_OK)
 80001ac:	7bfb      	ldrb	r3, [r7, #15]
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d15f      	bne.n	8000272 <EXT_OTA_Receive_Chunk+0x126>
		{
			break;
		}
		// Get the data length of the packet
		ret = HAL_UART_Receive(&huart1, &buffer[idx], 2, HAL_MAX_DELAY);
 80001b2:	89bb      	ldrh	r3, [r7, #12]
 80001b4:	687a      	ldr	r2, [r7, #4]
 80001b6:	18d1      	adds	r1, r2, r3
 80001b8:	f04f 33ff 	mov.w	r3, #4294967295
 80001bc:	2202      	movs	r2, #2
 80001be:	483d      	ldr	r0, [pc, #244]	; (80002b4 <EXT_OTA_Receive_Chunk+0x168>)
 80001c0:	f002 f863 	bl	800228a <HAL_UART_Receive>
 80001c4:	4603      	mov	r3, r0
 80001c6:	73fb      	strb	r3, [r7, #15]
		if(ret != HAL_OK)
 80001c8:	7bfb      	ldrb	r3, [r7, #15]
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d153      	bne.n	8000276 <EXT_OTA_Receive_Chunk+0x12a>
		{
			break;
		}
		data_len = *(uint16_t *)&buffer[idx];
 80001ce:	89bb      	ldrh	r3, [r7, #12]
 80001d0:	687a      	ldr	r2, [r7, #4]
 80001d2:	4413      	add	r3, r2
 80001d4:	881b      	ldrh	r3, [r3, #0]
 80001d6:	813b      	strh	r3, [r7, #8]
		idx += 2;
 80001d8:	89bb      	ldrh	r3, [r7, #12]
 80001da:	3302      	adds	r3, #2
 80001dc:	81bb      	strh	r3, [r7, #12]

		// Receive the data
		for(uint16_t i = 0; i < data_len; ++i)
 80001de:	2300      	movs	r3, #0
 80001e0:	817b      	strh	r3, [r7, #10]
 80001e2:	e013      	b.n	800020c <EXT_OTA_Receive_Chunk+0xc0>
		{
			ret = HAL_UART_Receive(&huart1, &buffer[idx++], 1, HAL_MAX_DELAY);
 80001e4:	89bb      	ldrh	r3, [r7, #12]
 80001e6:	1c5a      	adds	r2, r3, #1
 80001e8:	81ba      	strh	r2, [r7, #12]
 80001ea:	461a      	mov	r2, r3
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	1899      	adds	r1, r3, r2
 80001f0:	f04f 33ff 	mov.w	r3, #4294967295
 80001f4:	2201      	movs	r2, #1
 80001f6:	482f      	ldr	r0, [pc, #188]	; (80002b4 <EXT_OTA_Receive_Chunk+0x168>)
 80001f8:	f002 f847 	bl	800228a <HAL_UART_Receive>
 80001fc:	4603      	mov	r3, r0
 80001fe:	73fb      	strb	r3, [r7, #15]
			if(ret != HAL_OK)
 8000200:	7bfb      	ldrb	r3, [r7, #15]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d107      	bne.n	8000216 <EXT_OTA_Receive_Chunk+0xca>
		for(uint16_t i = 0; i < data_len; ++i)
 8000206:	897b      	ldrh	r3, [r7, #10]
 8000208:	3301      	adds	r3, #1
 800020a:	817b      	strh	r3, [r7, #10]
 800020c:	897a      	ldrh	r2, [r7, #10]
 800020e:	893b      	ldrh	r3, [r7, #8]
 8000210:	429a      	cmp	r2, r3
 8000212:	d3e7      	bcc.n	80001e4 <EXT_OTA_Receive_Chunk+0x98>
 8000214:	e000      	b.n	8000218 <EXT_OTA_Receive_Chunk+0xcc>
			{
				break;
 8000216:	bf00      	nop
			}
		}

		// Get the CRC of the data packet
		ret = HAL_UART_Receive( &huart1, &buffer[idx], 4, HAL_MAX_DELAY);
 8000218:	89bb      	ldrh	r3, [r7, #12]
 800021a:	687a      	ldr	r2, [r7, #4]
 800021c:	18d1      	adds	r1, r2, r3
 800021e:	f04f 33ff 	mov.w	r3, #4294967295
 8000222:	2204      	movs	r2, #4
 8000224:	4823      	ldr	r0, [pc, #140]	; (80002b4 <EXT_OTA_Receive_Chunk+0x168>)
 8000226:	f002 f830 	bl	800228a <HAL_UART_Receive>
 800022a:	4603      	mov	r3, r0
 800022c:	73fb      	strb	r3, [r7, #15]
		if( ret != HAL_OK )
 800022e:	7bfb      	ldrb	r3, [r7, #15]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d122      	bne.n	800027a <EXT_OTA_Receive_Chunk+0x12e>
		{
		  break;
		}
		idx += 4;
 8000234:	89bb      	ldrh	r3, [r7, #12]
 8000236:	3304      	adds	r3, #4
 8000238:	81bb      	strh	r3, [r7, #12]
		// Receive EOF byte
		ret = HAL_UART_Receive(&huart1, &buffer[idx], 1, HAL_MAX_DELAY);
 800023a:	89bb      	ldrh	r3, [r7, #12]
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	18d1      	adds	r1, r2, r3
 8000240:	f04f 33ff 	mov.w	r3, #4294967295
 8000244:	2201      	movs	r2, #1
 8000246:	481b      	ldr	r0, [pc, #108]	; (80002b4 <EXT_OTA_Receive_Chunk+0x168>)
 8000248:	f002 f81f 	bl	800228a <HAL_UART_Receive>
 800024c:	4603      	mov	r3, r0
 800024e:	73fb      	strb	r3, [r7, #15]
		if(ret != HAL_OK)
 8000250:	7bfb      	ldrb	r3, [r7, #15]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d113      	bne.n	800027e <EXT_OTA_Receive_Chunk+0x132>
		{
			break;
		}
		// Check if the received byte is the SOF
		if(buffer[idx++] != EXT_OTA_EOF)
 8000256:	89bb      	ldrh	r3, [r7, #12]
 8000258:	1c5a      	adds	r2, r3, #1
 800025a:	81ba      	strh	r2, [r7, #12]
 800025c:	461a      	mov	r2, r3
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4413      	add	r3, r2
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	2bbb      	cmp	r3, #187	; 0xbb
 8000266:	d00b      	beq.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
		{
			ret = EXT_OTA_EX_ERR;
 8000268:	2301      	movs	r3, #1
 800026a:	73fb      	strb	r3, [r7, #15]
			break;
 800026c:	e008      	b.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
			break;
 800026e:	bf00      	nop
 8000270:	e006      	b.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
			break;
 8000272:	bf00      	nop
 8000274:	e004      	b.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
			break;
 8000276:	bf00      	nop
 8000278:	e002      	b.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
		  break;
 800027a:	bf00      	nop
 800027c:	e000      	b.n	8000280 <EXT_OTA_Receive_Chunk+0x134>
			break;
 800027e:	bf00      	nop
		}
	}
	while(0);

	// Check for error
	if(ret != HAL_OK)
 8000280:	7bfb      	ldrb	r3, [r7, #15]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d004      	beq.n	8000290 <EXT_OTA_Receive_Chunk+0x144>
	{
		printf("Received error!\r\n");
 8000286:	480c      	ldr	r0, [pc, #48]	; (80002b8 <EXT_OTA_Receive_Chunk+0x16c>)
 8000288:	f002 fa46 	bl	8002718 <puts>
		idx = 0;
 800028c:	2300      	movs	r3, #0
 800028e:	81bb      	strh	r3, [r7, #12]
	}

	if(max_len < idx)
 8000290:	887a      	ldrh	r2, [r7, #2]
 8000292:	89bb      	ldrh	r3, [r7, #12]
 8000294:	429a      	cmp	r2, r3
 8000296:	d207      	bcs.n	80002a8 <EXT_OTA_Receive_Chunk+0x15c>
	{
		printf("Received more data than expected. Expected = %d, Received = %d\r\n", max_len, idx);
 8000298:	887b      	ldrh	r3, [r7, #2]
 800029a:	89ba      	ldrh	r2, [r7, #12]
 800029c:	4619      	mov	r1, r3
 800029e:	4807      	ldr	r0, [pc, #28]	; (80002bc <EXT_OTA_Receive_Chunk+0x170>)
 80002a0:	f002 f9b4 	bl	800260c <iprintf>
		idx = 0;
 80002a4:	2300      	movs	r3, #0
 80002a6:	81bb      	strh	r3, [r7, #12]
	}
	return idx;
 80002a8:	89bb      	ldrh	r3, [r7, #12]
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	200004a4 	.word	0x200004a4
 80002b8:	08003638 	.word	0x08003638
 80002bc:	0800364c 	.word	0x0800364c

080002c0 <EXT_OTA_Process_Data>:
 * param buffer: the received buffer
 * param len: the data len to be received
 * retval ETX_OTA_EX
 */
static EXT_OTA_EX EXT_OTA_Process_Data(uint8_t* buffer, uint16_t len)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b08a      	sub	sp, #40	; 0x28
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	460b      	mov	r3, r1
 80002ca:	807b      	strh	r3, [r7, #2]
	EXT_OTA_EX ret = EXT_OTA_EX_ERR;
 80002cc:	2301      	movs	r3, #1
 80002ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	do
	{
		// Check the receive buffer
		if(buffer == NULL || len == 0)
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	f000 80aa 	beq.w	800042e <EXT_OTA_Process_Data+0x16e>
 80002da:	887b      	ldrh	r3, [r7, #2]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	f000 80a6 	beq.w	800042e <EXT_OTA_Process_Data+0x16e>
			break;
		// Check if we receive OTA Abort command
		EXT_OTA_COMMAND* cmd = (EXT_OTA_COMMAND*)&buffer;
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	623b      	str	r3, [r7, #32]
		if(cmd->packet_type == EXT_OTA_PACKET_TYPE_CMD)
 80002e6:	6a3b      	ldr	r3, [r7, #32]
 80002e8:	785b      	ldrb	r3, [r3, #1]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d104      	bne.n	80002f8 <EXT_OTA_Process_Data+0x38>
		{
			if(cmd->cmd == EXT_OTA_CMD_ABORT)
 80002ee:	6a3b      	ldr	r3, [r7, #32]
 80002f0:	791b      	ldrb	r3, [r3, #4]
 80002f2:	2b02      	cmp	r3, #2
 80002f4:	f000 809d 	beq.w	8000432 <EXT_OTA_Process_Data+0x172>
			{
				break;
			}
		}

		switch(ota_state)
 80002f8:	4b55      	ldr	r3, [pc, #340]	; (8000450 <EXT_OTA_Process_Data+0x190>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	2b04      	cmp	r3, #4
 80002fe:	f200 8092 	bhi.w	8000426 <EXT_OTA_Process_Data+0x166>
 8000302:	a201      	add	r2, pc, #4	; (adr r2, 8000308 <EXT_OTA_Process_Data+0x48>)
 8000304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000308:	0800031d 	.word	0x0800031d
 800030c:	0800032b 	.word	0x0800032b
 8000310:	08000353 	.word	0x08000353
 8000314:	08000393 	.word	0x08000393
 8000318:	080003ff 	.word	0x080003ff
		{
		case EXT_OTA_STATE_IDLE:
		{
			printf("EXT_OTA_STATE_IDLE...\r\n");
 800031c:	484d      	ldr	r0, [pc, #308]	; (8000454 <EXT_OTA_Process_Data+0x194>)
 800031e:	f002 f9fb 	bl	8002718 <puts>
			ret = EXT_OTA_EX_OK;
 8000322:	2300      	movs	r3, #0
 8000324:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
			break;
 8000328:	e08c      	b.n	8000444 <EXT_OTA_Process_Data+0x184>

		case EXT_OTA_STATE_START:
		{
			EXT_OTA_COMMAND* cmd = (EXT_OTA_COMMAND*)buffer;
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	60fb      	str	r3, [r7, #12]
			if(cmd->packet_type == EXT_OTA_PACKET_TYPE_CMD)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	785b      	ldrb	r3, [r3, #1]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d17f      	bne.n	8000436 <EXT_OTA_Process_Data+0x176>
			{
				if(cmd->cmd == EXT_OTA_CMD_START)
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	791b      	ldrb	r3, [r3, #4]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d17b      	bne.n	8000436 <EXT_OTA_Process_Data+0x176>
				{
					printf("Received OTA START command\r\n");
 800033e:	4846      	ldr	r0, [pc, #280]	; (8000458 <EXT_OTA_Process_Data+0x198>)
 8000340:	f002 f9ea 	bl	8002718 <puts>
					ota_state = EXT_OTA_STATE_HEADER;
 8000344:	4b42      	ldr	r3, [pc, #264]	; (8000450 <EXT_OTA_Process_Data+0x190>)
 8000346:	2202      	movs	r2, #2
 8000348:	701a      	strb	r2, [r3, #0]
					ret = EXT_OTA_EX_OK;
 800034a:	2300      	movs	r3, #0
 800034c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
			}
		}
			break;
 8000350:	e071      	b.n	8000436 <EXT_OTA_Process_Data+0x176>

		case EXT_OTA_STATE_HEADER:
		{
			EXT_OTA_HEADER* header = (EXT_OTA_HEADER*)buffer;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	613b      	str	r3, [r7, #16]
			if(header->packet_type == EXT_OTA_PACKET_TYPE_HEADER)
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	785b      	ldrb	r3, [r3, #1]
 800035a:	2b02      	cmp	r3, #2
 800035c:	d16d      	bne.n	800043a <EXT_OTA_Process_Data+0x17a>
			{
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800035e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000362:	483e      	ldr	r0, [pc, #248]	; (800045c <EXT_OTA_Process_Data+0x19c>)
 8000364:	f001 f9fa 	bl	800175c <HAL_GPIO_TogglePin>
				ota_fw_total_size = header->meta_data.packet_size;
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	685b      	ldr	r3, [r3, #4]
 800036c:	4a3c      	ldr	r2, [pc, #240]	; (8000460 <EXT_OTA_Process_Data+0x1a0>)
 800036e:	6013      	str	r3, [r2, #0]
				ota_fw_crc = header->meta_data.packet_crc;
 8000370:	693b      	ldr	r3, [r7, #16]
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a3b      	ldr	r2, [pc, #236]	; (8000464 <EXT_OTA_Process_Data+0x1a4>)
 8000376:	6013      	str	r3, [r2, #0]
				printf("Received OTA Header. FW Size = %lu\r\n", ota_fw_total_size);
 8000378:	4b39      	ldr	r3, [pc, #228]	; (8000460 <EXT_OTA_Process_Data+0x1a0>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4619      	mov	r1, r3
 800037e:	483a      	ldr	r0, [pc, #232]	; (8000468 <EXT_OTA_Process_Data+0x1a8>)
 8000380:	f002 f944 	bl	800260c <iprintf>
				ota_state = EXT_OTA_STATE_DATA;
 8000384:	4b32      	ldr	r3, [pc, #200]	; (8000450 <EXT_OTA_Process_Data+0x190>)
 8000386:	2203      	movs	r2, #3
 8000388:	701a      	strb	r2, [r3, #0]
				ret = EXT_OTA_EX_OK;
 800038a:	2300      	movs	r3, #0
 800038c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		}
			break;
 8000390:	e053      	b.n	800043a <EXT_OTA_Process_Data+0x17a>

		case EXT_OTA_STATE_DATA:
		{
			EXT_OTA_DATA* data = (EXT_OTA_DATA*)buffer;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	61bb      	str	r3, [r7, #24]
			uint16_t data_len = data->data_len;
 8000396:	69bb      	ldr	r3, [r7, #24]
 8000398:	789a      	ldrb	r2, [r3, #2]
 800039a:	78db      	ldrb	r3, [r3, #3]
 800039c:	021b      	lsls	r3, r3, #8
 800039e:	4313      	orrs	r3, r2
 80003a0:	82fb      	strh	r3, [r7, #22]
			HAL_StatusTypeDef ex;

			if(data->packet_type == EXT_OTA_PACKET_TYPE_DATA)
 80003a2:	69bb      	ldr	r3, [r7, #24]
 80003a4:	785b      	ldrb	r3, [r3, #1]
 80003a6:	2b01      	cmp	r3, #1
 80003a8:	d149      	bne.n	800043e <EXT_OTA_Process_Data+0x17e>
			{
				ex = EXT_OTA_Flash_Data_Write(buffer + 4, data_len, (ota_fw_received_size == 0));
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	1d18      	adds	r0, r3, #4
 80003ae:	4b2f      	ldr	r3, [pc, #188]	; (800046c <EXT_OTA_Process_Data+0x1ac>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	bf0c      	ite	eq
 80003b6:	2301      	moveq	r3, #1
 80003b8:	2300      	movne	r3, #0
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	461a      	mov	r2, r3
 80003be:	8afb      	ldrh	r3, [r7, #22]
 80003c0:	4619      	mov	r1, r3
 80003c2:	f000 f87d 	bl	80004c0 <EXT_OTA_Flash_Data_Write>
 80003c6:	4603      	mov	r3, r0
 80003c8:	757b      	strb	r3, [r7, #21]
				if(ex == HAL_OK)
 80003ca:	7d7b      	ldrb	r3, [r7, #21]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d136      	bne.n	800043e <EXT_OTA_Process_Data+0x17e>
				{
					printf("[%ld/%ld]\r\n", ota_fw_received_size/EXT_OTA_DATA_MAX_SIZE, ota_fw_total_size/EXT_OTA_DATA_MAX_SIZE);
 80003d0:	4b26      	ldr	r3, [pc, #152]	; (800046c <EXT_OTA_Process_Data+0x1ac>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	0a99      	lsrs	r1, r3, #10
 80003d6:	4b22      	ldr	r3, [pc, #136]	; (8000460 <EXT_OTA_Process_Data+0x1a0>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	0a9b      	lsrs	r3, r3, #10
 80003dc:	461a      	mov	r2, r3
 80003de:	4824      	ldr	r0, [pc, #144]	; (8000470 <EXT_OTA_Process_Data+0x1b0>)
 80003e0:	f002 f914 	bl	800260c <iprintf>
					if(ota_fw_received_size >= ota_fw_total_size)
 80003e4:	4b21      	ldr	r3, [pc, #132]	; (800046c <EXT_OTA_Process_Data+0x1ac>)
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	4b1d      	ldr	r3, [pc, #116]	; (8000460 <EXT_OTA_Process_Data+0x1a0>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d302      	bcc.n	80003f6 <EXT_OTA_Process_Data+0x136>
					{
						ota_state = EXT_OTA_STATE_END;
 80003f0:	4b17      	ldr	r3, [pc, #92]	; (8000450 <EXT_OTA_Process_Data+0x190>)
 80003f2:	2204      	movs	r2, #4
 80003f4:	701a      	strb	r2, [r3, #0]
					}
					ret = EXT_OTA_EX_OK;
 80003f6:	2300      	movs	r3, #0
 80003f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
			}
		}
			break;
 80003fc:	e01f      	b.n	800043e <EXT_OTA_Process_Data+0x17e>

		case EXT_OTA_STATE_END:
		{
			EXT_OTA_COMMAND* cmd = (EXT_OTA_COMMAND*)buffer;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	61fb      	str	r3, [r7, #28]
			if(cmd->packet_type == EXT_OTA_PACKET_TYPE_CMD)
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	785b      	ldrb	r3, [r3, #1]
 8000406:	2b00      	cmp	r3, #0
 8000408:	d11b      	bne.n	8000442 <EXT_OTA_Process_Data+0x182>
			{
				if(cmd->cmd == EXT_OTA_CMD_END)
 800040a:	69fb      	ldr	r3, [r7, #28]
 800040c:	791b      	ldrb	r3, [r3, #4]
 800040e:	2b01      	cmp	r3, #1
 8000410:	d117      	bne.n	8000442 <EXT_OTA_Process_Data+0x182>
				{
					printf("Received OTA END command\r\n");
 8000412:	4818      	ldr	r0, [pc, #96]	; (8000474 <EXT_OTA_Process_Data+0x1b4>)
 8000414:	f002 f980 	bl	8002718 <puts>
					ota_state = EXT_OTA_STATE_IDLE;
 8000418:	4b0d      	ldr	r3, [pc, #52]	; (8000450 <EXT_OTA_Process_Data+0x190>)
 800041a:	2200      	movs	r2, #0
 800041c:	701a      	strb	r2, [r3, #0]
					ret = EXT_OTA_EX_OK;
 800041e:	2300      	movs	r3, #0
 8000420:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
			}
		}
			break;
 8000424:	e00d      	b.n	8000442 <EXT_OTA_Process_Data+0x182>

		default:
		{
			ret = EXT_OTA_EX_ERR;
 8000426:	2301      	movs	r3, #1
 8000428:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
			break;
 800042c:	e00a      	b.n	8000444 <EXT_OTA_Process_Data+0x184>
		}
	}
 800042e:	bf00      	nop
 8000430:	e008      	b.n	8000444 <EXT_OTA_Process_Data+0x184>
				break;
 8000432:	bf00      	nop
 8000434:	e006      	b.n	8000444 <EXT_OTA_Process_Data+0x184>
			break;
 8000436:	bf00      	nop
 8000438:	e004      	b.n	8000444 <EXT_OTA_Process_Data+0x184>
			break;
 800043a:	bf00      	nop
 800043c:	e002      	b.n	8000444 <EXT_OTA_Process_Data+0x184>
			break;
 800043e:	bf00      	nop
 8000440:	e000      	b.n	8000444 <EXT_OTA_Process_Data+0x184>
			break;
 8000442:	bf00      	nop
	while(0);

	return ret;
 8000444:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000448:	4618      	mov	r0, r3
 800044a:	3728      	adds	r7, #40	; 0x28
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	20000495 	.word	0x20000495
 8000454:	08003690 	.word	0x08003690
 8000458:	080036a8 	.word	0x080036a8
 800045c:	40011000 	.word	0x40011000
 8000460:	20000498 	.word	0x20000498
 8000464:	2000049c 	.word	0x2000049c
 8000468:	080036c4 	.word	0x080036c4
 800046c:	200004a0 	.word	0x200004a0
 8000470:	080036ec 	.word	0x080036ec
 8000474:	080036f8 	.word	0x080036f8

08000478 <EXT_OTA_Send_Resp>:
 * @brief Send the response from the MCU
 * @param resp_type: ACK or NACK
 * @retval none
 */
static void EXT_OTA_Send_Resp(uint8_t resp_type)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b086      	sub	sp, #24
 800047c:	af00      	add	r7, sp, #0
 800047e:	4603      	mov	r3, r0
 8000480:	71fb      	strb	r3, [r7, #7]
	EXT_OTA_RESP rsp =
 8000482:	23aa      	movs	r3, #170	; 0xaa
 8000484:	733b      	strb	r3, [r7, #12]
 8000486:	2303      	movs	r3, #3
 8000488:	737b      	strb	r3, [r7, #13]
 800048a:	2301      	movs	r3, #1
 800048c:	81fb      	strh	r3, [r7, #14]
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	743b      	strb	r3, [r7, #16]
 8000492:	2300      	movs	r3, #0
 8000494:	747b      	strb	r3, [r7, #17]
 8000496:	2300      	movs	r3, #0
 8000498:	74bb      	strb	r3, [r7, #18]
 800049a:	2300      	movs	r3, #0
 800049c:	74fb      	strb	r3, [r7, #19]
 800049e:	2300      	movs	r3, #0
 80004a0:	753b      	strb	r3, [r7, #20]
 80004a2:	23bb      	movs	r3, #187	; 0xbb
 80004a4:	757b      	strb	r3, [r7, #21]
		.data_len 		= 1,
		.status 		= resp_type,
		.crc			= 0,
		.eof			= EXT_OTA_EOF
	};
	HAL_UART_Transmit(&huart1, (uint8_t*)&rsp, sizeof(EXT_OTA_RESP), 100);
 80004a6:	f107 010c 	add.w	r1, r7, #12
 80004aa:	2364      	movs	r3, #100	; 0x64
 80004ac:	220a      	movs	r2, #10
 80004ae:	4803      	ldr	r0, [pc, #12]	; (80004bc <EXT_OTA_Send_Resp+0x44>)
 80004b0:	f001 fe68 	bl	8002184 <HAL_UART_Transmit>
}
 80004b4:	bf00      	nop
 80004b6:	3718      	adds	r7, #24
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	200004a4 	.word	0x200004a4

080004c0 <EXT_OTA_Flash_Data_Write>:
 * @param data: data to be written
 * @param data_len: length of the data to be written
 * @param is_first_block: true - if this is the first block
 */
static HAL_StatusTypeDef EXT_OTA_Flash_Data_Write(uint8_t* data, uint16_t data_len, uint8_t is_first_block)
{
 80004c0:	b5b0      	push	{r4, r5, r7, lr}
 80004c2:	b08a      	sub	sp, #40	; 0x28
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	460b      	mov	r3, r1
 80004ca:	807b      	strh	r3, [r7, #2]
 80004cc:	4613      	mov	r3, r2
 80004ce:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef ret = HAL_OK;
 80004d0:	2300      	movs	r3, #0
 80004d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// Data write sequence
	do
	{
		// Unlock flash memory
		ret = HAL_FLASH_Unlock();
 80004d6:	f000 fe15 	bl	8001104 <HAL_FLASH_Unlock>
 80004da:	4603      	mov	r3, r0
 80004dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(ret != HAL_OK)
 80004e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d003      	beq.n	80004f0 <EXT_OTA_Flash_Data_Write+0x30>
		{
			printf("Unable to unlock Flash memory, update stopped!");
 80004e8:	483c      	ldr	r0, [pc, #240]	; (80005dc <EXT_OTA_Flash_Data_Write+0x11c>)
 80004ea:	f002 f88f 	bl	800260c <iprintf>
			break;
 80004ee:	e06e      	b.n	80005ce <EXT_OTA_Flash_Data_Write+0x10e>
		}
		// Erase the flash in the first time
		if(is_first_block)
 80004f0:	787b      	ldrb	r3, [r7, #1]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d01b      	beq.n	800052e <EXT_OTA_Flash_Data_Write+0x6e>
		{
			printf("Erasing flash memory");
 80004f6:	483a      	ldr	r0, [pc, #232]	; (80005e0 <EXT_OTA_Flash_Data_Write+0x120>)
 80004f8:	f002 f888 	bl	800260c <iprintf>

			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t sector_error;

			EraseInitStruct.TypeErase 	= FLASH_TYPEERASE_PAGES;
 80004fc:	2300      	movs	r3, #0
 80004fe:	613b      	str	r3, [r7, #16]
			EraseInitStruct.PageAddress = EXT_APP_START_ADD;
 8000500:	4b38      	ldr	r3, [pc, #224]	; (80005e4 <EXT_OTA_Flash_Data_Write+0x124>)
 8000502:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.NbPages 	= 47;	// 47 KB
 8000504:	232f      	movs	r3, #47	; 0x2f
 8000506:	61fb      	str	r3, [r7, #28]
			ret = HAL_FLASHEx_Erase(&EraseInitStruct, &sector_error);
 8000508:	f107 020c 	add.w	r2, r7, #12
 800050c:	f107 0310 	add.w	r3, r7, #16
 8000510:	4611      	mov	r1, r2
 8000512:	4618      	mov	r0, r3
 8000514:	f000 fede 	bl	80012d4 <HAL_FLASHEx_Erase>
 8000518:	4603      	mov	r3, r0
 800051a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if(ret != HAL_OK)
 800051e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000522:	2b00      	cmp	r3, #0
 8000524:	d003      	beq.n	800052e <EXT_OTA_Flash_Data_Write+0x6e>
			{
				printf("Unable to erase Flash memory, updating stopped");
 8000526:	4830      	ldr	r0, [pc, #192]	; (80005e8 <EXT_OTA_Flash_Data_Write+0x128>)
 8000528:	f002 f870 	bl	800260c <iprintf>
 800052c:	e04f      	b.n	80005ce <EXT_OTA_Flash_Data_Write+0x10e>
				break;
			}
		}

		// Write data to the flash memory
		for(uint16_t i = 0; i < data_len / 2; ++i)
 800052e:	2300      	movs	r3, #0
 8000530:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000532:	e034      	b.n	800059e <EXT_OTA_Flash_Data_Write+0xde>
		{
			uint16_t halfword_data = data[i * 2] | (data[i * 2 + 1] << 8);
 8000534:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	461a      	mov	r2, r3
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4413      	add	r3, r2
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	b21a      	sxth	r2, r3
 8000542:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	3301      	adds	r3, #1
 8000548:	6879      	ldr	r1, [r7, #4]
 800054a:	440b      	add	r3, r1
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	021b      	lsls	r3, r3, #8
 8000550:	b21b      	sxth	r3, r3
 8000552:	4313      	orrs	r3, r2
 8000554:	b21b      	sxth	r3, r3
 8000556:	847b      	strh	r3, [r7, #34]	; 0x22
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, (EXT_APP_START_ADD + ota_fw_received_size), halfword_data);
 8000558:	4b24      	ldr	r3, [pc, #144]	; (80005ec <EXT_OTA_Flash_Data_Write+0x12c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 8000560:	f501 4188 	add.w	r1, r1, #17408	; 0x4400
 8000564:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000566:	2200      	movs	r2, #0
 8000568:	461c      	mov	r4, r3
 800056a:	4615      	mov	r5, r2
 800056c:	4622      	mov	r2, r4
 800056e:	462b      	mov	r3, r5
 8000570:	2001      	movs	r0, #1
 8000572:	f000 fd57 	bl	8001024 <HAL_FLASH_Program>
 8000576:	4603      	mov	r3, r0
 8000578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if(ret == HAL_OK)
 800057c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000580:	2b00      	cmp	r3, #0
 8000582:	d105      	bne.n	8000590 <EXT_OTA_Flash_Data_Write+0xd0>
			{
				ota_fw_received_size += 2;
 8000584:	4b19      	ldr	r3, [pc, #100]	; (80005ec <EXT_OTA_Flash_Data_Write+0x12c>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	3302      	adds	r3, #2
 800058a:	4a18      	ldr	r2, [pc, #96]	; (80005ec <EXT_OTA_Flash_Data_Write+0x12c>)
 800058c:	6013      	str	r3, [r2, #0]
 800058e:	e003      	b.n	8000598 <EXT_OTA_Flash_Data_Write+0xd8>
			}
			else
			{
				printf("Error: Unable to write to Flash, update stopped!");
 8000590:	4817      	ldr	r0, [pc, #92]	; (80005f0 <EXT_OTA_Flash_Data_Write+0x130>)
 8000592:	f002 f83b 	bl	800260c <iprintf>
				break;
 8000596:	e008      	b.n	80005aa <EXT_OTA_Flash_Data_Write+0xea>
		for(uint16_t i = 0; i < data_len / 2; ++i)
 8000598:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800059a:	3301      	adds	r3, #1
 800059c:	84bb      	strh	r3, [r7, #36]	; 0x24
 800059e:	887b      	ldrh	r3, [r7, #2]
 80005a0:	085b      	lsrs	r3, r3, #1
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d3c4      	bcc.n	8000534 <EXT_OTA_Flash_Data_Write+0x74>
			}
		}
		if(ret != HAL_OK)
 80005aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d10c      	bne.n	80005cc <EXT_OTA_Flash_Data_Write+0x10c>
		{
			break;
		}

		// Lock the Flash memory
		ret = HAL_FLASH_Lock();
 80005b2:	f000 fdcd 	bl	8001150 <HAL_FLASH_Lock>
 80005b6:	4603      	mov	r3, r0
 80005b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(ret != HAL_OK)
 80005bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d004      	beq.n	80005ce <EXT_OTA_Flash_Data_Write+0x10e>
		{
			printf("Error: Unable to lock Flash, update stopped!");
 80005c4:	480b      	ldr	r0, [pc, #44]	; (80005f4 <EXT_OTA_Flash_Data_Write+0x134>)
 80005c6:	f002 f821 	bl	800260c <iprintf>
			break;
 80005ca:	e000      	b.n	80005ce <EXT_OTA_Flash_Data_Write+0x10e>
			break;
 80005cc:	bf00      	nop
		}
	}
	while(0);

	return ret;
 80005ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3728      	adds	r7, #40	; 0x28
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bdb0      	pop	{r4, r5, r7, pc}
 80005da:	bf00      	nop
 80005dc:	08003714 	.word	0x08003714
 80005e0:	08003744 	.word	0x08003744
 80005e4:	08004400 	.word	0x08004400
 80005e8:	0800375c 	.word	0x0800375c
 80005ec:	200004a0 	.word	0x200004a0
 80005f0:	0800378c 	.word	0x0800378c
 80005f4:	080037c0 	.word	0x080037c0

080005f8 <EXT_OTA_Update>:

/******************************** General Function *****************************/

EXT_OTA_EX EXT_OTA_Update(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
	EXT_OTA_EX ret = EXT_OTA_EX_OK;
 80005fe:	2300      	movs	r3, #0
 8000600:	71fb      	strb	r3, [r7, #7]
	uint16_t len = 0;
 8000602:	2300      	movs	r3, #0
 8000604:	80bb      	strh	r3, [r7, #4]

	printf("Waiting for the OTA firmware\r\n");
 8000606:	4821      	ldr	r0, [pc, #132]	; (800068c <EXT_OTA_Update+0x94>)
 8000608:	f002 f886 	bl	8002718 <puts>

	// Reset the variables
	ota_fw_total_size 		= 0;
 800060c:	4b20      	ldr	r3, [pc, #128]	; (8000690 <EXT_OTA_Update+0x98>)
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
	ota_fw_received_size 	= 0;
 8000612:	4b20      	ldr	r3, [pc, #128]	; (8000694 <EXT_OTA_Update+0x9c>)
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
	ota_fw_crc				= 0;
 8000618:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <EXT_OTA_Update+0xa0>)
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
	ota_state				= EXT_OTA_STATE_START;
 800061e:	4b1f      	ldr	r3, [pc, #124]	; (800069c <EXT_OTA_Update+0xa4>)
 8000620:	2201      	movs	r2, #1
 8000622:	701a      	strb	r2, [r3, #0]

	do
	{
		memset(rcv_buffer, 0, EXT_OTA_PACKET_MAX_SIZE);
 8000624:	f240 4209 	movw	r2, #1033	; 0x409
 8000628:	2100      	movs	r1, #0
 800062a:	481d      	ldr	r0, [pc, #116]	; (80006a0 <EXT_OTA_Update+0xa8>)
 800062c:	f001 ffe6 	bl	80025fc <memset>

		len = EXT_OTA_Receive_Chunk(rcv_buffer, EXT_OTA_PACKET_MAX_SIZE);
 8000630:	f240 4109 	movw	r1, #1033	; 0x409
 8000634:	481a      	ldr	r0, [pc, #104]	; (80006a0 <EXT_OTA_Update+0xa8>)
 8000636:	f7ff fd89 	bl	800014c <EXT_OTA_Receive_Chunk>
 800063a:	4603      	mov	r3, r0
 800063c:	80bb      	strh	r3, [r7, #4]

		if(len != 0)
 800063e:	88bb      	ldrh	r3, [r7, #4]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d007      	beq.n	8000654 <EXT_OTA_Update+0x5c>
		{
			ret = EXT_OTA_Process_Data(rcv_buffer, len);
 8000644:	88bb      	ldrh	r3, [r7, #4]
 8000646:	4619      	mov	r1, r3
 8000648:	4815      	ldr	r0, [pc, #84]	; (80006a0 <EXT_OTA_Update+0xa8>)
 800064a:	f7ff fe39 	bl	80002c0 <EXT_OTA_Process_Data>
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
 8000652:	e001      	b.n	8000658 <EXT_OTA_Update+0x60>
		}
		else
		{
			ret = EXT_OTA_EX_ERR;
 8000654:	2301      	movs	r3, #1
 8000656:	71fb      	strb	r3, [r7, #7]
		}

		if(ret == EXT_OTA_EX_OK)
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d106      	bne.n	800066c <EXT_OTA_Update+0x74>
		{
			printf("Sending ACK\r\n");
 800065e:	4811      	ldr	r0, [pc, #68]	; (80006a4 <EXT_OTA_Update+0xac>)
 8000660:	f002 f85a 	bl	8002718 <puts>
			EXT_OTA_Send_Resp(EXT_OTA_ACK);
 8000664:	2000      	movs	r0, #0
 8000666:	f7ff ff07 	bl	8000478 <EXT_OTA_Send_Resp>
 800066a:	e006      	b.n	800067a <EXT_OTA_Update+0x82>
		}
		else
		{
			printf("Sending NACK\r\n");
 800066c:	480e      	ldr	r0, [pc, #56]	; (80006a8 <EXT_OTA_Update+0xb0>)
 800066e:	f002 f853 	bl	8002718 <puts>
			EXT_OTA_Send_Resp(EXT_OTA_NACK);
 8000672:	2001      	movs	r0, #1
 8000674:	f7ff ff00 	bl	8000478 <EXT_OTA_Send_Resp>
			break;
 8000678:	e003      	b.n	8000682 <EXT_OTA_Update+0x8a>
		}
	}
	while(ota_state != EXT_OTA_STATE_IDLE);
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <EXT_OTA_Update+0xa4>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1d0      	bne.n	8000624 <EXT_OTA_Update+0x2c>

	return ret;
 8000682:	79fb      	ldrb	r3, [r7, #7]
}
 8000684:	4618      	mov	r0, r3
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	080037f0 	.word	0x080037f0
 8000690:	20000498 	.word	0x20000498
 8000694:	200004a0 	.word	0x200004a0
 8000698:	2000049c 	.word	0x2000049c
 800069c:	20000495 	.word	0x20000495
 80006a0:	2000008c 	.word	0x2000008c
 80006a4:	08003810 	.word	0x08003810
 80006a8:	08003820 	.word	0x08003820

080006ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b2:	f000 fb2f 	bl	8000d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b6:	f000 f831 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ba:	f000 f8c9 	bl	8000850 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80006be:	f000 f873 	bl	80007a8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80006c2:	f000 f89b 	bl	80007fc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Starting bootloader version 0.2");
 80006c6:	4811      	ldr	r0, [pc, #68]	; (800070c <main+0x60>)
 80006c8:	f001 ffa0 	bl	800260c <iprintf>
  for(uint8_t i = 0; i < 30; ++i)
 80006cc:	2300      	movs	r3, #0
 80006ce:	71fb      	strb	r3, [r7, #7]
 80006d0:	e00a      	b.n	80006e8 <main+0x3c>
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80006d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006d6:	480e      	ldr	r0, [pc, #56]	; (8000710 <main+0x64>)
 80006d8:	f001 f840 	bl	800175c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80006dc:	2064      	movs	r0, #100	; 0x64
 80006de:	f000 fb99 	bl	8000e14 <HAL_Delay>
  for(uint8_t i = 0; i < 30; ++i)
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	3301      	adds	r3, #1
 80006e6:	71fb      	strb	r3, [r7, #7]
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	2b1d      	cmp	r3, #29
 80006ec:	d9f1      	bls.n	80006d2 <main+0x26>
  }

//  Firmware_Update();
  if(EXT_OTA_Update() != EXT_OTA_EX_OK)
 80006ee:	f7ff ff83 	bl	80005f8 <EXT_OTA_Update>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d003      	beq.n	8000700 <main+0x54>
  {
	  printf("Error: OTA update halted!\r\n");
 80006f8:	4806      	ldr	r0, [pc, #24]	; (8000714 <main+0x68>)
 80006fa:	f002 f80d 	bl	8002718 <puts>
	  while(1);
 80006fe:	e7fe      	b.n	80006fe <main+0x52>
  }
  else
  {
	  printf("Firmware update is done||| Rebooting...\r\n");
 8000700:	4805      	ldr	r0, [pc, #20]	; (8000718 <main+0x6c>)
 8000702:	f002 f809 	bl	8002718 <puts>
  }
//
  Goto_Application();
 8000706:	f000 f90d 	bl	8000924 <Goto_Application>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070a:	e7fe      	b.n	800070a <main+0x5e>
 800070c:	08003830 	.word	0x08003830
 8000710:	40011000 	.word	0x40011000
 8000714:	08003850 	.word	0x08003850
 8000718:	0800386c 	.word	0x0800386c

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b090      	sub	sp, #64	; 0x40
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0318 	add.w	r3, r7, #24
 8000726:	2228      	movs	r2, #40	; 0x28
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f001 ff66 	bl	80025fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800073e:	2301      	movs	r3, #1
 8000740:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000742:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000746:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074c:	2301      	movs	r3, #1
 800074e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000750:	2302      	movs	r3, #2
 8000752:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000754:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000758:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800075a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800075e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000760:	f107 0318 	add.w	r3, r7, #24
 8000764:	4618      	mov	r0, r3
 8000766:	f001 f8ad 	bl	80018c4 <HAL_RCC_OscConfig>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000770:	f000 f91e 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000774:	230f      	movs	r3, #15
 8000776:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000778:	2302      	movs	r3, #2
 800077a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000780:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000784:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2102      	movs	r1, #2
 800078e:	4618      	mov	r0, r3
 8000790:	f001 fb1a 	bl	8001dc8 <HAL_RCC_ClockConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800079a:	f000 f909 	bl	80009b0 <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	3740      	adds	r7, #64	; 0x40
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	; (80007f8 <MX_USART1_UART_Init+0x50>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007de:	4805      	ldr	r0, [pc, #20]	; (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007e0:	f001 fc80 	bl	80020e4 <HAL_UART_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007ea:	f000 f8e1 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	200004a4 	.word	0x200004a4
 80007f8:	40013800 	.word	0x40013800

080007fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000800:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000802:	4a12      	ldr	r2, [pc, #72]	; (800084c <MX_USART3_UART_Init+0x50>)
 8000804:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000808:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800080c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000814:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000820:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000822:	220c      	movs	r2, #12
 8000824:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000826:	4b08      	ldr	r3, [pc, #32]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000832:	4805      	ldr	r0, [pc, #20]	; (8000848 <MX_USART3_UART_Init+0x4c>)
 8000834:	f001 fc56 	bl	80020e4 <HAL_UART_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800083e:	f000 f8b7 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200004ec 	.word	0x200004ec
 800084c:	40004800 	.word	0x40004800

08000850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000864:	4b24      	ldr	r3, [pc, #144]	; (80008f8 <MX_GPIO_Init+0xa8>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a23      	ldr	r2, [pc, #140]	; (80008f8 <MX_GPIO_Init+0xa8>)
 800086a:	f043 0310 	orr.w	r3, r3, #16
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b21      	ldr	r3, [pc, #132]	; (80008f8 <MX_GPIO_Init+0xa8>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0310 	and.w	r3, r3, #16
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087c:	4b1e      	ldr	r3, [pc, #120]	; (80008f8 <MX_GPIO_Init+0xa8>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	4a1d      	ldr	r2, [pc, #116]	; (80008f8 <MX_GPIO_Init+0xa8>)
 8000882:	f043 0320 	orr.w	r3, r3, #32
 8000886:	6193      	str	r3, [r2, #24]
 8000888:	4b1b      	ldr	r3, [pc, #108]	; (80008f8 <MX_GPIO_Init+0xa8>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	f003 0320 	and.w	r3, r3, #32
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <MX_GPIO_Init+0xa8>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a17      	ldr	r2, [pc, #92]	; (80008f8 <MX_GPIO_Init+0xa8>)
 800089a:	f043 0308 	orr.w	r3, r3, #8
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b15      	ldr	r3, [pc, #84]	; (80008f8 <MX_GPIO_Init+0xa8>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0308 	and.w	r3, r3, #8
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <MX_GPIO_Init+0xa8>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	4a11      	ldr	r2, [pc, #68]	; (80008f8 <MX_GPIO_Init+0xa8>)
 80008b2:	f043 0304 	orr.w	r3, r3, #4
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <MX_GPIO_Init+0xa8>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f003 0304 	and.w	r3, r3, #4
 80008c0:	603b      	str	r3, [r7, #0]
 80008c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ca:	480c      	ldr	r0, [pc, #48]	; (80008fc <MX_GPIO_Init+0xac>)
 80008cc:	f000 ff2e 	bl	800172c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2302      	movs	r3, #2
 80008e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008e2:	f107 0310 	add.w	r3, r7, #16
 80008e6:	4619      	mov	r1, r3
 80008e8:	4804      	ldr	r0, [pc, #16]	; (80008fc <MX_GPIO_Init+0xac>)
 80008ea:	f000 fd9b 	bl	8001424 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ee:	bf00      	nop
 80008f0:	3720      	adds	r7, #32
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40021000 	.word	0x40021000
 80008fc:	40011000 	.word	0x40011000

08000900 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE* f)
#endif
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, 500);
 8000908:	1d39      	adds	r1, r7, #4
 800090a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800090e:	2201      	movs	r2, #1
 8000910:	4803      	ldr	r0, [pc, #12]	; (8000920 <__io_putchar+0x20>)
 8000912:	f001 fc37 	bl	8002184 <HAL_UART_Transmit>

	return ch;
 8000916:	687b      	ldr	r3, [r7, #4]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200004ec 	.word	0x200004ec

08000924 <Goto_Application>:

// Function to jump to the application
static void Goto_Application(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
	printf("Jumping to the application!");
 800092a:	481a      	ldr	r0, [pc, #104]	; (8000994 <Goto_Application+0x70>)
 800092c:	f001 fe6e 	bl	800260c <iprintf>
	void (*AppReset_Handler)(void) = (void*)(*((volatile uint32_t*)(APP_START_ADD + 4U)));
 8000930:	4b19      	ldr	r3, [pc, #100]	; (8000998 <Goto_Application+0x74>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	607b      	str	r3, [r7, #4]
	if(AppReset_Handler == (void*)0xFFFFFFFF)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800093c:	d103      	bne.n	8000946 <Goto_Application+0x22>

	{
		printf("Error: Invalid application!");
 800093e:	4817      	ldr	r0, [pc, #92]	; (800099c <Goto_Application+0x78>)
 8000940:	f001 fe64 	bl	800260c <iprintf>
		while(1);
 8000944:	e7fe      	b.n	8000944 <Goto_Application+0x20>
	}
	// De-init all the peripherals and clock system
	HAL_RCC_DeInit();
 8000946:	f000 ff23 	bl	8001790 <HAL_RCC_DeInit>
	HAL_DeInit();
 800094a:	f000 f9f9 	bl	8000d40 <HAL_DeInit>
	// Turn off all the fault handler
	SCB->SHCSR &= ~( SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk ) ;
 800094e:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <Goto_Application+0x7c>)
 8000950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000952:	4a13      	ldr	r2, [pc, #76]	; (80009a0 <Goto_Application+0x7c>)
 8000954:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8000958:	6253      	str	r3, [r2, #36]	; 0x24
	// Set main stack pointer
	__set_MSP(*(volatile uint32_t*) APP_START_ADD);
 800095a:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <Goto_Application+0x80>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	f383 8808 	msr	MSP, r3
}
 8000966:	bf00      	nop
	// Clear sysTick timer
	SysTick->CTRL = 0;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <Goto_Application+0x84>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <Goto_Application+0x84>)
 8000970:	2200      	movs	r2, #0
 8000972:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8000974:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <Goto_Application+0x84>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000980:	480a      	ldr	r0, [pc, #40]	; (80009ac <Goto_Application+0x88>)
 8000982:	f000 fed3 	bl	800172c <HAL_GPIO_WritePin>

	AppReset_Handler();
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4798      	blx	r3
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	08003898 	.word	0x08003898
 8000998:	08004404 	.word	0x08004404
 800099c:	080038b4 	.word	0x080038b4
 80009a0:	e000ed00 	.word	0xe000ed00
 80009a4:	08004400 	.word	0x08004400
 80009a8:	e000e010 	.word	0xe000e010
 80009ac:	40011000 	.word	0x40011000

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80009b4:	b672      	cpsid	i
}
 80009b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <Error_Handler+0x8>
	...

080009bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009c2:	4b15      	ldr	r3, [pc, #84]	; (8000a18 <HAL_MspInit+0x5c>)
 80009c4:	699b      	ldr	r3, [r3, #24]
 80009c6:	4a14      	ldr	r2, [pc, #80]	; (8000a18 <HAL_MspInit+0x5c>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6193      	str	r3, [r2, #24]
 80009ce:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <HAL_MspInit+0x5c>)
 80009d0:	699b      	ldr	r3, [r3, #24]
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
 80009d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <HAL_MspInit+0x5c>)
 80009dc:	69db      	ldr	r3, [r3, #28]
 80009de:	4a0e      	ldr	r2, [pc, #56]	; (8000a18 <HAL_MspInit+0x5c>)
 80009e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e4:	61d3      	str	r3, [r2, #28]
 80009e6:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <HAL_MspInit+0x5c>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009f2:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <HAL_MspInit+0x60>)
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <HAL_MspInit+0x60>)
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010000 	.word	0x40010000

08000a20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	; 0x28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a28:	f107 0318 	add.w	r3, r7, #24
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a38      	ldr	r2, [pc, #224]	; (8000b1c <HAL_UART_MspInit+0xfc>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d132      	bne.n	8000aa6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a40:	4b37      	ldr	r3, [pc, #220]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000a42:	699b      	ldr	r3, [r3, #24]
 8000a44:	4a36      	ldr	r2, [pc, #216]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000a46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a4a:	6193      	str	r3, [r2, #24]
 8000a4c:	4b34      	ldr	r3, [pc, #208]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000a4e:	699b      	ldr	r3, [r3, #24]
 8000a50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a54:	617b      	str	r3, [r7, #20]
 8000a56:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a58:	4b31      	ldr	r3, [pc, #196]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	4a30      	ldr	r2, [pc, #192]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	4b2e      	ldr	r3, [pc, #184]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	f003 0304 	and.w	r3, r3, #4
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f107 0318 	add.w	r3, r7, #24
 8000a82:	4619      	mov	r1, r3
 8000a84:	4827      	ldr	r0, [pc, #156]	; (8000b24 <HAL_UART_MspInit+0x104>)
 8000a86:	f000 fccd 	bl	8001424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 0318 	add.w	r3, r7, #24
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4821      	ldr	r0, [pc, #132]	; (8000b24 <HAL_UART_MspInit+0x104>)
 8000aa0:	f000 fcc0 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000aa4:	e036      	b.n	8000b14 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a1f      	ldr	r2, [pc, #124]	; (8000b28 <HAL_UART_MspInit+0x108>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d131      	bne.n	8000b14 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ab0:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000ab2:	69db      	ldr	r3, [r3, #28]
 8000ab4:	4a1a      	ldr	r2, [pc, #104]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000ab6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aba:	61d3      	str	r3, [r2, #28]
 8000abc:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000abe:	69db      	ldr	r3, [r3, #28]
 8000ac0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac8:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a14      	ldr	r2, [pc, #80]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000ace:	f043 0308 	orr.w	r3, r3, #8
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b12      	ldr	r3, [pc, #72]	; (8000b20 <HAL_UART_MspInit+0x100>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f003 0308 	and.w	r3, r3, #8
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aea:	2303      	movs	r3, #3
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	f107 0318 	add.w	r3, r7, #24
 8000af2:	4619      	mov	r1, r3
 8000af4:	480d      	ldr	r0, [pc, #52]	; (8000b2c <HAL_UART_MspInit+0x10c>)
 8000af6:	f000 fc95 	bl	8001424 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000afa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 0318 	add.w	r3, r7, #24
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4807      	ldr	r0, [pc, #28]	; (8000b2c <HAL_UART_MspInit+0x10c>)
 8000b10:	f000 fc88 	bl	8001424 <HAL_GPIO_Init>
}
 8000b14:	bf00      	nop
 8000b16:	3728      	adds	r7, #40	; 0x28
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40013800 	.word	0x40013800
 8000b20:	40021000 	.word	0x40021000
 8000b24:	40010800 	.word	0x40010800
 8000b28:	40004800 	.word	0x40004800
 8000b2c:	40010c00 	.word	0x40010c00

08000b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <NMI_Handler+0x4>

08000b36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3a:	e7fe      	b.n	8000b3a <HardFault_Handler+0x4>

08000b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <MemManage_Handler+0x4>

08000b42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b42:	b480      	push	{r7}
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <BusFault_Handler+0x4>

08000b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <UsageFault_Handler+0x4>

08000b4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr

08000b5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bc80      	pop	{r7}
 8000b64:	4770      	bx	lr

08000b66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr

08000b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b76:	f000 f931 	bl	8000ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b086      	sub	sp, #24
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	60f8      	str	r0, [r7, #12]
 8000b86:	60b9      	str	r1, [r7, #8]
 8000b88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	e00a      	b.n	8000ba6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b90:	f3af 8000 	nop.w
 8000b94:	4601      	mov	r1, r0
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	1c5a      	adds	r2, r3, #1
 8000b9a:	60ba      	str	r2, [r7, #8]
 8000b9c:	b2ca      	uxtb	r2, r1
 8000b9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	617b      	str	r3, [r7, #20]
 8000ba6:	697a      	ldr	r2, [r7, #20]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	dbf0      	blt.n	8000b90 <_read+0x12>
  }

  return len;
 8000bae:	687b      	ldr	r3, [r7, #4]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3718      	adds	r7, #24
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	e009      	b.n	8000bde <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	1c5a      	adds	r2, r3, #1
 8000bce:	60ba      	str	r2, [r7, #8]
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f7ff fe94 	bl	8000900 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
 8000bde:	697a      	ldr	r2, [r7, #20]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	dbf1      	blt.n	8000bca <_write+0x12>
  }
  return len;
 8000be6:	687b      	ldr	r3, [r7, #4]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <_close>:

int _close(int file)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr

08000c06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c16:	605a      	str	r2, [r3, #4]
  return 0;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <_isatty>:

int _isatty(int file)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c2c:	2301      	movs	r3, #1
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr

08000c38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr

08000c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c58:	4a14      	ldr	r2, [pc, #80]	; (8000cac <_sbrk+0x5c>)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <_sbrk+0x60>)
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c64:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <_sbrk+0x64>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d102      	bne.n	8000c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <_sbrk+0x64>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	; (8000cb8 <_sbrk+0x68>)
 8000c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <_sbrk+0x64>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d207      	bcs.n	8000c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c80:	f001 fc92 	bl	80025a8 <__errno>
 8000c84:	4603      	mov	r3, r0
 8000c86:	220c      	movs	r2, #12
 8000c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8e:	e009      	b.n	8000ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <_sbrk+0x64>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	4a05      	ldr	r2, [pc, #20]	; (8000cb4 <_sbrk+0x64>)
 8000ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20005000 	.word	0x20005000
 8000cb0:	00000400 	.word	0x00000400
 8000cb4:	20000534 	.word	0x20000534
 8000cb8:	20000570 	.word	0x20000570

08000cbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cc8:	f7ff fff8 	bl	8000cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ccc:	480b      	ldr	r0, [pc, #44]	; (8000cfc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000cce:	490c      	ldr	r1, [pc, #48]	; (8000d00 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000cd0:	4a0c      	ldr	r2, [pc, #48]	; (8000d04 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd4:	e002      	b.n	8000cdc <LoopCopyDataInit>

08000cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cda:	3304      	adds	r3, #4

08000cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce0:	d3f9      	bcc.n	8000cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce2:	4a09      	ldr	r2, [pc, #36]	; (8000d08 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ce4:	4c09      	ldr	r4, [pc, #36]	; (8000d0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce8:	e001      	b.n	8000cee <LoopFillZerobss>

08000cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cec:	3204      	adds	r2, #4

08000cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf0:	d3fb      	bcc.n	8000cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cf2:	f001 fc5f 	bl	80025b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cf6:	f7ff fcd9 	bl	80006ac <main>
  bx lr
 8000cfa:	4770      	bx	lr
  ldr r0, =_sdata
 8000cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d00:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d04:	0800399c 	.word	0x0800399c
  ldr r2, =_sbss
 8000d08:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d0c:	20000570 	.word	0x20000570

08000d10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d10:	e7fe      	b.n	8000d10 <ADC1_2_IRQHandler>
	...

08000d14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_Init+0x28>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <HAL_Init+0x28>)
 8000d1e:	f043 0310 	orr.w	r3, r3, #16
 8000d22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d24:	2003      	movs	r0, #3
 8000d26:	f000 f949 	bl	8000fbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d2a:	200f      	movs	r0, #15
 8000d2c:	f000 f826 	bl	8000d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d30:	f7ff fe44 	bl	80009bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40022000 	.word	0x40022000

08000d40 <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <HAL_DeInit+0x2c>)
 8000d46:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000d4c:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <HAL_DeInit+0x2c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_DeInit+0x2c>)
 8000d54:	f04f 32ff 	mov.w	r2, #4294967295
 8000d58:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8000d5a:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <HAL_DeInit+0x2c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000d60:	f000 f806 	bl	8000d70 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000

08000d70 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_InitTick+0x54>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <HAL_InitTick+0x58>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 f935 	bl	800100a <HAL_SYSTICK_Config>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e00e      	b.n	8000dc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b0f      	cmp	r3, #15
 8000dae:	d80a      	bhi.n	8000dc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db0:	2200      	movs	r2, #0
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f000 f90b 	bl	8000fd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dbc:	4a06      	ldr	r2, [pc, #24]	; (8000dd8 <HAL_InitTick+0x5c>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e000      	b.n	8000dc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000004 	.word	0x20000004

08000ddc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <HAL_IncTick+0x1c>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <HAL_IncTick+0x20>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	4a03      	ldr	r2, [pc, #12]	; (8000dfc <HAL_IncTick+0x20>)
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	20000538 	.word	0x20000538

08000e00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return uwTick;
 8000e04:	4b02      	ldr	r3, [pc, #8]	; (8000e10 <HAL_GetTick+0x10>)
 8000e06:	681b      	ldr	r3, [r3, #0]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	20000538 	.word	0x20000538

08000e14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e1c:	f7ff fff0 	bl	8000e00 <HAL_GetTick>
 8000e20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e2c:	d005      	beq.n	8000e3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <HAL_Delay+0x44>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	461a      	mov	r2, r3
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4413      	add	r3, r2
 8000e38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e3a:	bf00      	nop
 8000e3c:	f7ff ffe0 	bl	8000e00 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d8f7      	bhi.n	8000e3c <HAL_Delay+0x28>
  {
  }
}
 8000e4c:	bf00      	nop
 8000e4e:	bf00      	nop
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000008 	.word	0x20000008

08000e5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e78:	4013      	ands	r3, r2
 8000e7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e8e:	4a04      	ldr	r2, [pc, #16]	; (8000ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	60d3      	str	r3, [r2, #12]
}
 8000e94:	bf00      	nop
 8000e96:	3714      	adds	r7, #20
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ea8:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <__NVIC_GetPriorityGrouping+0x18>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	f003 0307 	and.w	r3, r3, #7
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bc80      	pop	{r7}
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	6039      	str	r1, [r7, #0]
 8000eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	db0a      	blt.n	8000eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	490c      	ldr	r1, [pc, #48]	; (8000f0c <__NVIC_SetPriority+0x4c>)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	0112      	lsls	r2, r2, #4
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	440b      	add	r3, r1
 8000ee4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee8:	e00a      	b.n	8000f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	4908      	ldr	r1, [pc, #32]	; (8000f10 <__NVIC_SetPriority+0x50>)
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	3b04      	subs	r3, #4
 8000ef8:	0112      	lsls	r2, r2, #4
 8000efa:	b2d2      	uxtb	r2, r2
 8000efc:	440b      	add	r3, r1
 8000efe:	761a      	strb	r2, [r3, #24]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000e100 	.word	0xe000e100
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b089      	sub	sp, #36	; 0x24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	f1c3 0307 	rsb	r3, r3, #7
 8000f2e:	2b04      	cmp	r3, #4
 8000f30:	bf28      	it	cs
 8000f32:	2304      	movcs	r3, #4
 8000f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3304      	adds	r3, #4
 8000f3a:	2b06      	cmp	r3, #6
 8000f3c:	d902      	bls.n	8000f44 <NVIC_EncodePriority+0x30>
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3b03      	subs	r3, #3
 8000f42:	e000      	b.n	8000f46 <NVIC_EncodePriority+0x32>
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	f04f 32ff 	mov.w	r2, #4294967295
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43da      	mvns	r2, r3
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	401a      	ands	r2, r3
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa01 f303 	lsl.w	r3, r1, r3
 8000f66:	43d9      	mvns	r1, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	4313      	orrs	r3, r2
         );
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3724      	adds	r7, #36	; 0x24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr

08000f78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f88:	d301      	bcc.n	8000f8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e00f      	b.n	8000fae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	; (8000fb8 <SysTick_Config+0x40>)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3b01      	subs	r3, #1
 8000f94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f96:	210f      	movs	r1, #15
 8000f98:	f04f 30ff 	mov.w	r0, #4294967295
 8000f9c:	f7ff ff90 	bl	8000ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <SysTick_Config+0x40>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fa6:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <SysTick_Config+0x40>)
 8000fa8:	2207      	movs	r2, #7
 8000faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	e000e010 	.word	0xe000e010

08000fbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff ff49 	bl	8000e5c <__NVIC_SetPriorityGrouping>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b086      	sub	sp, #24
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	4603      	mov	r3, r0
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
 8000fde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fe4:	f7ff ff5e 	bl	8000ea4 <__NVIC_GetPriorityGrouping>
 8000fe8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	6978      	ldr	r0, [r7, #20]
 8000ff0:	f7ff ff90 	bl	8000f14 <NVIC_EncodePriority>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff5f 	bl	8000ec0 <__NVIC_SetPriority>
}
 8001002:	bf00      	nop
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b082      	sub	sp, #8
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ffb0 	bl	8000f78 <SysTick_Config>
 8001018:	4603      	mov	r3, r0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001026:	b087      	sub	sp, #28
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800103e:	4b2f      	ldr	r3, [pc, #188]	; (80010fc <HAL_FLASH_Program+0xd8>)
 8001040:	7e1b      	ldrb	r3, [r3, #24]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d101      	bne.n	800104a <HAL_FLASH_Program+0x26>
 8001046:	2302      	movs	r3, #2
 8001048:	e054      	b.n	80010f4 <HAL_FLASH_Program+0xd0>
 800104a:	4b2c      	ldr	r3, [pc, #176]	; (80010fc <HAL_FLASH_Program+0xd8>)
 800104c:	2201      	movs	r2, #1
 800104e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001050:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001054:	f000 f8a8 	bl	80011a8 <FLASH_WaitForLastOperation>
 8001058:	4603      	mov	r3, r0
 800105a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800105c:	7dfb      	ldrb	r3, [r7, #23]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d144      	bne.n	80010ec <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d102      	bne.n	800106e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001068:	2301      	movs	r3, #1
 800106a:	757b      	strb	r3, [r7, #21]
 800106c:	e007      	b.n	800107e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	2b02      	cmp	r3, #2
 8001072:	d102      	bne.n	800107a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001074:	2302      	movs	r3, #2
 8001076:	757b      	strb	r3, [r7, #21]
 8001078:	e001      	b.n	800107e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800107a:	2304      	movs	r3, #4
 800107c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800107e:	2300      	movs	r3, #0
 8001080:	75bb      	strb	r3, [r7, #22]
 8001082:	e02d      	b.n	80010e0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001084:	7dbb      	ldrb	r3, [r7, #22]
 8001086:	005a      	lsls	r2, r3, #1
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	eb02 0c03 	add.w	ip, r2, r3
 800108e:	7dbb      	ldrb	r3, [r7, #22]
 8001090:	0119      	lsls	r1, r3, #4
 8001092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001096:	f1c1 0620 	rsb	r6, r1, #32
 800109a:	f1a1 0020 	sub.w	r0, r1, #32
 800109e:	fa22 f401 	lsr.w	r4, r2, r1
 80010a2:	fa03 f606 	lsl.w	r6, r3, r6
 80010a6:	4334      	orrs	r4, r6
 80010a8:	fa23 f000 	lsr.w	r0, r3, r0
 80010ac:	4304      	orrs	r4, r0
 80010ae:	fa23 f501 	lsr.w	r5, r3, r1
 80010b2:	b2a3      	uxth	r3, r4
 80010b4:	4619      	mov	r1, r3
 80010b6:	4660      	mov	r0, ip
 80010b8:	f000 f85a 	bl	8001170 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80010c0:	f000 f872 	bl	80011a8 <FLASH_WaitForLastOperation>
 80010c4:	4603      	mov	r3, r0
 80010c6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80010c8:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <HAL_FLASH_Program+0xdc>)
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	4a0c      	ldr	r2, [pc, #48]	; (8001100 <HAL_FLASH_Program+0xdc>)
 80010ce:	f023 0301 	bic.w	r3, r3, #1
 80010d2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80010d4:	7dfb      	ldrb	r3, [r7, #23]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d107      	bne.n	80010ea <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80010da:	7dbb      	ldrb	r3, [r7, #22]
 80010dc:	3301      	adds	r3, #1
 80010de:	75bb      	strb	r3, [r7, #22]
 80010e0:	7dba      	ldrb	r2, [r7, #22]
 80010e2:	7d7b      	ldrb	r3, [r7, #21]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3cd      	bcc.n	8001084 <HAL_FLASH_Program+0x60>
 80010e8:	e000      	b.n	80010ec <HAL_FLASH_Program+0xc8>
      {
        break;
 80010ea:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80010ec:	4b03      	ldr	r3, [pc, #12]	; (80010fc <HAL_FLASH_Program+0xd8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	761a      	strb	r2, [r3, #24]

  return status;
 80010f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	371c      	adds	r7, #28
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010fc:	20000540 	.word	0x20000540
 8001100:	40022000 	.word	0x40022000

08001104 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800110a:	2300      	movs	r3, #0
 800110c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <HAL_FLASH_Unlock+0x40>)
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001116:	2b00      	cmp	r3, #0
 8001118:	d00d      	beq.n	8001136 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_FLASH_Unlock+0x40>)
 800111c:	4a0a      	ldr	r2, [pc, #40]	; (8001148 <HAL_FLASH_Unlock+0x44>)
 800111e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <HAL_FLASH_Unlock+0x40>)
 8001122:	4a0a      	ldr	r2, [pc, #40]	; (800114c <HAL_FLASH_Unlock+0x48>)
 8001124:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001126:	4b07      	ldr	r3, [pc, #28]	; (8001144 <HAL_FLASH_Unlock+0x40>)
 8001128:	691b      	ldr	r3, [r3, #16]
 800112a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001136:	79fb      	ldrb	r3, [r7, #7]
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40022000 	.word	0x40022000
 8001148:	45670123 	.word	0x45670123
 800114c:	cdef89ab 	.word	0xcdef89ab

08001150 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <HAL_FLASH_Lock+0x1c>)
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	4a04      	ldr	r2, [pc, #16]	; (800116c <HAL_FLASH_Lock+0x1c>)
 800115a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800115e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40022000 	.word	0x40022000

08001170 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	460b      	mov	r3, r1
 800117a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <FLASH_Program_HalfWord+0x30>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001182:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <FLASH_Program_HalfWord+0x34>)
 8001184:	691b      	ldr	r3, [r3, #16]
 8001186:	4a07      	ldr	r2, [pc, #28]	; (80011a4 <FLASH_Program_HalfWord+0x34>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	887a      	ldrh	r2, [r7, #2]
 8001192:	801a      	strh	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	20000540 	.word	0x20000540
 80011a4:	40022000 	.word	0x40022000

080011a8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80011b0:	f7ff fe26 	bl	8000e00 <HAL_GetTick>
 80011b4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80011b6:	e010      	b.n	80011da <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011be:	d00c      	beq.n	80011da <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d007      	beq.n	80011d6 <FLASH_WaitForLastOperation+0x2e>
 80011c6:	f7ff fe1b 	bl	8000e00 <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d201      	bcs.n	80011da <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e025      	b.n	8001226 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80011da:	4b15      	ldr	r3, [pc, #84]	; (8001230 <FLASH_WaitForLastOperation+0x88>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1e8      	bne.n	80011b8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80011e6:	4b12      	ldr	r3, [pc, #72]	; (8001230 <FLASH_WaitForLastOperation+0x88>)
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	f003 0320 	and.w	r3, r3, #32
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d002      	beq.n	80011f8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80011f2:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <FLASH_WaitForLastOperation+0x88>)
 80011f4:	2220      	movs	r2, #32
 80011f6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80011f8:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <FLASH_WaitForLastOperation+0x88>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	f003 0310 	and.w	r3, r3, #16
 8001200:	2b00      	cmp	r3, #0
 8001202:	d10b      	bne.n	800121c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001204:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <FLASH_WaitForLastOperation+0x88>)
 8001206:	69db      	ldr	r3, [r3, #28]
 8001208:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800120c:	2b00      	cmp	r3, #0
 800120e:	d105      	bne.n	800121c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <FLASH_WaitForLastOperation+0x88>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001218:	2b00      	cmp	r3, #0
 800121a:	d003      	beq.n	8001224 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800121c:	f000 f80a 	bl	8001234 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40022000 	.word	0x40022000

08001234 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800123e:	4b23      	ldr	r3, [pc, #140]	; (80012cc <FLASH_SetErrorCode+0x98>)
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	f003 0310 	and.w	r3, r3, #16
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800124a:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <FLASH_SetErrorCode+0x9c>)
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	f043 0302 	orr.w	r3, r3, #2
 8001252:	4a1f      	ldr	r2, [pc, #124]	; (80012d0 <FLASH_SetErrorCode+0x9c>)
 8001254:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f043 0310 	orr.w	r3, r3, #16
 800125c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800125e:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <FLASH_SetErrorCode+0x98>)
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	f003 0304 	and.w	r3, r3, #4
 8001266:	2b00      	cmp	r3, #0
 8001268:	d009      	beq.n	800127e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <FLASH_SetErrorCode+0x9c>)
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <FLASH_SetErrorCode+0x9c>)
 8001274:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f043 0304 	orr.w	r3, r3, #4
 800127c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <FLASH_SetErrorCode+0x98>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00b      	beq.n	80012a2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800128a:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <FLASH_SetErrorCode+0x9c>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f043 0304 	orr.w	r3, r3, #4
 8001292:	4a0f      	ldr	r2, [pc, #60]	; (80012d0 <FLASH_SetErrorCode+0x9c>)
 8001294:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001296:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <FLASH_SetErrorCode+0x98>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a0c      	ldr	r2, [pc, #48]	; (80012cc <FLASH_SetErrorCode+0x98>)
 800129c:	f023 0301 	bic.w	r3, r3, #1
 80012a0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f240 1201 	movw	r2, #257	; 0x101
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d106      	bne.n	80012ba <FLASH_SetErrorCode+0x86>
 80012ac:	4b07      	ldr	r3, [pc, #28]	; (80012cc <FLASH_SetErrorCode+0x98>)
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	4a06      	ldr	r2, [pc, #24]	; (80012cc <FLASH_SetErrorCode+0x98>)
 80012b2:	f023 0301 	bic.w	r3, r3, #1
 80012b6:	61d3      	str	r3, [r2, #28]
}  
 80012b8:	e002      	b.n	80012c0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80012ba:	4a04      	ldr	r2, [pc, #16]	; (80012cc <FLASH_SetErrorCode+0x98>)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	60d3      	str	r3, [r2, #12]
}  
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40022000 	.word	0x40022000
 80012d0:	20000540 	.word	0x20000540

080012d4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80012e6:	4b2f      	ldr	r3, [pc, #188]	; (80013a4 <HAL_FLASHEx_Erase+0xd0>)
 80012e8:	7e1b      	ldrb	r3, [r3, #24]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d101      	bne.n	80012f2 <HAL_FLASHEx_Erase+0x1e>
 80012ee:	2302      	movs	r3, #2
 80012f0:	e053      	b.n	800139a <HAL_FLASHEx_Erase+0xc6>
 80012f2:	4b2c      	ldr	r3, [pc, #176]	; (80013a4 <HAL_FLASHEx_Erase+0xd0>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d116      	bne.n	800132e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001300:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001304:	f7ff ff50 	bl	80011a8 <FLASH_WaitForLastOperation>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d141      	bne.n	8001392 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800130e:	2001      	movs	r0, #1
 8001310:	f000 f84c 	bl	80013ac <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001314:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001318:	f7ff ff46 	bl	80011a8 <FLASH_WaitForLastOperation>
 800131c:	4603      	mov	r3, r0
 800131e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001320:	4b21      	ldr	r3, [pc, #132]	; (80013a8 <HAL_FLASHEx_Erase+0xd4>)
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	4a20      	ldr	r2, [pc, #128]	; (80013a8 <HAL_FLASHEx_Erase+0xd4>)
 8001326:	f023 0304 	bic.w	r3, r3, #4
 800132a:	6113      	str	r3, [r2, #16]
 800132c:	e031      	b.n	8001392 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800132e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001332:	f7ff ff39 	bl	80011a8 <FLASH_WaitForLastOperation>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d12a      	bne.n	8001392 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	f04f 32ff 	mov.w	r2, #4294967295
 8001342:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	e019      	b.n	8001380 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800134c:	68b8      	ldr	r0, [r7, #8]
 800134e:	f000 f849 	bl	80013e4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001352:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001356:	f7ff ff27 	bl	80011a8 <FLASH_WaitForLastOperation>
 800135a:	4603      	mov	r3, r0
 800135c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800135e:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <HAL_FLASHEx_Erase+0xd4>)
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	4a11      	ldr	r2, [pc, #68]	; (80013a8 <HAL_FLASHEx_Erase+0xd4>)
 8001364:	f023 0302 	bic.w	r3, r3, #2
 8001368:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	601a      	str	r2, [r3, #0]
            break;
 8001376:	e00c      	b.n	8001392 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800137e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	029a      	lsls	r2, r3, #10
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	429a      	cmp	r2, r3
 8001390:	d3dc      	bcc.n	800134c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001392:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <HAL_FLASHEx_Erase+0xd0>)
 8001394:	2200      	movs	r2, #0
 8001396:	761a      	strb	r2, [r3, #24]

  return status;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000540 	.word	0x20000540
 80013a8:	40022000 	.word	0x40022000

080013ac <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013b4:	4b09      	ldr	r3, [pc, #36]	; (80013dc <FLASH_MassErase+0x30>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <FLASH_MassErase+0x34>)
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	4a08      	ldr	r2, [pc, #32]	; (80013e0 <FLASH_MassErase+0x34>)
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <FLASH_MassErase+0x34>)
 80013c8:	691b      	ldr	r3, [r3, #16]
 80013ca:	4a05      	ldr	r2, [pc, #20]	; (80013e0 <FLASH_MassErase+0x34>)
 80013cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013d0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	20000540 	.word	0x20000540
 80013e0:	40022000 	.word	0x40022000

080013e4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013ec:	4b0b      	ldr	r3, [pc, #44]	; (800141c <FLASH_PageErase+0x38>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <FLASH_PageErase+0x3c>)
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	4a0a      	ldr	r2, [pc, #40]	; (8001420 <FLASH_PageErase+0x3c>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80013fe:	4a08      	ldr	r2, [pc, #32]	; (8001420 <FLASH_PageErase+0x3c>)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <FLASH_PageErase+0x3c>)
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	4a05      	ldr	r2, [pc, #20]	; (8001420 <FLASH_PageErase+0x3c>)
 800140a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800140e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000540 	.word	0x20000540
 8001420:	40022000 	.word	0x40022000

08001424 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001424:	b480      	push	{r7}
 8001426:	b08b      	sub	sp, #44	; 0x2c
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001436:	e169      	b.n	800170c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001438:	2201      	movs	r2, #1
 800143a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	69fa      	ldr	r2, [r7, #28]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	429a      	cmp	r2, r3
 8001452:	f040 8158 	bne.w	8001706 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	4a9a      	ldr	r2, [pc, #616]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d05e      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001460:	4a98      	ldr	r2, [pc, #608]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d875      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 8001466:	4a98      	ldr	r2, [pc, #608]	; (80016c8 <HAL_GPIO_Init+0x2a4>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d058      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 800146c:	4a96      	ldr	r2, [pc, #600]	; (80016c8 <HAL_GPIO_Init+0x2a4>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d86f      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 8001472:	4a96      	ldr	r2, [pc, #600]	; (80016cc <HAL_GPIO_Init+0x2a8>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d052      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001478:	4a94      	ldr	r2, [pc, #592]	; (80016cc <HAL_GPIO_Init+0x2a8>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d869      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 800147e:	4a94      	ldr	r2, [pc, #592]	; (80016d0 <HAL_GPIO_Init+0x2ac>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d04c      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001484:	4a92      	ldr	r2, [pc, #584]	; (80016d0 <HAL_GPIO_Init+0x2ac>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d863      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 800148a:	4a92      	ldr	r2, [pc, #584]	; (80016d4 <HAL_GPIO_Init+0x2b0>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d046      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001490:	4a90      	ldr	r2, [pc, #576]	; (80016d4 <HAL_GPIO_Init+0x2b0>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d85d      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 8001496:	2b12      	cmp	r3, #18
 8001498:	d82a      	bhi.n	80014f0 <HAL_GPIO_Init+0xcc>
 800149a:	2b12      	cmp	r3, #18
 800149c:	d859      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 800149e:	a201      	add	r2, pc, #4	; (adr r2, 80014a4 <HAL_GPIO_Init+0x80>)
 80014a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a4:	0800151f 	.word	0x0800151f
 80014a8:	080014f9 	.word	0x080014f9
 80014ac:	0800150b 	.word	0x0800150b
 80014b0:	0800154d 	.word	0x0800154d
 80014b4:	08001553 	.word	0x08001553
 80014b8:	08001553 	.word	0x08001553
 80014bc:	08001553 	.word	0x08001553
 80014c0:	08001553 	.word	0x08001553
 80014c4:	08001553 	.word	0x08001553
 80014c8:	08001553 	.word	0x08001553
 80014cc:	08001553 	.word	0x08001553
 80014d0:	08001553 	.word	0x08001553
 80014d4:	08001553 	.word	0x08001553
 80014d8:	08001553 	.word	0x08001553
 80014dc:	08001553 	.word	0x08001553
 80014e0:	08001553 	.word	0x08001553
 80014e4:	08001553 	.word	0x08001553
 80014e8:	08001501 	.word	0x08001501
 80014ec:	08001515 	.word	0x08001515
 80014f0:	4a79      	ldr	r2, [pc, #484]	; (80016d8 <HAL_GPIO_Init+0x2b4>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d013      	beq.n	800151e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014f6:	e02c      	b.n	8001552 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	623b      	str	r3, [r7, #32]
          break;
 80014fe:	e029      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	3304      	adds	r3, #4
 8001506:	623b      	str	r3, [r7, #32]
          break;
 8001508:	e024      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	3308      	adds	r3, #8
 8001510:	623b      	str	r3, [r7, #32]
          break;
 8001512:	e01f      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	330c      	adds	r3, #12
 800151a:	623b      	str	r3, [r7, #32]
          break;
 800151c:	e01a      	b.n	8001554 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d102      	bne.n	800152c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001526:	2304      	movs	r3, #4
 8001528:	623b      	str	r3, [r7, #32]
          break;
 800152a:	e013      	b.n	8001554 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d105      	bne.n	8001540 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001534:	2308      	movs	r3, #8
 8001536:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	69fa      	ldr	r2, [r7, #28]
 800153c:	611a      	str	r2, [r3, #16]
          break;
 800153e:	e009      	b.n	8001554 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001540:	2308      	movs	r3, #8
 8001542:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	69fa      	ldr	r2, [r7, #28]
 8001548:	615a      	str	r2, [r3, #20]
          break;
 800154a:	e003      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
          break;
 8001550:	e000      	b.n	8001554 <HAL_GPIO_Init+0x130>
          break;
 8001552:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	2bff      	cmp	r3, #255	; 0xff
 8001558:	d801      	bhi.n	800155e <HAL_GPIO_Init+0x13a>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	e001      	b.n	8001562 <HAL_GPIO_Init+0x13e>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3304      	adds	r3, #4
 8001562:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	2bff      	cmp	r3, #255	; 0xff
 8001568:	d802      	bhi.n	8001570 <HAL_GPIO_Init+0x14c>
 800156a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	e002      	b.n	8001576 <HAL_GPIO_Init+0x152>
 8001570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001572:	3b08      	subs	r3, #8
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	210f      	movs	r1, #15
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	401a      	ands	r2, r3
 8001588:	6a39      	ldr	r1, [r7, #32]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	fa01 f303 	lsl.w	r3, r1, r3
 8001590:	431a      	orrs	r2, r3
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f000 80b1 	beq.w	8001706 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015a4:	4b4d      	ldr	r3, [pc, #308]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a4c      	ldr	r2, [pc, #304]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b4a      	ldr	r3, [pc, #296]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015bc:	4a48      	ldr	r2, [pc, #288]	; (80016e0 <HAL_GPIO_Init+0x2bc>)
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	089b      	lsrs	r3, r3, #2
 80015c2:	3302      	adds	r3, #2
 80015c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	220f      	movs	r2, #15
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	4013      	ands	r3, r2
 80015de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a40      	ldr	r2, [pc, #256]	; (80016e4 <HAL_GPIO_Init+0x2c0>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d013      	beq.n	8001610 <HAL_GPIO_Init+0x1ec>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a3f      	ldr	r2, [pc, #252]	; (80016e8 <HAL_GPIO_Init+0x2c4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d00d      	beq.n	800160c <HAL_GPIO_Init+0x1e8>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a3e      	ldr	r2, [pc, #248]	; (80016ec <HAL_GPIO_Init+0x2c8>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d007      	beq.n	8001608 <HAL_GPIO_Init+0x1e4>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a3d      	ldr	r2, [pc, #244]	; (80016f0 <HAL_GPIO_Init+0x2cc>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d101      	bne.n	8001604 <HAL_GPIO_Init+0x1e0>
 8001600:	2303      	movs	r3, #3
 8001602:	e006      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 8001604:	2304      	movs	r3, #4
 8001606:	e004      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 8001608:	2302      	movs	r3, #2
 800160a:	e002      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 8001610:	2300      	movs	r3, #0
 8001612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001614:	f002 0203 	and.w	r2, r2, #3
 8001618:	0092      	lsls	r2, r2, #2
 800161a:	4093      	lsls	r3, r2
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	4313      	orrs	r3, r2
 8001620:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001622:	492f      	ldr	r1, [pc, #188]	; (80016e0 <HAL_GPIO_Init+0x2bc>)
 8001624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	3302      	adds	r3, #2
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d006      	beq.n	800164a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800163c:	4b2d      	ldr	r3, [pc, #180]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	492c      	ldr	r1, [pc, #176]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	608b      	str	r3, [r1, #8]
 8001648:	e006      	b.n	8001658 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800164a:	4b2a      	ldr	r3, [pc, #168]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800164c:	689a      	ldr	r2, [r3, #8]
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	43db      	mvns	r3, r3
 8001652:	4928      	ldr	r1, [pc, #160]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001654:	4013      	ands	r3, r2
 8001656:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d006      	beq.n	8001672 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001664:	4b23      	ldr	r3, [pc, #140]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001666:	68da      	ldr	r2, [r3, #12]
 8001668:	4922      	ldr	r1, [pc, #136]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	60cb      	str	r3, [r1, #12]
 8001670:	e006      	b.n	8001680 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001672:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001674:	68da      	ldr	r2, [r3, #12]
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	43db      	mvns	r3, r3
 800167a:	491e      	ldr	r1, [pc, #120]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800167c:	4013      	ands	r3, r2
 800167e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800168c:	4b19      	ldr	r3, [pc, #100]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	4918      	ldr	r1, [pc, #96]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
 8001698:	e006      	b.n	80016a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800169a:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	4914      	ldr	r1, [pc, #80]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d021      	beq.n	80016f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	490e      	ldr	r1, [pc, #56]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
 80016c0:	e021      	b.n	8001706 <HAL_GPIO_Init+0x2e2>
 80016c2:	bf00      	nop
 80016c4:	10320000 	.word	0x10320000
 80016c8:	10310000 	.word	0x10310000
 80016cc:	10220000 	.word	0x10220000
 80016d0:	10210000 	.word	0x10210000
 80016d4:	10120000 	.word	0x10120000
 80016d8:	10110000 	.word	0x10110000
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40010000 	.word	0x40010000
 80016e4:	40010800 	.word	0x40010800
 80016e8:	40010c00 	.word	0x40010c00
 80016ec:	40011000 	.word	0x40011000
 80016f0:	40011400 	.word	0x40011400
 80016f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <HAL_GPIO_Init+0x304>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	43db      	mvns	r3, r3
 8001700:	4909      	ldr	r1, [pc, #36]	; (8001728 <HAL_GPIO_Init+0x304>)
 8001702:	4013      	ands	r3, r2
 8001704:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	3301      	adds	r3, #1
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	fa22 f303 	lsr.w	r3, r2, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	f47f ae8e 	bne.w	8001438 <HAL_GPIO_Init+0x14>
  }
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	372c      	adds	r7, #44	; 0x2c
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	40010400 	.word	0x40010400

0800172c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
 8001738:	4613      	mov	r3, r2
 800173a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800173c:	787b      	ldrb	r3, [r7, #1]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001742:	887a      	ldrh	r2, [r7, #2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001748:	e003      	b.n	8001752 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800174a:	887b      	ldrh	r3, [r7, #2]
 800174c:	041a      	lsls	r2, r3, #16
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	611a      	str	r2, [r3, #16]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	460b      	mov	r3, r1
 8001766:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800176e:	887a      	ldrh	r2, [r7, #2]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4013      	ands	r3, r2
 8001774:	041a      	lsls	r2, r3, #16
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	43d9      	mvns	r1, r3
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	400b      	ands	r3, r1
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	611a      	str	r2, [r3, #16]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
	...

08001790 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001796:	f7ff fb33 	bl	8000e00 <HAL_GetTick>
 800179a:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800179c:	4b45      	ldr	r3, [pc, #276]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a44      	ldr	r2, [pc, #272]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017aa:	f7ff fb29 	bl	8000e00 <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e077      	b.n	80018ac <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80017bc:	4b3d      	ldr	r3, [pc, #244]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d0f0      	beq.n	80017aa <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 80017c8:	4b3a      	ldr	r3, [pc, #232]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80017d0:	4a38      	ldr	r2, [pc, #224]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80017d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80017d8:	f7ff fb12 	bl	8000e00 <HAL_GetTick>
 80017dc:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80017de:	4b35      	ldr	r3, [pc, #212]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80017e4:	e00a      	b.n	80017fc <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e6:	f7ff fb0b 	bl	8000e00 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e057      	b.n	80018ac <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80017fc:	4b2d      	ldr	r3, [pc, #180]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 030c 	and.w	r3, r3, #12
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1ee      	bne.n	80017e6 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8001808:	4b2b      	ldr	r3, [pc, #172]	; (80018b8 <HAL_RCC_DeInit+0x128>)
 800180a:	4a2c      	ldr	r2, [pc, #176]	; (80018bc <HAL_RCC_DeInit+0x12c>)
 800180c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800180e:	4b2c      	ldr	r3, [pc, #176]	; (80018c0 <HAL_RCC_DeInit+0x130>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fab2 	bl	8000d7c <HAL_InitTick>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e044      	b.n	80018ac <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001822:	f7ff faed 	bl	8000e00 <HAL_GetTick>
 8001826:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001828:	4b22      	ldr	r3, [pc, #136]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a21      	ldr	r2, [pc, #132]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800182e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001832:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001834:	e008      	b.n	8001848 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001836:	f7ff fae3 	bl	8000e00 <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d901      	bls.n	8001848 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8001844:	2303      	movs	r3, #3
 8001846:	e031      	b.n	80018ac <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001848:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d1f0      	bne.n	8001836 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8001854:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 8001856:	2200      	movs	r2, #0
 8001858:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800185a:	f7ff fad1 	bl	8000e00 <HAL_GetTick>
 800185e:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a13      	ldr	r2, [pc, #76]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 8001866:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800186a:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800186c:	e008      	b.n	8001880 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800186e:	f7ff fac7 	bl	8000e00 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b64      	cmp	r3, #100	; 0x64
 800187a:	d901      	bls.n	8001880 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e015      	b.n	80018ac <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1f0      	bne.n	800186e <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800188c:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a08      	ldr	r2, [pc, #32]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 8001892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001896:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001898:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	4a05      	ldr	r2, [pc, #20]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 800189e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018a2:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 80018a4:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <HAL_RCC_DeInit+0x124>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40021000 	.word	0x40021000
 80018b8:	20000000 	.word	0x20000000
 80018bc:	007a1200 	.word	0x007a1200
 80018c0:	20000004 	.word	0x20000004

080018c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e272      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 8087 	beq.w	80019f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018e4:	4b92      	ldr	r3, [pc, #584]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b04      	cmp	r3, #4
 80018ee:	d00c      	beq.n	800190a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f0:	4b8f      	ldr	r3, [pc, #572]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d112      	bne.n	8001922 <HAL_RCC_OscConfig+0x5e>
 80018fc:	4b8c      	ldr	r3, [pc, #560]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001908:	d10b      	bne.n	8001922 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190a:	4b89      	ldr	r3, [pc, #548]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d06c      	beq.n	80019f0 <HAL_RCC_OscConfig+0x12c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d168      	bne.n	80019f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e24c      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x76>
 800192c:	4b80      	ldr	r3, [pc, #512]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a7f      	ldr	r2, [pc, #508]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	e02e      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10c      	bne.n	800195c <HAL_RCC_OscConfig+0x98>
 8001942:	4b7b      	ldr	r3, [pc, #492]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a7a      	ldr	r2, [pc, #488]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	4b78      	ldr	r3, [pc, #480]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a77      	ldr	r2, [pc, #476]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001954:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	e01d      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001964:	d10c      	bne.n	8001980 <HAL_RCC_OscConfig+0xbc>
 8001966:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a71      	ldr	r2, [pc, #452]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800196c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	4b6f      	ldr	r3, [pc, #444]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a6e      	ldr	r2, [pc, #440]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	e00b      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 8001980:	4b6b      	ldr	r3, [pc, #428]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6a      	ldr	r2, [pc, #424]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b68      	ldr	r3, [pc, #416]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a67      	ldr	r2, [pc, #412]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001996:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d013      	beq.n	80019c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7ff fa2e 	bl	8000e00 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a8:	f7ff fa2a 	bl	8000e00 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b64      	cmp	r3, #100	; 0x64
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e200      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ba:	4b5d      	ldr	r3, [pc, #372]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f0      	beq.n	80019a8 <HAL_RCC_OscConfig+0xe4>
 80019c6:	e014      	b.n	80019f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7ff fa1a 	bl	8000e00 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d0:	f7ff fa16 	bl	8000e00 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b64      	cmp	r3, #100	; 0x64
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e1ec      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e2:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x10c>
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d063      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019fe:	4b4c      	ldr	r3, [pc, #304]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 030c 	and.w	r3, r3, #12
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00b      	beq.n	8001a22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a0a:	4b49      	ldr	r3, [pc, #292]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b08      	cmp	r3, #8
 8001a14:	d11c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x18c>
 8001a16:	4b46      	ldr	r3, [pc, #280]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d116      	bne.n	8001a50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a22:	4b43      	ldr	r3, [pc, #268]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d005      	beq.n	8001a3a <HAL_RCC_OscConfig+0x176>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d001      	beq.n	8001a3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e1c0      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	4939      	ldr	r1, [pc, #228]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a4e:	e03a      	b.n	8001ac6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a58:	4b36      	ldr	r3, [pc, #216]	; (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5e:	f7ff f9cf 	bl	8000e00 <HAL_GetTick>
 8001a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a66:	f7ff f9cb 	bl	8000e00 <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e1a1      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a78:	4b2d      	ldr	r3, [pc, #180]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0f0      	beq.n	8001a66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a84:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	4927      	ldr	r1, [pc, #156]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	600b      	str	r3, [r1, #0]
 8001a98:	e015      	b.n	8001ac6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a9a:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff f9ae 	bl	8000e00 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa8:	f7ff f9aa 	bl	8000e00 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e180      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d03a      	beq.n	8001b48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d019      	beq.n	8001b0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae0:	f7ff f98e 	bl	8000e00 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae8:	f7ff f98a 	bl	8000e00 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e160      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001afa:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d0f0      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b06:	2001      	movs	r0, #1
 8001b08:	f000 face 	bl	80020a8 <RCC_Delay>
 8001b0c:	e01c      	b.n	8001b48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b14:	f7ff f974 	bl	8000e00 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b1a:	e00f      	b.n	8001b3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b1c:	f7ff f970 	bl	8000e00 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d908      	bls.n	8001b3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e146      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000
 8001b34:	42420000 	.word	0x42420000
 8001b38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3c:	4b92      	ldr	r3, [pc, #584]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1e9      	bne.n	8001b1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 80a6 	beq.w	8001ca2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5a:	4b8b      	ldr	r3, [pc, #556]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10d      	bne.n	8001b82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b88      	ldr	r3, [pc, #544]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4a87      	ldr	r2, [pc, #540]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b70:	61d3      	str	r3, [r2, #28]
 8001b72:	4b85      	ldr	r3, [pc, #532]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b82:	4b82      	ldr	r3, [pc, #520]	; (8001d8c <HAL_RCC_OscConfig+0x4c8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d118      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b8e:	4b7f      	ldr	r3, [pc, #508]	; (8001d8c <HAL_RCC_OscConfig+0x4c8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a7e      	ldr	r2, [pc, #504]	; (8001d8c <HAL_RCC_OscConfig+0x4c8>)
 8001b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9a:	f7ff f931 	bl	8000e00 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba2:	f7ff f92d 	bl	8000e00 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b64      	cmp	r3, #100	; 0x64
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e103      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb4:	4b75      	ldr	r3, [pc, #468]	; (8001d8c <HAL_RCC_OscConfig+0x4c8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d106      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x312>
 8001bc8:	4b6f      	ldr	r3, [pc, #444]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	4a6e      	ldr	r2, [pc, #440]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	6213      	str	r3, [r2, #32]
 8001bd4:	e02d      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10c      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x334>
 8001bde:	4b6a      	ldr	r3, [pc, #424]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	4a69      	ldr	r2, [pc, #420]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	f023 0301 	bic.w	r3, r3, #1
 8001be8:	6213      	str	r3, [r2, #32]
 8001bea:	4b67      	ldr	r3, [pc, #412]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	4a66      	ldr	r2, [pc, #408]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	f023 0304 	bic.w	r3, r3, #4
 8001bf4:	6213      	str	r3, [r2, #32]
 8001bf6:	e01c      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	d10c      	bne.n	8001c1a <HAL_RCC_OscConfig+0x356>
 8001c00:	4b61      	ldr	r3, [pc, #388]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	4a60      	ldr	r2, [pc, #384]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	6213      	str	r3, [r2, #32]
 8001c0c:	4b5e      	ldr	r3, [pc, #376]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4a5d      	ldr	r2, [pc, #372]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6213      	str	r3, [r2, #32]
 8001c18:	e00b      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001c1a:	4b5b      	ldr	r3, [pc, #364]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	4a5a      	ldr	r2, [pc, #360]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c20:	f023 0301 	bic.w	r3, r3, #1
 8001c24:	6213      	str	r3, [r2, #32]
 8001c26:	4b58      	ldr	r3, [pc, #352]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	4a57      	ldr	r2, [pc, #348]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	f023 0304 	bic.w	r3, r3, #4
 8001c30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d015      	beq.n	8001c66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3a:	f7ff f8e1 	bl	8000e00 <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7ff f8dd 	bl	8000e00 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e0b1      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c58:	4b4b      	ldr	r3, [pc, #300]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0ee      	beq.n	8001c42 <HAL_RCC_OscConfig+0x37e>
 8001c64:	e014      	b.n	8001c90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c66:	f7ff f8cb 	bl	8000e00 <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6c:	e00a      	b.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c6e:	f7ff f8c7 	bl	8000e00 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e09b      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c84:	4b40      	ldr	r3, [pc, #256]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1ee      	bne.n	8001c6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c90:	7dfb      	ldrb	r3, [r7, #23]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d105      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c96:	4b3c      	ldr	r3, [pc, #240]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	4a3b      	ldr	r2, [pc, #236]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8087 	beq.w	8001dba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cac:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 030c 	and.w	r3, r3, #12
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d061      	beq.n	8001d7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d146      	bne.n	8001d4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc0:	4b33      	ldr	r3, [pc, #204]	; (8001d90 <HAL_RCC_OscConfig+0x4cc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff f89b 	bl	8000e00 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cce:	f7ff f897 	bl	8000e00 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e06d      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce0:	4b29      	ldr	r3, [pc, #164]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f0      	bne.n	8001cce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf4:	d108      	bne.n	8001d08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cf6:	4b24      	ldr	r3, [pc, #144]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	4921      	ldr	r1, [pc, #132]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d08:	4b1f      	ldr	r3, [pc, #124]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a19      	ldr	r1, [r3, #32]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	491b      	ldr	r1, [pc, #108]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d20:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <HAL_RCC_OscConfig+0x4cc>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7ff f86b 	bl	8000e00 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff f867 	bl	8000e00 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e03d      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d40:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0f0      	beq.n	8001d2e <HAL_RCC_OscConfig+0x46a>
 8001d4c:	e035      	b.n	8001dba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4e:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <HAL_RCC_OscConfig+0x4cc>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d54:	f7ff f854 	bl	8000e00 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5c:	f7ff f850 	bl	8000e00 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e026      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <HAL_RCC_OscConfig+0x4c4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x498>
 8001d7a:	e01e      	b.n	8001dba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d107      	bne.n	8001d94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e019      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40007000 	.word	0x40007000
 8001d90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <HAL_RCC_OscConfig+0x500>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d106      	bne.n	8001db6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d001      	beq.n	8001dba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40021000 	.word	0x40021000

08001dc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e0d0      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ddc:	4b6a      	ldr	r3, [pc, #424]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d910      	bls.n	8001e0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dea:	4b67      	ldr	r3, [pc, #412]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f023 0207 	bic.w	r2, r3, #7
 8001df2:	4965      	ldr	r1, [pc, #404]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfa:	4b63      	ldr	r3, [pc, #396]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d001      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0b8      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d020      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e24:	4b59      	ldr	r3, [pc, #356]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	4a58      	ldr	r2, [pc, #352]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e3c:	4b53      	ldr	r3, [pc, #332]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	4a52      	ldr	r2, [pc, #328]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e48:	4b50      	ldr	r3, [pc, #320]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	494d      	ldr	r1, [pc, #308]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d040      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d107      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	4b47      	ldr	r3, [pc, #284]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d115      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e07f      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d107      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e86:	4b41      	ldr	r3, [pc, #260]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d109      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e073      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e06b      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ea6:	4b39      	ldr	r3, [pc, #228]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f023 0203 	bic.w	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4936      	ldr	r1, [pc, #216]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb8:	f7fe ffa2 	bl	8000e00 <HAL_GetTick>
 8001ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ebe:	e00a      	b.n	8001ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec0:	f7fe ff9e 	bl	8000e00 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e053      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed6:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 020c 	and.w	r2, r3, #12
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d1eb      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee8:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d210      	bcs.n	8001f18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef6:	4b24      	ldr	r3, [pc, #144]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 0207 	bic.w	r2, r3, #7
 8001efe:	4922      	ldr	r1, [pc, #136]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e032      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d008      	beq.n	8001f36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4916      	ldr	r1, [pc, #88]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	490e      	ldr	r1, [pc, #56]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f56:	f000 f821 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	490a      	ldr	r1, [pc, #40]	; (8001f90 <HAL_RCC_ClockConfig+0x1c8>)
 8001f68:	5ccb      	ldrb	r3, [r1, r3]
 8001f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6e:	4a09      	ldr	r2, [pc, #36]	; (8001f94 <HAL_RCC_ClockConfig+0x1cc>)
 8001f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <HAL_RCC_ClockConfig+0x1d0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe ff00 	bl	8000d7c <HAL_InitTick>

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40022000 	.word	0x40022000
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	080038d0 	.word	0x080038d0
 8001f94:	20000000 	.word	0x20000000
 8001f98:	20000004 	.word	0x20000004

08001f9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	; (8002030 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d002      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0x30>
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d003      	beq.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x36>
 8001fca:	e027      	b.n	800201c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fce:	613b      	str	r3, [r7, #16]
      break;
 8001fd0:	e027      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	0c9b      	lsrs	r3, r3, #18
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	4a17      	ldr	r2, [pc, #92]	; (8002038 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
 8001fde:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d010      	beq.n	800200c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fea:	4b11      	ldr	r3, [pc, #68]	; (8002030 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	0c5b      	lsrs	r3, r3, #17
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	4a11      	ldr	r2, [pc, #68]	; (800203c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ff6:	5cd3      	ldrb	r3, [r2, r3]
 8001ff8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ffe:	fb03 f202 	mul.w	r2, r3, r2
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	fbb2 f3f3 	udiv	r3, r2, r3
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	e004      	b.n	8002016 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a0c      	ldr	r2, [pc, #48]	; (8002040 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002010:	fb02 f303 	mul.w	r3, r2, r3
 8002014:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	613b      	str	r3, [r7, #16]
      break;
 800201a:	e002      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <HAL_RCC_GetSysClockFreq+0x98>)
 800201e:	613b      	str	r3, [r7, #16]
      break;
 8002020:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002022:	693b      	ldr	r3, [r7, #16]
}
 8002024:	4618      	mov	r0, r3
 8002026:	371c      	adds	r7, #28
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000
 8002034:	007a1200 	.word	0x007a1200
 8002038:	080038e8 	.word	0x080038e8
 800203c:	080038f8 	.word	0x080038f8
 8002040:	003d0900 	.word	0x003d0900

08002044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002048:	4b02      	ldr	r3, [pc, #8]	; (8002054 <HAL_RCC_GetHCLKFreq+0x10>)
 800204a:	681b      	ldr	r3, [r3, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr
 8002054:	20000000 	.word	0x20000000

08002058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800205c:	f7ff fff2 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 8002060:	4602      	mov	r2, r0
 8002062:	4b05      	ldr	r3, [pc, #20]	; (8002078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	0a1b      	lsrs	r3, r3, #8
 8002068:	f003 0307 	and.w	r3, r3, #7
 800206c:	4903      	ldr	r1, [pc, #12]	; (800207c <HAL_RCC_GetPCLK1Freq+0x24>)
 800206e:	5ccb      	ldrb	r3, [r1, r3]
 8002070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002074:	4618      	mov	r0, r3
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000
 800207c:	080038e0 	.word	0x080038e0

08002080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002084:	f7ff ffde 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 8002088:	4602      	mov	r2, r0
 800208a:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	0adb      	lsrs	r3, r3, #11
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	4903      	ldr	r1, [pc, #12]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002096:	5ccb      	ldrb	r3, [r1, r3]
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800209c:	4618      	mov	r0, r3
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40021000 	.word	0x40021000
 80020a4:	080038e0 	.word	0x080038e0

080020a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020b0:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <RCC_Delay+0x34>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a0a      	ldr	r2, [pc, #40]	; (80020e0 <RCC_Delay+0x38>)
 80020b6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ba:	0a5b      	lsrs	r3, r3, #9
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	fb02 f303 	mul.w	r3, r2, r3
 80020c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020c4:	bf00      	nop
  }
  while (Delay --);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	1e5a      	subs	r2, r3, #1
 80020ca:	60fa      	str	r2, [r7, #12]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1f9      	bne.n	80020c4 <RCC_Delay+0x1c>
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr
 80020dc:	20000000 	.word	0x20000000
 80020e0:	10624dd3 	.word	0x10624dd3

080020e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e042      	b.n	800217c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d106      	bne.n	8002110 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7fe fc88 	bl	8000a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2224      	movs	r2, #36	; 0x24
 8002114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002126:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f9af 	bl	800248c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800213c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	695a      	ldr	r2, [r3, #20]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800214c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800215c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2220      	movs	r2, #32
 8002168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2220      	movs	r2, #32
 8002170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	; 0x28
 8002188:	af02      	add	r7, sp, #8
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	603b      	str	r3, [r7, #0]
 8002190:	4613      	mov	r3, r2
 8002192:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d16d      	bne.n	8002280 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <HAL_UART_Transmit+0x2c>
 80021aa:	88fb      	ldrh	r3, [r7, #6]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e066      	b.n	8002282 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2221      	movs	r2, #33	; 0x21
 80021be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021c2:	f7fe fe1d 	bl	8000e00 <HAL_GetTick>
 80021c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	88fa      	ldrh	r2, [r7, #6]
 80021cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	88fa      	ldrh	r2, [r7, #6]
 80021d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021dc:	d108      	bne.n	80021f0 <HAL_UART_Transmit+0x6c>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d104      	bne.n	80021f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	e003      	b.n	80021f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021f8:	e02a      	b.n	8002250 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	2200      	movs	r2, #0
 8002202:	2180      	movs	r1, #128	; 0x80
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f000 f8d2 	bl	80023ae <UART_WaitOnFlagUntilTimeout>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e036      	b.n	8002282 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10b      	bne.n	8002232 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	461a      	mov	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002228:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	3302      	adds	r3, #2
 800222e:	61bb      	str	r3, [r7, #24]
 8002230:	e007      	b.n	8002242 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	781a      	ldrb	r2, [r3, #0]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	3301      	adds	r3, #1
 8002240:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002246:	b29b      	uxth	r3, r3
 8002248:	3b01      	subs	r3, #1
 800224a:	b29a      	uxth	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002254:	b29b      	uxth	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1cf      	bne.n	80021fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2200      	movs	r2, #0
 8002262:	2140      	movs	r1, #64	; 0x40
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f000 f8a2 	bl	80023ae <UART_WaitOnFlagUntilTimeout>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e006      	b.n	8002282 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2220      	movs	r2, #32
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	e000      	b.n	8002282 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002280:	2302      	movs	r3, #2
  }
}
 8002282:	4618      	mov	r0, r3
 8002284:	3720      	adds	r7, #32
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b08a      	sub	sp, #40	; 0x28
 800228e:	af02      	add	r7, sp, #8
 8002290:	60f8      	str	r0, [r7, #12]
 8002292:	60b9      	str	r1, [r7, #8]
 8002294:	603b      	str	r3, [r7, #0]
 8002296:	4613      	mov	r3, r2
 8002298:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b20      	cmp	r3, #32
 80022a8:	d17c      	bne.n	80023a4 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <HAL_UART_Receive+0x2c>
 80022b0:	88fb      	ldrh	r3, [r7, #6]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e075      	b.n	80023a6 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2222      	movs	r2, #34	; 0x22
 80022c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022ce:	f7fe fd97 	bl	8000e00 <HAL_GetTick>
 80022d2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	88fa      	ldrh	r2, [r7, #6]
 80022d8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	88fa      	ldrh	r2, [r7, #6]
 80022de:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022e8:	d108      	bne.n	80022fc <HAL_UART_Receive+0x72>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d104      	bne.n	80022fc <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	61bb      	str	r3, [r7, #24]
 80022fa:	e003      	b.n	8002304 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002300:	2300      	movs	r3, #0
 8002302:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002304:	e043      	b.n	800238e <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	2200      	movs	r2, #0
 800230e:	2120      	movs	r1, #32
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 f84c 	bl	80023ae <UART_WaitOnFlagUntilTimeout>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e042      	b.n	80023a6 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10c      	bne.n	8002340 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	b29b      	uxth	r3, r3
 800232e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002332:	b29a      	uxth	r2, r3
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	3302      	adds	r3, #2
 800233c:	61bb      	str	r3, [r7, #24]
 800233e:	e01f      	b.n	8002380 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002348:	d007      	beq.n	800235a <HAL_UART_Receive+0xd0>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10a      	bne.n	8002368 <HAL_UART_Receive+0xde>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d106      	bne.n	8002368 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	b2da      	uxtb	r2, r3
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	701a      	strb	r2, [r3, #0]
 8002366:	e008      	b.n	800237a <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002374:	b2da      	uxtb	r2, r3
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3301      	adds	r3, #1
 800237e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002384:	b29b      	uxth	r3, r3
 8002386:	3b01      	subs	r3, #1
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002392:	b29b      	uxth	r3, r3
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1b6      	bne.n	8002306 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2220      	movs	r2, #32
 800239c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	e000      	b.n	80023a6 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80023a4:	2302      	movs	r3, #2
  }
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3720      	adds	r7, #32
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b090      	sub	sp, #64	; 0x40
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	60f8      	str	r0, [r7, #12]
 80023b6:	60b9      	str	r1, [r7, #8]
 80023b8:	603b      	str	r3, [r7, #0]
 80023ba:	4613      	mov	r3, r2
 80023bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023be:	e050      	b.n	8002462 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c6:	d04c      	beq.n	8002462 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d007      	beq.n	80023de <UART_WaitOnFlagUntilTimeout+0x30>
 80023ce:	f7fe fd17 	bl	8000e00 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023da:	429a      	cmp	r2, r3
 80023dc:	d241      	bcs.n	8002462 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	330c      	adds	r3, #12
 80023e4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e8:	e853 3f00 	ldrex	r3, [r3]
 80023ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80023f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	330c      	adds	r3, #12
 80023fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023fe:	637a      	str	r2, [r7, #52]	; 0x34
 8002400:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002402:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002404:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002406:	e841 2300 	strex	r3, r2, [r1]
 800240a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800240c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1e5      	bne.n	80023de <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	3314      	adds	r3, #20
 8002418:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	e853 3f00 	ldrex	r3, [r3]
 8002420:	613b      	str	r3, [r7, #16]
   return(result);
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	f023 0301 	bic.w	r3, r3, #1
 8002428:	63bb      	str	r3, [r7, #56]	; 0x38
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	3314      	adds	r3, #20
 8002430:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002432:	623a      	str	r2, [r7, #32]
 8002434:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002436:	69f9      	ldr	r1, [r7, #28]
 8002438:	6a3a      	ldr	r2, [r7, #32]
 800243a:	e841 2300 	strex	r3, r2, [r1]
 800243e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1e5      	bne.n	8002412 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2220      	movs	r2, #32
 800244a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2220      	movs	r2, #32
 8002452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e00f      	b.n	8002482 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	4013      	ands	r3, r2
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	429a      	cmp	r2, r3
 8002470:	bf0c      	ite	eq
 8002472:	2301      	moveq	r3, #1
 8002474:	2300      	movne	r3, #0
 8002476:	b2db      	uxtb	r3, r3
 8002478:	461a      	mov	r2, r3
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	429a      	cmp	r2, r3
 800247e:	d09f      	beq.n	80023c0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3740      	adds	r7, #64	; 0x40
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
	...

0800248c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80024c6:	f023 030c 	bic.w	r3, r3, #12
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	68b9      	ldr	r1, [r7, #8]
 80024d0:	430b      	orrs	r3, r1
 80024d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699a      	ldr	r2, [r3, #24]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	430a      	orrs	r2, r1
 80024e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a2c      	ldr	r2, [pc, #176]	; (80025a0 <UART_SetConfig+0x114>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d103      	bne.n	80024fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80024f4:	f7ff fdc4 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 80024f8:	60f8      	str	r0, [r7, #12]
 80024fa:	e002      	b.n	8002502 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80024fc:	f7ff fdac 	bl	8002058 <HAL_RCC_GetPCLK1Freq>
 8002500:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	4613      	mov	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	009a      	lsls	r2, r3, #2
 800250c:	441a      	add	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	fbb2 f3f3 	udiv	r3, r2, r3
 8002518:	4a22      	ldr	r2, [pc, #136]	; (80025a4 <UART_SetConfig+0x118>)
 800251a:	fba2 2303 	umull	r2, r3, r2, r3
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	0119      	lsls	r1, r3, #4
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	009a      	lsls	r2, r3, #2
 800252c:	441a      	add	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	fbb2 f2f3 	udiv	r2, r2, r3
 8002538:	4b1a      	ldr	r3, [pc, #104]	; (80025a4 <UART_SetConfig+0x118>)
 800253a:	fba3 0302 	umull	r0, r3, r3, r2
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	2064      	movs	r0, #100	; 0x64
 8002542:	fb00 f303 	mul.w	r3, r0, r3
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	3332      	adds	r3, #50	; 0x32
 800254c:	4a15      	ldr	r2, [pc, #84]	; (80025a4 <UART_SetConfig+0x118>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002558:	4419      	add	r1, r3
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	4613      	mov	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	009a      	lsls	r2, r3, #2
 8002564:	441a      	add	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002570:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <UART_SetConfig+0x118>)
 8002572:	fba3 0302 	umull	r0, r3, r3, r2
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	2064      	movs	r0, #100	; 0x64
 800257a:	fb00 f303 	mul.w	r3, r0, r3
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	011b      	lsls	r3, r3, #4
 8002582:	3332      	adds	r3, #50	; 0x32
 8002584:	4a07      	ldr	r2, [pc, #28]	; (80025a4 <UART_SetConfig+0x118>)
 8002586:	fba2 2303 	umull	r2, r3, r2, r3
 800258a:	095b      	lsrs	r3, r3, #5
 800258c:	f003 020f 	and.w	r2, r3, #15
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	440a      	add	r2, r1
 8002596:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002598:	bf00      	nop
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40013800 	.word	0x40013800
 80025a4:	51eb851f 	.word	0x51eb851f

080025a8 <__errno>:
 80025a8:	4b01      	ldr	r3, [pc, #4]	; (80025b0 <__errno+0x8>)
 80025aa:	6818      	ldr	r0, [r3, #0]
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	2000000c 	.word	0x2000000c

080025b4 <__libc_init_array>:
 80025b4:	b570      	push	{r4, r5, r6, lr}
 80025b6:	2600      	movs	r6, #0
 80025b8:	4d0c      	ldr	r5, [pc, #48]	; (80025ec <__libc_init_array+0x38>)
 80025ba:	4c0d      	ldr	r4, [pc, #52]	; (80025f0 <__libc_init_array+0x3c>)
 80025bc:	1b64      	subs	r4, r4, r5
 80025be:	10a4      	asrs	r4, r4, #2
 80025c0:	42a6      	cmp	r6, r4
 80025c2:	d109      	bne.n	80025d8 <__libc_init_array+0x24>
 80025c4:	f001 f82c 	bl	8003620 <_init>
 80025c8:	2600      	movs	r6, #0
 80025ca:	4d0a      	ldr	r5, [pc, #40]	; (80025f4 <__libc_init_array+0x40>)
 80025cc:	4c0a      	ldr	r4, [pc, #40]	; (80025f8 <__libc_init_array+0x44>)
 80025ce:	1b64      	subs	r4, r4, r5
 80025d0:	10a4      	asrs	r4, r4, #2
 80025d2:	42a6      	cmp	r6, r4
 80025d4:	d105      	bne.n	80025e2 <__libc_init_array+0x2e>
 80025d6:	bd70      	pop	{r4, r5, r6, pc}
 80025d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80025dc:	4798      	blx	r3
 80025de:	3601      	adds	r6, #1
 80025e0:	e7ee      	b.n	80025c0 <__libc_init_array+0xc>
 80025e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80025e6:	4798      	blx	r3
 80025e8:	3601      	adds	r6, #1
 80025ea:	e7f2      	b.n	80025d2 <__libc_init_array+0x1e>
 80025ec:	08003994 	.word	0x08003994
 80025f0:	08003994 	.word	0x08003994
 80025f4:	08003994 	.word	0x08003994
 80025f8:	08003998 	.word	0x08003998

080025fc <memset>:
 80025fc:	4603      	mov	r3, r0
 80025fe:	4402      	add	r2, r0
 8002600:	4293      	cmp	r3, r2
 8002602:	d100      	bne.n	8002606 <memset+0xa>
 8002604:	4770      	bx	lr
 8002606:	f803 1b01 	strb.w	r1, [r3], #1
 800260a:	e7f9      	b.n	8002600 <memset+0x4>

0800260c <iprintf>:
 800260c:	b40f      	push	{r0, r1, r2, r3}
 800260e:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <iprintf+0x2c>)
 8002610:	b513      	push	{r0, r1, r4, lr}
 8002612:	681c      	ldr	r4, [r3, #0]
 8002614:	b124      	cbz	r4, 8002620 <iprintf+0x14>
 8002616:	69a3      	ldr	r3, [r4, #24]
 8002618:	b913      	cbnz	r3, 8002620 <iprintf+0x14>
 800261a:	4620      	mov	r0, r4
 800261c:	f000 fa5a 	bl	8002ad4 <__sinit>
 8002620:	ab05      	add	r3, sp, #20
 8002622:	4620      	mov	r0, r4
 8002624:	9a04      	ldr	r2, [sp, #16]
 8002626:	68a1      	ldr	r1, [r4, #8]
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	f000 fc5d 	bl	8002ee8 <_vfiprintf_r>
 800262e:	b002      	add	sp, #8
 8002630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002634:	b004      	add	sp, #16
 8002636:	4770      	bx	lr
 8002638:	2000000c 	.word	0x2000000c

0800263c <_puts_r>:
 800263c:	b570      	push	{r4, r5, r6, lr}
 800263e:	460e      	mov	r6, r1
 8002640:	4605      	mov	r5, r0
 8002642:	b118      	cbz	r0, 800264c <_puts_r+0x10>
 8002644:	6983      	ldr	r3, [r0, #24]
 8002646:	b90b      	cbnz	r3, 800264c <_puts_r+0x10>
 8002648:	f000 fa44 	bl	8002ad4 <__sinit>
 800264c:	69ab      	ldr	r3, [r5, #24]
 800264e:	68ac      	ldr	r4, [r5, #8]
 8002650:	b913      	cbnz	r3, 8002658 <_puts_r+0x1c>
 8002652:	4628      	mov	r0, r5
 8002654:	f000 fa3e 	bl	8002ad4 <__sinit>
 8002658:	4b2c      	ldr	r3, [pc, #176]	; (800270c <_puts_r+0xd0>)
 800265a:	429c      	cmp	r4, r3
 800265c:	d120      	bne.n	80026a0 <_puts_r+0x64>
 800265e:	686c      	ldr	r4, [r5, #4]
 8002660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002662:	07db      	lsls	r3, r3, #31
 8002664:	d405      	bmi.n	8002672 <_puts_r+0x36>
 8002666:	89a3      	ldrh	r3, [r4, #12]
 8002668:	0598      	lsls	r0, r3, #22
 800266a:	d402      	bmi.n	8002672 <_puts_r+0x36>
 800266c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800266e:	f000 facf 	bl	8002c10 <__retarget_lock_acquire_recursive>
 8002672:	89a3      	ldrh	r3, [r4, #12]
 8002674:	0719      	lsls	r1, r3, #28
 8002676:	d51d      	bpl.n	80026b4 <_puts_r+0x78>
 8002678:	6923      	ldr	r3, [r4, #16]
 800267a:	b1db      	cbz	r3, 80026b4 <_puts_r+0x78>
 800267c:	3e01      	subs	r6, #1
 800267e:	68a3      	ldr	r3, [r4, #8]
 8002680:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002684:	3b01      	subs	r3, #1
 8002686:	60a3      	str	r3, [r4, #8]
 8002688:	bb39      	cbnz	r1, 80026da <_puts_r+0x9e>
 800268a:	2b00      	cmp	r3, #0
 800268c:	da38      	bge.n	8002700 <_puts_r+0xc4>
 800268e:	4622      	mov	r2, r4
 8002690:	210a      	movs	r1, #10
 8002692:	4628      	mov	r0, r5
 8002694:	f000 f848 	bl	8002728 <__swbuf_r>
 8002698:	3001      	adds	r0, #1
 800269a:	d011      	beq.n	80026c0 <_puts_r+0x84>
 800269c:	250a      	movs	r5, #10
 800269e:	e011      	b.n	80026c4 <_puts_r+0x88>
 80026a0:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <_puts_r+0xd4>)
 80026a2:	429c      	cmp	r4, r3
 80026a4:	d101      	bne.n	80026aa <_puts_r+0x6e>
 80026a6:	68ac      	ldr	r4, [r5, #8]
 80026a8:	e7da      	b.n	8002660 <_puts_r+0x24>
 80026aa:	4b1a      	ldr	r3, [pc, #104]	; (8002714 <_puts_r+0xd8>)
 80026ac:	429c      	cmp	r4, r3
 80026ae:	bf08      	it	eq
 80026b0:	68ec      	ldreq	r4, [r5, #12]
 80026b2:	e7d5      	b.n	8002660 <_puts_r+0x24>
 80026b4:	4621      	mov	r1, r4
 80026b6:	4628      	mov	r0, r5
 80026b8:	f000 f888 	bl	80027cc <__swsetup_r>
 80026bc:	2800      	cmp	r0, #0
 80026be:	d0dd      	beq.n	800267c <_puts_r+0x40>
 80026c0:	f04f 35ff 	mov.w	r5, #4294967295
 80026c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80026c6:	07da      	lsls	r2, r3, #31
 80026c8:	d405      	bmi.n	80026d6 <_puts_r+0x9a>
 80026ca:	89a3      	ldrh	r3, [r4, #12]
 80026cc:	059b      	lsls	r3, r3, #22
 80026ce:	d402      	bmi.n	80026d6 <_puts_r+0x9a>
 80026d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026d2:	f000 fa9e 	bl	8002c12 <__retarget_lock_release_recursive>
 80026d6:	4628      	mov	r0, r5
 80026d8:	bd70      	pop	{r4, r5, r6, pc}
 80026da:	2b00      	cmp	r3, #0
 80026dc:	da04      	bge.n	80026e8 <_puts_r+0xac>
 80026de:	69a2      	ldr	r2, [r4, #24]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	dc06      	bgt.n	80026f2 <_puts_r+0xb6>
 80026e4:	290a      	cmp	r1, #10
 80026e6:	d004      	beq.n	80026f2 <_puts_r+0xb6>
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	6022      	str	r2, [r4, #0]
 80026ee:	7019      	strb	r1, [r3, #0]
 80026f0:	e7c5      	b.n	800267e <_puts_r+0x42>
 80026f2:	4622      	mov	r2, r4
 80026f4:	4628      	mov	r0, r5
 80026f6:	f000 f817 	bl	8002728 <__swbuf_r>
 80026fa:	3001      	adds	r0, #1
 80026fc:	d1bf      	bne.n	800267e <_puts_r+0x42>
 80026fe:	e7df      	b.n	80026c0 <_puts_r+0x84>
 8002700:	250a      	movs	r5, #10
 8002702:	6823      	ldr	r3, [r4, #0]
 8002704:	1c5a      	adds	r2, r3, #1
 8002706:	6022      	str	r2, [r4, #0]
 8002708:	701d      	strb	r5, [r3, #0]
 800270a:	e7db      	b.n	80026c4 <_puts_r+0x88>
 800270c:	08003920 	.word	0x08003920
 8002710:	08003940 	.word	0x08003940
 8002714:	08003900 	.word	0x08003900

08002718 <puts>:
 8002718:	4b02      	ldr	r3, [pc, #8]	; (8002724 <puts+0xc>)
 800271a:	4601      	mov	r1, r0
 800271c:	6818      	ldr	r0, [r3, #0]
 800271e:	f7ff bf8d 	b.w	800263c <_puts_r>
 8002722:	bf00      	nop
 8002724:	2000000c 	.word	0x2000000c

08002728 <__swbuf_r>:
 8002728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272a:	460e      	mov	r6, r1
 800272c:	4614      	mov	r4, r2
 800272e:	4605      	mov	r5, r0
 8002730:	b118      	cbz	r0, 800273a <__swbuf_r+0x12>
 8002732:	6983      	ldr	r3, [r0, #24]
 8002734:	b90b      	cbnz	r3, 800273a <__swbuf_r+0x12>
 8002736:	f000 f9cd 	bl	8002ad4 <__sinit>
 800273a:	4b21      	ldr	r3, [pc, #132]	; (80027c0 <__swbuf_r+0x98>)
 800273c:	429c      	cmp	r4, r3
 800273e:	d12b      	bne.n	8002798 <__swbuf_r+0x70>
 8002740:	686c      	ldr	r4, [r5, #4]
 8002742:	69a3      	ldr	r3, [r4, #24]
 8002744:	60a3      	str	r3, [r4, #8]
 8002746:	89a3      	ldrh	r3, [r4, #12]
 8002748:	071a      	lsls	r2, r3, #28
 800274a:	d52f      	bpl.n	80027ac <__swbuf_r+0x84>
 800274c:	6923      	ldr	r3, [r4, #16]
 800274e:	b36b      	cbz	r3, 80027ac <__swbuf_r+0x84>
 8002750:	6923      	ldr	r3, [r4, #16]
 8002752:	6820      	ldr	r0, [r4, #0]
 8002754:	b2f6      	uxtb	r6, r6
 8002756:	1ac0      	subs	r0, r0, r3
 8002758:	6963      	ldr	r3, [r4, #20]
 800275a:	4637      	mov	r7, r6
 800275c:	4283      	cmp	r3, r0
 800275e:	dc04      	bgt.n	800276a <__swbuf_r+0x42>
 8002760:	4621      	mov	r1, r4
 8002762:	4628      	mov	r0, r5
 8002764:	f000 f922 	bl	80029ac <_fflush_r>
 8002768:	bb30      	cbnz	r0, 80027b8 <__swbuf_r+0x90>
 800276a:	68a3      	ldr	r3, [r4, #8]
 800276c:	3001      	adds	r0, #1
 800276e:	3b01      	subs	r3, #1
 8002770:	60a3      	str	r3, [r4, #8]
 8002772:	6823      	ldr	r3, [r4, #0]
 8002774:	1c5a      	adds	r2, r3, #1
 8002776:	6022      	str	r2, [r4, #0]
 8002778:	701e      	strb	r6, [r3, #0]
 800277a:	6963      	ldr	r3, [r4, #20]
 800277c:	4283      	cmp	r3, r0
 800277e:	d004      	beq.n	800278a <__swbuf_r+0x62>
 8002780:	89a3      	ldrh	r3, [r4, #12]
 8002782:	07db      	lsls	r3, r3, #31
 8002784:	d506      	bpl.n	8002794 <__swbuf_r+0x6c>
 8002786:	2e0a      	cmp	r6, #10
 8002788:	d104      	bne.n	8002794 <__swbuf_r+0x6c>
 800278a:	4621      	mov	r1, r4
 800278c:	4628      	mov	r0, r5
 800278e:	f000 f90d 	bl	80029ac <_fflush_r>
 8002792:	b988      	cbnz	r0, 80027b8 <__swbuf_r+0x90>
 8002794:	4638      	mov	r0, r7
 8002796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002798:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <__swbuf_r+0x9c>)
 800279a:	429c      	cmp	r4, r3
 800279c:	d101      	bne.n	80027a2 <__swbuf_r+0x7a>
 800279e:	68ac      	ldr	r4, [r5, #8]
 80027a0:	e7cf      	b.n	8002742 <__swbuf_r+0x1a>
 80027a2:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <__swbuf_r+0xa0>)
 80027a4:	429c      	cmp	r4, r3
 80027a6:	bf08      	it	eq
 80027a8:	68ec      	ldreq	r4, [r5, #12]
 80027aa:	e7ca      	b.n	8002742 <__swbuf_r+0x1a>
 80027ac:	4621      	mov	r1, r4
 80027ae:	4628      	mov	r0, r5
 80027b0:	f000 f80c 	bl	80027cc <__swsetup_r>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d0cb      	beq.n	8002750 <__swbuf_r+0x28>
 80027b8:	f04f 37ff 	mov.w	r7, #4294967295
 80027bc:	e7ea      	b.n	8002794 <__swbuf_r+0x6c>
 80027be:	bf00      	nop
 80027c0:	08003920 	.word	0x08003920
 80027c4:	08003940 	.word	0x08003940
 80027c8:	08003900 	.word	0x08003900

080027cc <__swsetup_r>:
 80027cc:	4b32      	ldr	r3, [pc, #200]	; (8002898 <__swsetup_r+0xcc>)
 80027ce:	b570      	push	{r4, r5, r6, lr}
 80027d0:	681d      	ldr	r5, [r3, #0]
 80027d2:	4606      	mov	r6, r0
 80027d4:	460c      	mov	r4, r1
 80027d6:	b125      	cbz	r5, 80027e2 <__swsetup_r+0x16>
 80027d8:	69ab      	ldr	r3, [r5, #24]
 80027da:	b913      	cbnz	r3, 80027e2 <__swsetup_r+0x16>
 80027dc:	4628      	mov	r0, r5
 80027de:	f000 f979 	bl	8002ad4 <__sinit>
 80027e2:	4b2e      	ldr	r3, [pc, #184]	; (800289c <__swsetup_r+0xd0>)
 80027e4:	429c      	cmp	r4, r3
 80027e6:	d10f      	bne.n	8002808 <__swsetup_r+0x3c>
 80027e8:	686c      	ldr	r4, [r5, #4]
 80027ea:	89a3      	ldrh	r3, [r4, #12]
 80027ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80027f0:	0719      	lsls	r1, r3, #28
 80027f2:	d42c      	bmi.n	800284e <__swsetup_r+0x82>
 80027f4:	06dd      	lsls	r5, r3, #27
 80027f6:	d411      	bmi.n	800281c <__swsetup_r+0x50>
 80027f8:	2309      	movs	r3, #9
 80027fa:	6033      	str	r3, [r6, #0]
 80027fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002800:	f04f 30ff 	mov.w	r0, #4294967295
 8002804:	81a3      	strh	r3, [r4, #12]
 8002806:	e03e      	b.n	8002886 <__swsetup_r+0xba>
 8002808:	4b25      	ldr	r3, [pc, #148]	; (80028a0 <__swsetup_r+0xd4>)
 800280a:	429c      	cmp	r4, r3
 800280c:	d101      	bne.n	8002812 <__swsetup_r+0x46>
 800280e:	68ac      	ldr	r4, [r5, #8]
 8002810:	e7eb      	b.n	80027ea <__swsetup_r+0x1e>
 8002812:	4b24      	ldr	r3, [pc, #144]	; (80028a4 <__swsetup_r+0xd8>)
 8002814:	429c      	cmp	r4, r3
 8002816:	bf08      	it	eq
 8002818:	68ec      	ldreq	r4, [r5, #12]
 800281a:	e7e6      	b.n	80027ea <__swsetup_r+0x1e>
 800281c:	0758      	lsls	r0, r3, #29
 800281e:	d512      	bpl.n	8002846 <__swsetup_r+0x7a>
 8002820:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002822:	b141      	cbz	r1, 8002836 <__swsetup_r+0x6a>
 8002824:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002828:	4299      	cmp	r1, r3
 800282a:	d002      	beq.n	8002832 <__swsetup_r+0x66>
 800282c:	4630      	mov	r0, r6
 800282e:	f000 fa57 	bl	8002ce0 <_free_r>
 8002832:	2300      	movs	r3, #0
 8002834:	6363      	str	r3, [r4, #52]	; 0x34
 8002836:	89a3      	ldrh	r3, [r4, #12]
 8002838:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800283c:	81a3      	strh	r3, [r4, #12]
 800283e:	2300      	movs	r3, #0
 8002840:	6063      	str	r3, [r4, #4]
 8002842:	6923      	ldr	r3, [r4, #16]
 8002844:	6023      	str	r3, [r4, #0]
 8002846:	89a3      	ldrh	r3, [r4, #12]
 8002848:	f043 0308 	orr.w	r3, r3, #8
 800284c:	81a3      	strh	r3, [r4, #12]
 800284e:	6923      	ldr	r3, [r4, #16]
 8002850:	b94b      	cbnz	r3, 8002866 <__swsetup_r+0x9a>
 8002852:	89a3      	ldrh	r3, [r4, #12]
 8002854:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800285c:	d003      	beq.n	8002866 <__swsetup_r+0x9a>
 800285e:	4621      	mov	r1, r4
 8002860:	4630      	mov	r0, r6
 8002862:	f000 f9fd 	bl	8002c60 <__smakebuf_r>
 8002866:	89a0      	ldrh	r0, [r4, #12]
 8002868:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800286c:	f010 0301 	ands.w	r3, r0, #1
 8002870:	d00a      	beq.n	8002888 <__swsetup_r+0xbc>
 8002872:	2300      	movs	r3, #0
 8002874:	60a3      	str	r3, [r4, #8]
 8002876:	6963      	ldr	r3, [r4, #20]
 8002878:	425b      	negs	r3, r3
 800287a:	61a3      	str	r3, [r4, #24]
 800287c:	6923      	ldr	r3, [r4, #16]
 800287e:	b943      	cbnz	r3, 8002892 <__swsetup_r+0xc6>
 8002880:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002884:	d1ba      	bne.n	80027fc <__swsetup_r+0x30>
 8002886:	bd70      	pop	{r4, r5, r6, pc}
 8002888:	0781      	lsls	r1, r0, #30
 800288a:	bf58      	it	pl
 800288c:	6963      	ldrpl	r3, [r4, #20]
 800288e:	60a3      	str	r3, [r4, #8]
 8002890:	e7f4      	b.n	800287c <__swsetup_r+0xb0>
 8002892:	2000      	movs	r0, #0
 8002894:	e7f7      	b.n	8002886 <__swsetup_r+0xba>
 8002896:	bf00      	nop
 8002898:	2000000c 	.word	0x2000000c
 800289c:	08003920 	.word	0x08003920
 80028a0:	08003940 	.word	0x08003940
 80028a4:	08003900 	.word	0x08003900

080028a8 <__sflush_r>:
 80028a8:	898a      	ldrh	r2, [r1, #12]
 80028aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ac:	4605      	mov	r5, r0
 80028ae:	0710      	lsls	r0, r2, #28
 80028b0:	460c      	mov	r4, r1
 80028b2:	d457      	bmi.n	8002964 <__sflush_r+0xbc>
 80028b4:	684b      	ldr	r3, [r1, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	dc04      	bgt.n	80028c4 <__sflush_r+0x1c>
 80028ba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	dc01      	bgt.n	80028c4 <__sflush_r+0x1c>
 80028c0:	2000      	movs	r0, #0
 80028c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80028c6:	2e00      	cmp	r6, #0
 80028c8:	d0fa      	beq.n	80028c0 <__sflush_r+0x18>
 80028ca:	2300      	movs	r3, #0
 80028cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80028d0:	682f      	ldr	r7, [r5, #0]
 80028d2:	602b      	str	r3, [r5, #0]
 80028d4:	d032      	beq.n	800293c <__sflush_r+0x94>
 80028d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028d8:	89a3      	ldrh	r3, [r4, #12]
 80028da:	075a      	lsls	r2, r3, #29
 80028dc:	d505      	bpl.n	80028ea <__sflush_r+0x42>
 80028de:	6863      	ldr	r3, [r4, #4]
 80028e0:	1ac0      	subs	r0, r0, r3
 80028e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028e4:	b10b      	cbz	r3, 80028ea <__sflush_r+0x42>
 80028e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028e8:	1ac0      	subs	r0, r0, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	4602      	mov	r2, r0
 80028ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80028f0:	4628      	mov	r0, r5
 80028f2:	6a21      	ldr	r1, [r4, #32]
 80028f4:	47b0      	blx	r6
 80028f6:	1c43      	adds	r3, r0, #1
 80028f8:	89a3      	ldrh	r3, [r4, #12]
 80028fa:	d106      	bne.n	800290a <__sflush_r+0x62>
 80028fc:	6829      	ldr	r1, [r5, #0]
 80028fe:	291d      	cmp	r1, #29
 8002900:	d82c      	bhi.n	800295c <__sflush_r+0xb4>
 8002902:	4a29      	ldr	r2, [pc, #164]	; (80029a8 <__sflush_r+0x100>)
 8002904:	40ca      	lsrs	r2, r1
 8002906:	07d6      	lsls	r6, r2, #31
 8002908:	d528      	bpl.n	800295c <__sflush_r+0xb4>
 800290a:	2200      	movs	r2, #0
 800290c:	6062      	str	r2, [r4, #4]
 800290e:	6922      	ldr	r2, [r4, #16]
 8002910:	04d9      	lsls	r1, r3, #19
 8002912:	6022      	str	r2, [r4, #0]
 8002914:	d504      	bpl.n	8002920 <__sflush_r+0x78>
 8002916:	1c42      	adds	r2, r0, #1
 8002918:	d101      	bne.n	800291e <__sflush_r+0x76>
 800291a:	682b      	ldr	r3, [r5, #0]
 800291c:	b903      	cbnz	r3, 8002920 <__sflush_r+0x78>
 800291e:	6560      	str	r0, [r4, #84]	; 0x54
 8002920:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002922:	602f      	str	r7, [r5, #0]
 8002924:	2900      	cmp	r1, #0
 8002926:	d0cb      	beq.n	80028c0 <__sflush_r+0x18>
 8002928:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800292c:	4299      	cmp	r1, r3
 800292e:	d002      	beq.n	8002936 <__sflush_r+0x8e>
 8002930:	4628      	mov	r0, r5
 8002932:	f000 f9d5 	bl	8002ce0 <_free_r>
 8002936:	2000      	movs	r0, #0
 8002938:	6360      	str	r0, [r4, #52]	; 0x34
 800293a:	e7c2      	b.n	80028c2 <__sflush_r+0x1a>
 800293c:	6a21      	ldr	r1, [r4, #32]
 800293e:	2301      	movs	r3, #1
 8002940:	4628      	mov	r0, r5
 8002942:	47b0      	blx	r6
 8002944:	1c41      	adds	r1, r0, #1
 8002946:	d1c7      	bne.n	80028d8 <__sflush_r+0x30>
 8002948:	682b      	ldr	r3, [r5, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0c4      	beq.n	80028d8 <__sflush_r+0x30>
 800294e:	2b1d      	cmp	r3, #29
 8002950:	d001      	beq.n	8002956 <__sflush_r+0xae>
 8002952:	2b16      	cmp	r3, #22
 8002954:	d101      	bne.n	800295a <__sflush_r+0xb2>
 8002956:	602f      	str	r7, [r5, #0]
 8002958:	e7b2      	b.n	80028c0 <__sflush_r+0x18>
 800295a:	89a3      	ldrh	r3, [r4, #12]
 800295c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002960:	81a3      	strh	r3, [r4, #12]
 8002962:	e7ae      	b.n	80028c2 <__sflush_r+0x1a>
 8002964:	690f      	ldr	r7, [r1, #16]
 8002966:	2f00      	cmp	r7, #0
 8002968:	d0aa      	beq.n	80028c0 <__sflush_r+0x18>
 800296a:	0793      	lsls	r3, r2, #30
 800296c:	bf18      	it	ne
 800296e:	2300      	movne	r3, #0
 8002970:	680e      	ldr	r6, [r1, #0]
 8002972:	bf08      	it	eq
 8002974:	694b      	ldreq	r3, [r1, #20]
 8002976:	1bf6      	subs	r6, r6, r7
 8002978:	600f      	str	r7, [r1, #0]
 800297a:	608b      	str	r3, [r1, #8]
 800297c:	2e00      	cmp	r6, #0
 800297e:	dd9f      	ble.n	80028c0 <__sflush_r+0x18>
 8002980:	4633      	mov	r3, r6
 8002982:	463a      	mov	r2, r7
 8002984:	4628      	mov	r0, r5
 8002986:	6a21      	ldr	r1, [r4, #32]
 8002988:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800298c:	47e0      	blx	ip
 800298e:	2800      	cmp	r0, #0
 8002990:	dc06      	bgt.n	80029a0 <__sflush_r+0xf8>
 8002992:	89a3      	ldrh	r3, [r4, #12]
 8002994:	f04f 30ff 	mov.w	r0, #4294967295
 8002998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800299c:	81a3      	strh	r3, [r4, #12]
 800299e:	e790      	b.n	80028c2 <__sflush_r+0x1a>
 80029a0:	4407      	add	r7, r0
 80029a2:	1a36      	subs	r6, r6, r0
 80029a4:	e7ea      	b.n	800297c <__sflush_r+0xd4>
 80029a6:	bf00      	nop
 80029a8:	20400001 	.word	0x20400001

080029ac <_fflush_r>:
 80029ac:	b538      	push	{r3, r4, r5, lr}
 80029ae:	690b      	ldr	r3, [r1, #16]
 80029b0:	4605      	mov	r5, r0
 80029b2:	460c      	mov	r4, r1
 80029b4:	b913      	cbnz	r3, 80029bc <_fflush_r+0x10>
 80029b6:	2500      	movs	r5, #0
 80029b8:	4628      	mov	r0, r5
 80029ba:	bd38      	pop	{r3, r4, r5, pc}
 80029bc:	b118      	cbz	r0, 80029c6 <_fflush_r+0x1a>
 80029be:	6983      	ldr	r3, [r0, #24]
 80029c0:	b90b      	cbnz	r3, 80029c6 <_fflush_r+0x1a>
 80029c2:	f000 f887 	bl	8002ad4 <__sinit>
 80029c6:	4b14      	ldr	r3, [pc, #80]	; (8002a18 <_fflush_r+0x6c>)
 80029c8:	429c      	cmp	r4, r3
 80029ca:	d11b      	bne.n	8002a04 <_fflush_r+0x58>
 80029cc:	686c      	ldr	r4, [r5, #4]
 80029ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0ef      	beq.n	80029b6 <_fflush_r+0xa>
 80029d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029d8:	07d0      	lsls	r0, r2, #31
 80029da:	d404      	bmi.n	80029e6 <_fflush_r+0x3a>
 80029dc:	0599      	lsls	r1, r3, #22
 80029de:	d402      	bmi.n	80029e6 <_fflush_r+0x3a>
 80029e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029e2:	f000 f915 	bl	8002c10 <__retarget_lock_acquire_recursive>
 80029e6:	4628      	mov	r0, r5
 80029e8:	4621      	mov	r1, r4
 80029ea:	f7ff ff5d 	bl	80028a8 <__sflush_r>
 80029ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029f0:	4605      	mov	r5, r0
 80029f2:	07da      	lsls	r2, r3, #31
 80029f4:	d4e0      	bmi.n	80029b8 <_fflush_r+0xc>
 80029f6:	89a3      	ldrh	r3, [r4, #12]
 80029f8:	059b      	lsls	r3, r3, #22
 80029fa:	d4dd      	bmi.n	80029b8 <_fflush_r+0xc>
 80029fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029fe:	f000 f908 	bl	8002c12 <__retarget_lock_release_recursive>
 8002a02:	e7d9      	b.n	80029b8 <_fflush_r+0xc>
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <_fflush_r+0x70>)
 8002a06:	429c      	cmp	r4, r3
 8002a08:	d101      	bne.n	8002a0e <_fflush_r+0x62>
 8002a0a:	68ac      	ldr	r4, [r5, #8]
 8002a0c:	e7df      	b.n	80029ce <_fflush_r+0x22>
 8002a0e:	4b04      	ldr	r3, [pc, #16]	; (8002a20 <_fflush_r+0x74>)
 8002a10:	429c      	cmp	r4, r3
 8002a12:	bf08      	it	eq
 8002a14:	68ec      	ldreq	r4, [r5, #12]
 8002a16:	e7da      	b.n	80029ce <_fflush_r+0x22>
 8002a18:	08003920 	.word	0x08003920
 8002a1c:	08003940 	.word	0x08003940
 8002a20:	08003900 	.word	0x08003900

08002a24 <std>:
 8002a24:	2300      	movs	r3, #0
 8002a26:	b510      	push	{r4, lr}
 8002a28:	4604      	mov	r4, r0
 8002a2a:	e9c0 3300 	strd	r3, r3, [r0]
 8002a2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a32:	6083      	str	r3, [r0, #8]
 8002a34:	8181      	strh	r1, [r0, #12]
 8002a36:	6643      	str	r3, [r0, #100]	; 0x64
 8002a38:	81c2      	strh	r2, [r0, #14]
 8002a3a:	6183      	str	r3, [r0, #24]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	2208      	movs	r2, #8
 8002a40:	305c      	adds	r0, #92	; 0x5c
 8002a42:	f7ff fddb 	bl	80025fc <memset>
 8002a46:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <std+0x38>)
 8002a48:	6224      	str	r4, [r4, #32]
 8002a4a:	6263      	str	r3, [r4, #36]	; 0x24
 8002a4c:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <std+0x3c>)
 8002a4e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a50:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <std+0x40>)
 8002a52:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a54:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <std+0x44>)
 8002a56:	6323      	str	r3, [r4, #48]	; 0x30
 8002a58:	bd10      	pop	{r4, pc}
 8002a5a:	bf00      	nop
 8002a5c:	08003495 	.word	0x08003495
 8002a60:	080034b7 	.word	0x080034b7
 8002a64:	080034ef 	.word	0x080034ef
 8002a68:	08003513 	.word	0x08003513

08002a6c <_cleanup_r>:
 8002a6c:	4901      	ldr	r1, [pc, #4]	; (8002a74 <_cleanup_r+0x8>)
 8002a6e:	f000 b8af 	b.w	8002bd0 <_fwalk_reent>
 8002a72:	bf00      	nop
 8002a74:	080029ad 	.word	0x080029ad

08002a78 <__sfmoreglue>:
 8002a78:	2268      	movs	r2, #104	; 0x68
 8002a7a:	b570      	push	{r4, r5, r6, lr}
 8002a7c:	1e4d      	subs	r5, r1, #1
 8002a7e:	4355      	muls	r5, r2
 8002a80:	460e      	mov	r6, r1
 8002a82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a86:	f000 f993 	bl	8002db0 <_malloc_r>
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	b140      	cbz	r0, 8002aa0 <__sfmoreglue+0x28>
 8002a8e:	2100      	movs	r1, #0
 8002a90:	e9c0 1600 	strd	r1, r6, [r0]
 8002a94:	300c      	adds	r0, #12
 8002a96:	60a0      	str	r0, [r4, #8]
 8002a98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002a9c:	f7ff fdae 	bl	80025fc <memset>
 8002aa0:	4620      	mov	r0, r4
 8002aa2:	bd70      	pop	{r4, r5, r6, pc}

08002aa4 <__sfp_lock_acquire>:
 8002aa4:	4801      	ldr	r0, [pc, #4]	; (8002aac <__sfp_lock_acquire+0x8>)
 8002aa6:	f000 b8b3 	b.w	8002c10 <__retarget_lock_acquire_recursive>
 8002aaa:	bf00      	nop
 8002aac:	20000561 	.word	0x20000561

08002ab0 <__sfp_lock_release>:
 8002ab0:	4801      	ldr	r0, [pc, #4]	; (8002ab8 <__sfp_lock_release+0x8>)
 8002ab2:	f000 b8ae 	b.w	8002c12 <__retarget_lock_release_recursive>
 8002ab6:	bf00      	nop
 8002ab8:	20000561 	.word	0x20000561

08002abc <__sinit_lock_acquire>:
 8002abc:	4801      	ldr	r0, [pc, #4]	; (8002ac4 <__sinit_lock_acquire+0x8>)
 8002abe:	f000 b8a7 	b.w	8002c10 <__retarget_lock_acquire_recursive>
 8002ac2:	bf00      	nop
 8002ac4:	20000562 	.word	0x20000562

08002ac8 <__sinit_lock_release>:
 8002ac8:	4801      	ldr	r0, [pc, #4]	; (8002ad0 <__sinit_lock_release+0x8>)
 8002aca:	f000 b8a2 	b.w	8002c12 <__retarget_lock_release_recursive>
 8002ace:	bf00      	nop
 8002ad0:	20000562 	.word	0x20000562

08002ad4 <__sinit>:
 8002ad4:	b510      	push	{r4, lr}
 8002ad6:	4604      	mov	r4, r0
 8002ad8:	f7ff fff0 	bl	8002abc <__sinit_lock_acquire>
 8002adc:	69a3      	ldr	r3, [r4, #24]
 8002ade:	b11b      	cbz	r3, 8002ae8 <__sinit+0x14>
 8002ae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ae4:	f7ff bff0 	b.w	8002ac8 <__sinit_lock_release>
 8002ae8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002aec:	6523      	str	r3, [r4, #80]	; 0x50
 8002aee:	4b13      	ldr	r3, [pc, #76]	; (8002b3c <__sinit+0x68>)
 8002af0:	4a13      	ldr	r2, [pc, #76]	; (8002b40 <__sinit+0x6c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	62a2      	str	r2, [r4, #40]	; 0x28
 8002af6:	42a3      	cmp	r3, r4
 8002af8:	bf08      	it	eq
 8002afa:	2301      	moveq	r3, #1
 8002afc:	4620      	mov	r0, r4
 8002afe:	bf08      	it	eq
 8002b00:	61a3      	streq	r3, [r4, #24]
 8002b02:	f000 f81f 	bl	8002b44 <__sfp>
 8002b06:	6060      	str	r0, [r4, #4]
 8002b08:	4620      	mov	r0, r4
 8002b0a:	f000 f81b 	bl	8002b44 <__sfp>
 8002b0e:	60a0      	str	r0, [r4, #8]
 8002b10:	4620      	mov	r0, r4
 8002b12:	f000 f817 	bl	8002b44 <__sfp>
 8002b16:	2200      	movs	r2, #0
 8002b18:	2104      	movs	r1, #4
 8002b1a:	60e0      	str	r0, [r4, #12]
 8002b1c:	6860      	ldr	r0, [r4, #4]
 8002b1e:	f7ff ff81 	bl	8002a24 <std>
 8002b22:	2201      	movs	r2, #1
 8002b24:	2109      	movs	r1, #9
 8002b26:	68a0      	ldr	r0, [r4, #8]
 8002b28:	f7ff ff7c 	bl	8002a24 <std>
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	2112      	movs	r1, #18
 8002b30:	68e0      	ldr	r0, [r4, #12]
 8002b32:	f7ff ff77 	bl	8002a24 <std>
 8002b36:	2301      	movs	r3, #1
 8002b38:	61a3      	str	r3, [r4, #24]
 8002b3a:	e7d1      	b.n	8002ae0 <__sinit+0xc>
 8002b3c:	080038fc 	.word	0x080038fc
 8002b40:	08002a6d 	.word	0x08002a6d

08002b44 <__sfp>:
 8002b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b46:	4607      	mov	r7, r0
 8002b48:	f7ff ffac 	bl	8002aa4 <__sfp_lock_acquire>
 8002b4c:	4b1e      	ldr	r3, [pc, #120]	; (8002bc8 <__sfp+0x84>)
 8002b4e:	681e      	ldr	r6, [r3, #0]
 8002b50:	69b3      	ldr	r3, [r6, #24]
 8002b52:	b913      	cbnz	r3, 8002b5a <__sfp+0x16>
 8002b54:	4630      	mov	r0, r6
 8002b56:	f7ff ffbd 	bl	8002ad4 <__sinit>
 8002b5a:	3648      	adds	r6, #72	; 0x48
 8002b5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	d503      	bpl.n	8002b6c <__sfp+0x28>
 8002b64:	6833      	ldr	r3, [r6, #0]
 8002b66:	b30b      	cbz	r3, 8002bac <__sfp+0x68>
 8002b68:	6836      	ldr	r6, [r6, #0]
 8002b6a:	e7f7      	b.n	8002b5c <__sfp+0x18>
 8002b6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002b70:	b9d5      	cbnz	r5, 8002ba8 <__sfp+0x64>
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <__sfp+0x88>)
 8002b74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002b78:	60e3      	str	r3, [r4, #12]
 8002b7a:	6665      	str	r5, [r4, #100]	; 0x64
 8002b7c:	f000 f847 	bl	8002c0e <__retarget_lock_init_recursive>
 8002b80:	f7ff ff96 	bl	8002ab0 <__sfp_lock_release>
 8002b84:	2208      	movs	r2, #8
 8002b86:	4629      	mov	r1, r5
 8002b88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002b8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002b90:	6025      	str	r5, [r4, #0]
 8002b92:	61a5      	str	r5, [r4, #24]
 8002b94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002b98:	f7ff fd30 	bl	80025fc <memset>
 8002b9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002ba0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ba8:	3468      	adds	r4, #104	; 0x68
 8002baa:	e7d9      	b.n	8002b60 <__sfp+0x1c>
 8002bac:	2104      	movs	r1, #4
 8002bae:	4638      	mov	r0, r7
 8002bb0:	f7ff ff62 	bl	8002a78 <__sfmoreglue>
 8002bb4:	4604      	mov	r4, r0
 8002bb6:	6030      	str	r0, [r6, #0]
 8002bb8:	2800      	cmp	r0, #0
 8002bba:	d1d5      	bne.n	8002b68 <__sfp+0x24>
 8002bbc:	f7ff ff78 	bl	8002ab0 <__sfp_lock_release>
 8002bc0:	230c      	movs	r3, #12
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	e7ee      	b.n	8002ba4 <__sfp+0x60>
 8002bc6:	bf00      	nop
 8002bc8:	080038fc 	.word	0x080038fc
 8002bcc:	ffff0001 	.word	0xffff0001

08002bd0 <_fwalk_reent>:
 8002bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bd4:	4606      	mov	r6, r0
 8002bd6:	4688      	mov	r8, r1
 8002bd8:	2700      	movs	r7, #0
 8002bda:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002bde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002be2:	f1b9 0901 	subs.w	r9, r9, #1
 8002be6:	d505      	bpl.n	8002bf4 <_fwalk_reent+0x24>
 8002be8:	6824      	ldr	r4, [r4, #0]
 8002bea:	2c00      	cmp	r4, #0
 8002bec:	d1f7      	bne.n	8002bde <_fwalk_reent+0xe>
 8002bee:	4638      	mov	r0, r7
 8002bf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bf4:	89ab      	ldrh	r3, [r5, #12]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d907      	bls.n	8002c0a <_fwalk_reent+0x3a>
 8002bfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	d003      	beq.n	8002c0a <_fwalk_reent+0x3a>
 8002c02:	4629      	mov	r1, r5
 8002c04:	4630      	mov	r0, r6
 8002c06:	47c0      	blx	r8
 8002c08:	4307      	orrs	r7, r0
 8002c0a:	3568      	adds	r5, #104	; 0x68
 8002c0c:	e7e9      	b.n	8002be2 <_fwalk_reent+0x12>

08002c0e <__retarget_lock_init_recursive>:
 8002c0e:	4770      	bx	lr

08002c10 <__retarget_lock_acquire_recursive>:
 8002c10:	4770      	bx	lr

08002c12 <__retarget_lock_release_recursive>:
 8002c12:	4770      	bx	lr

08002c14 <__swhatbuf_r>:
 8002c14:	b570      	push	{r4, r5, r6, lr}
 8002c16:	460e      	mov	r6, r1
 8002c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c1c:	4614      	mov	r4, r2
 8002c1e:	2900      	cmp	r1, #0
 8002c20:	461d      	mov	r5, r3
 8002c22:	b096      	sub	sp, #88	; 0x58
 8002c24:	da08      	bge.n	8002c38 <__swhatbuf_r+0x24>
 8002c26:	2200      	movs	r2, #0
 8002c28:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002c2c:	602a      	str	r2, [r5, #0]
 8002c2e:	061a      	lsls	r2, r3, #24
 8002c30:	d410      	bmi.n	8002c54 <__swhatbuf_r+0x40>
 8002c32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c36:	e00e      	b.n	8002c56 <__swhatbuf_r+0x42>
 8002c38:	466a      	mov	r2, sp
 8002c3a:	f000 fc91 	bl	8003560 <_fstat_r>
 8002c3e:	2800      	cmp	r0, #0
 8002c40:	dbf1      	blt.n	8002c26 <__swhatbuf_r+0x12>
 8002c42:	9a01      	ldr	r2, [sp, #4]
 8002c44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002c48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002c4c:	425a      	negs	r2, r3
 8002c4e:	415a      	adcs	r2, r3
 8002c50:	602a      	str	r2, [r5, #0]
 8002c52:	e7ee      	b.n	8002c32 <__swhatbuf_r+0x1e>
 8002c54:	2340      	movs	r3, #64	; 0x40
 8002c56:	2000      	movs	r0, #0
 8002c58:	6023      	str	r3, [r4, #0]
 8002c5a:	b016      	add	sp, #88	; 0x58
 8002c5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002c60 <__smakebuf_r>:
 8002c60:	898b      	ldrh	r3, [r1, #12]
 8002c62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002c64:	079d      	lsls	r5, r3, #30
 8002c66:	4606      	mov	r6, r0
 8002c68:	460c      	mov	r4, r1
 8002c6a:	d507      	bpl.n	8002c7c <__smakebuf_r+0x1c>
 8002c6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	6123      	str	r3, [r4, #16]
 8002c74:	2301      	movs	r3, #1
 8002c76:	6163      	str	r3, [r4, #20]
 8002c78:	b002      	add	sp, #8
 8002c7a:	bd70      	pop	{r4, r5, r6, pc}
 8002c7c:	466a      	mov	r2, sp
 8002c7e:	ab01      	add	r3, sp, #4
 8002c80:	f7ff ffc8 	bl	8002c14 <__swhatbuf_r>
 8002c84:	9900      	ldr	r1, [sp, #0]
 8002c86:	4605      	mov	r5, r0
 8002c88:	4630      	mov	r0, r6
 8002c8a:	f000 f891 	bl	8002db0 <_malloc_r>
 8002c8e:	b948      	cbnz	r0, 8002ca4 <__smakebuf_r+0x44>
 8002c90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c94:	059a      	lsls	r2, r3, #22
 8002c96:	d4ef      	bmi.n	8002c78 <__smakebuf_r+0x18>
 8002c98:	f023 0303 	bic.w	r3, r3, #3
 8002c9c:	f043 0302 	orr.w	r3, r3, #2
 8002ca0:	81a3      	strh	r3, [r4, #12]
 8002ca2:	e7e3      	b.n	8002c6c <__smakebuf_r+0xc>
 8002ca4:	4b0d      	ldr	r3, [pc, #52]	; (8002cdc <__smakebuf_r+0x7c>)
 8002ca6:	62b3      	str	r3, [r6, #40]	; 0x28
 8002ca8:	89a3      	ldrh	r3, [r4, #12]
 8002caa:	6020      	str	r0, [r4, #0]
 8002cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cb0:	81a3      	strh	r3, [r4, #12]
 8002cb2:	9b00      	ldr	r3, [sp, #0]
 8002cb4:	6120      	str	r0, [r4, #16]
 8002cb6:	6163      	str	r3, [r4, #20]
 8002cb8:	9b01      	ldr	r3, [sp, #4]
 8002cba:	b15b      	cbz	r3, 8002cd4 <__smakebuf_r+0x74>
 8002cbc:	4630      	mov	r0, r6
 8002cbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002cc2:	f000 fc5f 	bl	8003584 <_isatty_r>
 8002cc6:	b128      	cbz	r0, 8002cd4 <__smakebuf_r+0x74>
 8002cc8:	89a3      	ldrh	r3, [r4, #12]
 8002cca:	f023 0303 	bic.w	r3, r3, #3
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	81a3      	strh	r3, [r4, #12]
 8002cd4:	89a0      	ldrh	r0, [r4, #12]
 8002cd6:	4305      	orrs	r5, r0
 8002cd8:	81a5      	strh	r5, [r4, #12]
 8002cda:	e7cd      	b.n	8002c78 <__smakebuf_r+0x18>
 8002cdc:	08002a6d 	.word	0x08002a6d

08002ce0 <_free_r>:
 8002ce0:	b538      	push	{r3, r4, r5, lr}
 8002ce2:	4605      	mov	r5, r0
 8002ce4:	2900      	cmp	r1, #0
 8002ce6:	d040      	beq.n	8002d6a <_free_r+0x8a>
 8002ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cec:	1f0c      	subs	r4, r1, #4
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	bfb8      	it	lt
 8002cf2:	18e4      	addlt	r4, r4, r3
 8002cf4:	f000 fc76 	bl	80035e4 <__malloc_lock>
 8002cf8:	4a1c      	ldr	r2, [pc, #112]	; (8002d6c <_free_r+0x8c>)
 8002cfa:	6813      	ldr	r3, [r2, #0]
 8002cfc:	b933      	cbnz	r3, 8002d0c <_free_r+0x2c>
 8002cfe:	6063      	str	r3, [r4, #4]
 8002d00:	6014      	str	r4, [r2, #0]
 8002d02:	4628      	mov	r0, r5
 8002d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d08:	f000 bc72 	b.w	80035f0 <__malloc_unlock>
 8002d0c:	42a3      	cmp	r3, r4
 8002d0e:	d908      	bls.n	8002d22 <_free_r+0x42>
 8002d10:	6820      	ldr	r0, [r4, #0]
 8002d12:	1821      	adds	r1, r4, r0
 8002d14:	428b      	cmp	r3, r1
 8002d16:	bf01      	itttt	eq
 8002d18:	6819      	ldreq	r1, [r3, #0]
 8002d1a:	685b      	ldreq	r3, [r3, #4]
 8002d1c:	1809      	addeq	r1, r1, r0
 8002d1e:	6021      	streq	r1, [r4, #0]
 8002d20:	e7ed      	b.n	8002cfe <_free_r+0x1e>
 8002d22:	461a      	mov	r2, r3
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	b10b      	cbz	r3, 8002d2c <_free_r+0x4c>
 8002d28:	42a3      	cmp	r3, r4
 8002d2a:	d9fa      	bls.n	8002d22 <_free_r+0x42>
 8002d2c:	6811      	ldr	r1, [r2, #0]
 8002d2e:	1850      	adds	r0, r2, r1
 8002d30:	42a0      	cmp	r0, r4
 8002d32:	d10b      	bne.n	8002d4c <_free_r+0x6c>
 8002d34:	6820      	ldr	r0, [r4, #0]
 8002d36:	4401      	add	r1, r0
 8002d38:	1850      	adds	r0, r2, r1
 8002d3a:	4283      	cmp	r3, r0
 8002d3c:	6011      	str	r1, [r2, #0]
 8002d3e:	d1e0      	bne.n	8002d02 <_free_r+0x22>
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	4401      	add	r1, r0
 8002d46:	6011      	str	r1, [r2, #0]
 8002d48:	6053      	str	r3, [r2, #4]
 8002d4a:	e7da      	b.n	8002d02 <_free_r+0x22>
 8002d4c:	d902      	bls.n	8002d54 <_free_r+0x74>
 8002d4e:	230c      	movs	r3, #12
 8002d50:	602b      	str	r3, [r5, #0]
 8002d52:	e7d6      	b.n	8002d02 <_free_r+0x22>
 8002d54:	6820      	ldr	r0, [r4, #0]
 8002d56:	1821      	adds	r1, r4, r0
 8002d58:	428b      	cmp	r3, r1
 8002d5a:	bf01      	itttt	eq
 8002d5c:	6819      	ldreq	r1, [r3, #0]
 8002d5e:	685b      	ldreq	r3, [r3, #4]
 8002d60:	1809      	addeq	r1, r1, r0
 8002d62:	6021      	streq	r1, [r4, #0]
 8002d64:	6063      	str	r3, [r4, #4]
 8002d66:	6054      	str	r4, [r2, #4]
 8002d68:	e7cb      	b.n	8002d02 <_free_r+0x22>
 8002d6a:	bd38      	pop	{r3, r4, r5, pc}
 8002d6c:	20000564 	.word	0x20000564

08002d70 <sbrk_aligned>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	4e0e      	ldr	r6, [pc, #56]	; (8002dac <sbrk_aligned+0x3c>)
 8002d74:	460c      	mov	r4, r1
 8002d76:	6831      	ldr	r1, [r6, #0]
 8002d78:	4605      	mov	r5, r0
 8002d7a:	b911      	cbnz	r1, 8002d82 <sbrk_aligned+0x12>
 8002d7c:	f000 fb7a 	bl	8003474 <_sbrk_r>
 8002d80:	6030      	str	r0, [r6, #0]
 8002d82:	4621      	mov	r1, r4
 8002d84:	4628      	mov	r0, r5
 8002d86:	f000 fb75 	bl	8003474 <_sbrk_r>
 8002d8a:	1c43      	adds	r3, r0, #1
 8002d8c:	d00a      	beq.n	8002da4 <sbrk_aligned+0x34>
 8002d8e:	1cc4      	adds	r4, r0, #3
 8002d90:	f024 0403 	bic.w	r4, r4, #3
 8002d94:	42a0      	cmp	r0, r4
 8002d96:	d007      	beq.n	8002da8 <sbrk_aligned+0x38>
 8002d98:	1a21      	subs	r1, r4, r0
 8002d9a:	4628      	mov	r0, r5
 8002d9c:	f000 fb6a 	bl	8003474 <_sbrk_r>
 8002da0:	3001      	adds	r0, #1
 8002da2:	d101      	bne.n	8002da8 <sbrk_aligned+0x38>
 8002da4:	f04f 34ff 	mov.w	r4, #4294967295
 8002da8:	4620      	mov	r0, r4
 8002daa:	bd70      	pop	{r4, r5, r6, pc}
 8002dac:	20000568 	.word	0x20000568

08002db0 <_malloc_r>:
 8002db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002db4:	1ccd      	adds	r5, r1, #3
 8002db6:	f025 0503 	bic.w	r5, r5, #3
 8002dba:	3508      	adds	r5, #8
 8002dbc:	2d0c      	cmp	r5, #12
 8002dbe:	bf38      	it	cc
 8002dc0:	250c      	movcc	r5, #12
 8002dc2:	2d00      	cmp	r5, #0
 8002dc4:	4607      	mov	r7, r0
 8002dc6:	db01      	blt.n	8002dcc <_malloc_r+0x1c>
 8002dc8:	42a9      	cmp	r1, r5
 8002dca:	d905      	bls.n	8002dd8 <_malloc_r+0x28>
 8002dcc:	230c      	movs	r3, #12
 8002dce:	2600      	movs	r6, #0
 8002dd0:	603b      	str	r3, [r7, #0]
 8002dd2:	4630      	mov	r0, r6
 8002dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dd8:	4e2e      	ldr	r6, [pc, #184]	; (8002e94 <_malloc_r+0xe4>)
 8002dda:	f000 fc03 	bl	80035e4 <__malloc_lock>
 8002dde:	6833      	ldr	r3, [r6, #0]
 8002de0:	461c      	mov	r4, r3
 8002de2:	bb34      	cbnz	r4, 8002e32 <_malloc_r+0x82>
 8002de4:	4629      	mov	r1, r5
 8002de6:	4638      	mov	r0, r7
 8002de8:	f7ff ffc2 	bl	8002d70 <sbrk_aligned>
 8002dec:	1c43      	adds	r3, r0, #1
 8002dee:	4604      	mov	r4, r0
 8002df0:	d14d      	bne.n	8002e8e <_malloc_r+0xde>
 8002df2:	6834      	ldr	r4, [r6, #0]
 8002df4:	4626      	mov	r6, r4
 8002df6:	2e00      	cmp	r6, #0
 8002df8:	d140      	bne.n	8002e7c <_malloc_r+0xcc>
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	4631      	mov	r1, r6
 8002dfe:	4638      	mov	r0, r7
 8002e00:	eb04 0803 	add.w	r8, r4, r3
 8002e04:	f000 fb36 	bl	8003474 <_sbrk_r>
 8002e08:	4580      	cmp	r8, r0
 8002e0a:	d13a      	bne.n	8002e82 <_malloc_r+0xd2>
 8002e0c:	6821      	ldr	r1, [r4, #0]
 8002e0e:	3503      	adds	r5, #3
 8002e10:	1a6d      	subs	r5, r5, r1
 8002e12:	f025 0503 	bic.w	r5, r5, #3
 8002e16:	3508      	adds	r5, #8
 8002e18:	2d0c      	cmp	r5, #12
 8002e1a:	bf38      	it	cc
 8002e1c:	250c      	movcc	r5, #12
 8002e1e:	4638      	mov	r0, r7
 8002e20:	4629      	mov	r1, r5
 8002e22:	f7ff ffa5 	bl	8002d70 <sbrk_aligned>
 8002e26:	3001      	adds	r0, #1
 8002e28:	d02b      	beq.n	8002e82 <_malloc_r+0xd2>
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	442b      	add	r3, r5
 8002e2e:	6023      	str	r3, [r4, #0]
 8002e30:	e00e      	b.n	8002e50 <_malloc_r+0xa0>
 8002e32:	6822      	ldr	r2, [r4, #0]
 8002e34:	1b52      	subs	r2, r2, r5
 8002e36:	d41e      	bmi.n	8002e76 <_malloc_r+0xc6>
 8002e38:	2a0b      	cmp	r2, #11
 8002e3a:	d916      	bls.n	8002e6a <_malloc_r+0xba>
 8002e3c:	1961      	adds	r1, r4, r5
 8002e3e:	42a3      	cmp	r3, r4
 8002e40:	6025      	str	r5, [r4, #0]
 8002e42:	bf18      	it	ne
 8002e44:	6059      	strne	r1, [r3, #4]
 8002e46:	6863      	ldr	r3, [r4, #4]
 8002e48:	bf08      	it	eq
 8002e4a:	6031      	streq	r1, [r6, #0]
 8002e4c:	5162      	str	r2, [r4, r5]
 8002e4e:	604b      	str	r3, [r1, #4]
 8002e50:	4638      	mov	r0, r7
 8002e52:	f104 060b 	add.w	r6, r4, #11
 8002e56:	f000 fbcb 	bl	80035f0 <__malloc_unlock>
 8002e5a:	f026 0607 	bic.w	r6, r6, #7
 8002e5e:	1d23      	adds	r3, r4, #4
 8002e60:	1af2      	subs	r2, r6, r3
 8002e62:	d0b6      	beq.n	8002dd2 <_malloc_r+0x22>
 8002e64:	1b9b      	subs	r3, r3, r6
 8002e66:	50a3      	str	r3, [r4, r2]
 8002e68:	e7b3      	b.n	8002dd2 <_malloc_r+0x22>
 8002e6a:	6862      	ldr	r2, [r4, #4]
 8002e6c:	42a3      	cmp	r3, r4
 8002e6e:	bf0c      	ite	eq
 8002e70:	6032      	streq	r2, [r6, #0]
 8002e72:	605a      	strne	r2, [r3, #4]
 8002e74:	e7ec      	b.n	8002e50 <_malloc_r+0xa0>
 8002e76:	4623      	mov	r3, r4
 8002e78:	6864      	ldr	r4, [r4, #4]
 8002e7a:	e7b2      	b.n	8002de2 <_malloc_r+0x32>
 8002e7c:	4634      	mov	r4, r6
 8002e7e:	6876      	ldr	r6, [r6, #4]
 8002e80:	e7b9      	b.n	8002df6 <_malloc_r+0x46>
 8002e82:	230c      	movs	r3, #12
 8002e84:	4638      	mov	r0, r7
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	f000 fbb2 	bl	80035f0 <__malloc_unlock>
 8002e8c:	e7a1      	b.n	8002dd2 <_malloc_r+0x22>
 8002e8e:	6025      	str	r5, [r4, #0]
 8002e90:	e7de      	b.n	8002e50 <_malloc_r+0xa0>
 8002e92:	bf00      	nop
 8002e94:	20000564 	.word	0x20000564

08002e98 <__sfputc_r>:
 8002e98:	6893      	ldr	r3, [r2, #8]
 8002e9a:	b410      	push	{r4}
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	6093      	str	r3, [r2, #8]
 8002ea2:	da07      	bge.n	8002eb4 <__sfputc_r+0x1c>
 8002ea4:	6994      	ldr	r4, [r2, #24]
 8002ea6:	42a3      	cmp	r3, r4
 8002ea8:	db01      	blt.n	8002eae <__sfputc_r+0x16>
 8002eaa:	290a      	cmp	r1, #10
 8002eac:	d102      	bne.n	8002eb4 <__sfputc_r+0x1c>
 8002eae:	bc10      	pop	{r4}
 8002eb0:	f7ff bc3a 	b.w	8002728 <__swbuf_r>
 8002eb4:	6813      	ldr	r3, [r2, #0]
 8002eb6:	1c58      	adds	r0, r3, #1
 8002eb8:	6010      	str	r0, [r2, #0]
 8002eba:	7019      	strb	r1, [r3, #0]
 8002ebc:	4608      	mov	r0, r1
 8002ebe:	bc10      	pop	{r4}
 8002ec0:	4770      	bx	lr

08002ec2 <__sfputs_r>:
 8002ec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ec4:	4606      	mov	r6, r0
 8002ec6:	460f      	mov	r7, r1
 8002ec8:	4614      	mov	r4, r2
 8002eca:	18d5      	adds	r5, r2, r3
 8002ecc:	42ac      	cmp	r4, r5
 8002ece:	d101      	bne.n	8002ed4 <__sfputs_r+0x12>
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	e007      	b.n	8002ee4 <__sfputs_r+0x22>
 8002ed4:	463a      	mov	r2, r7
 8002ed6:	4630      	mov	r0, r6
 8002ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002edc:	f7ff ffdc 	bl	8002e98 <__sfputc_r>
 8002ee0:	1c43      	adds	r3, r0, #1
 8002ee2:	d1f3      	bne.n	8002ecc <__sfputs_r+0xa>
 8002ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ee8 <_vfiprintf_r>:
 8002ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eec:	460d      	mov	r5, r1
 8002eee:	4614      	mov	r4, r2
 8002ef0:	4698      	mov	r8, r3
 8002ef2:	4606      	mov	r6, r0
 8002ef4:	b09d      	sub	sp, #116	; 0x74
 8002ef6:	b118      	cbz	r0, 8002f00 <_vfiprintf_r+0x18>
 8002ef8:	6983      	ldr	r3, [r0, #24]
 8002efa:	b90b      	cbnz	r3, 8002f00 <_vfiprintf_r+0x18>
 8002efc:	f7ff fdea 	bl	8002ad4 <__sinit>
 8002f00:	4b89      	ldr	r3, [pc, #548]	; (8003128 <_vfiprintf_r+0x240>)
 8002f02:	429d      	cmp	r5, r3
 8002f04:	d11b      	bne.n	8002f3e <_vfiprintf_r+0x56>
 8002f06:	6875      	ldr	r5, [r6, #4]
 8002f08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f0a:	07d9      	lsls	r1, r3, #31
 8002f0c:	d405      	bmi.n	8002f1a <_vfiprintf_r+0x32>
 8002f0e:	89ab      	ldrh	r3, [r5, #12]
 8002f10:	059a      	lsls	r2, r3, #22
 8002f12:	d402      	bmi.n	8002f1a <_vfiprintf_r+0x32>
 8002f14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f16:	f7ff fe7b 	bl	8002c10 <__retarget_lock_acquire_recursive>
 8002f1a:	89ab      	ldrh	r3, [r5, #12]
 8002f1c:	071b      	lsls	r3, r3, #28
 8002f1e:	d501      	bpl.n	8002f24 <_vfiprintf_r+0x3c>
 8002f20:	692b      	ldr	r3, [r5, #16]
 8002f22:	b9eb      	cbnz	r3, 8002f60 <_vfiprintf_r+0x78>
 8002f24:	4629      	mov	r1, r5
 8002f26:	4630      	mov	r0, r6
 8002f28:	f7ff fc50 	bl	80027cc <__swsetup_r>
 8002f2c:	b1c0      	cbz	r0, 8002f60 <_vfiprintf_r+0x78>
 8002f2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f30:	07dc      	lsls	r4, r3, #31
 8002f32:	d50e      	bpl.n	8002f52 <_vfiprintf_r+0x6a>
 8002f34:	f04f 30ff 	mov.w	r0, #4294967295
 8002f38:	b01d      	add	sp, #116	; 0x74
 8002f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f3e:	4b7b      	ldr	r3, [pc, #492]	; (800312c <_vfiprintf_r+0x244>)
 8002f40:	429d      	cmp	r5, r3
 8002f42:	d101      	bne.n	8002f48 <_vfiprintf_r+0x60>
 8002f44:	68b5      	ldr	r5, [r6, #8]
 8002f46:	e7df      	b.n	8002f08 <_vfiprintf_r+0x20>
 8002f48:	4b79      	ldr	r3, [pc, #484]	; (8003130 <_vfiprintf_r+0x248>)
 8002f4a:	429d      	cmp	r5, r3
 8002f4c:	bf08      	it	eq
 8002f4e:	68f5      	ldreq	r5, [r6, #12]
 8002f50:	e7da      	b.n	8002f08 <_vfiprintf_r+0x20>
 8002f52:	89ab      	ldrh	r3, [r5, #12]
 8002f54:	0598      	lsls	r0, r3, #22
 8002f56:	d4ed      	bmi.n	8002f34 <_vfiprintf_r+0x4c>
 8002f58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f5a:	f7ff fe5a 	bl	8002c12 <__retarget_lock_release_recursive>
 8002f5e:	e7e9      	b.n	8002f34 <_vfiprintf_r+0x4c>
 8002f60:	2300      	movs	r3, #0
 8002f62:	9309      	str	r3, [sp, #36]	; 0x24
 8002f64:	2320      	movs	r3, #32
 8002f66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f6a:	2330      	movs	r3, #48	; 0x30
 8002f6c:	f04f 0901 	mov.w	r9, #1
 8002f70:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f74:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003134 <_vfiprintf_r+0x24c>
 8002f78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f7c:	4623      	mov	r3, r4
 8002f7e:	469a      	mov	sl, r3
 8002f80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f84:	b10a      	cbz	r2, 8002f8a <_vfiprintf_r+0xa2>
 8002f86:	2a25      	cmp	r2, #37	; 0x25
 8002f88:	d1f9      	bne.n	8002f7e <_vfiprintf_r+0x96>
 8002f8a:	ebba 0b04 	subs.w	fp, sl, r4
 8002f8e:	d00b      	beq.n	8002fa8 <_vfiprintf_r+0xc0>
 8002f90:	465b      	mov	r3, fp
 8002f92:	4622      	mov	r2, r4
 8002f94:	4629      	mov	r1, r5
 8002f96:	4630      	mov	r0, r6
 8002f98:	f7ff ff93 	bl	8002ec2 <__sfputs_r>
 8002f9c:	3001      	adds	r0, #1
 8002f9e:	f000 80aa 	beq.w	80030f6 <_vfiprintf_r+0x20e>
 8002fa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002fa4:	445a      	add	r2, fp
 8002fa6:	9209      	str	r2, [sp, #36]	; 0x24
 8002fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80a2 	beq.w	80030f6 <_vfiprintf_r+0x20e>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fbc:	f10a 0a01 	add.w	sl, sl, #1
 8002fc0:	9304      	str	r3, [sp, #16]
 8002fc2:	9307      	str	r3, [sp, #28]
 8002fc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fc8:	931a      	str	r3, [sp, #104]	; 0x68
 8002fca:	4654      	mov	r4, sl
 8002fcc:	2205      	movs	r2, #5
 8002fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fd2:	4858      	ldr	r0, [pc, #352]	; (8003134 <_vfiprintf_r+0x24c>)
 8002fd4:	f000 faf8 	bl	80035c8 <memchr>
 8002fd8:	9a04      	ldr	r2, [sp, #16]
 8002fda:	b9d8      	cbnz	r0, 8003014 <_vfiprintf_r+0x12c>
 8002fdc:	06d1      	lsls	r1, r2, #27
 8002fde:	bf44      	itt	mi
 8002fe0:	2320      	movmi	r3, #32
 8002fe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fe6:	0713      	lsls	r3, r2, #28
 8002fe8:	bf44      	itt	mi
 8002fea:	232b      	movmi	r3, #43	; 0x2b
 8002fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8002ff4:	2b2a      	cmp	r3, #42	; 0x2a
 8002ff6:	d015      	beq.n	8003024 <_vfiprintf_r+0x13c>
 8002ff8:	4654      	mov	r4, sl
 8002ffa:	2000      	movs	r0, #0
 8002ffc:	f04f 0c0a 	mov.w	ip, #10
 8003000:	9a07      	ldr	r2, [sp, #28]
 8003002:	4621      	mov	r1, r4
 8003004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003008:	3b30      	subs	r3, #48	; 0x30
 800300a:	2b09      	cmp	r3, #9
 800300c:	d94e      	bls.n	80030ac <_vfiprintf_r+0x1c4>
 800300e:	b1b0      	cbz	r0, 800303e <_vfiprintf_r+0x156>
 8003010:	9207      	str	r2, [sp, #28]
 8003012:	e014      	b.n	800303e <_vfiprintf_r+0x156>
 8003014:	eba0 0308 	sub.w	r3, r0, r8
 8003018:	fa09 f303 	lsl.w	r3, r9, r3
 800301c:	4313      	orrs	r3, r2
 800301e:	46a2      	mov	sl, r4
 8003020:	9304      	str	r3, [sp, #16]
 8003022:	e7d2      	b.n	8002fca <_vfiprintf_r+0xe2>
 8003024:	9b03      	ldr	r3, [sp, #12]
 8003026:	1d19      	adds	r1, r3, #4
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	9103      	str	r1, [sp, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	bfbb      	ittet	lt
 8003030:	425b      	neglt	r3, r3
 8003032:	f042 0202 	orrlt.w	r2, r2, #2
 8003036:	9307      	strge	r3, [sp, #28]
 8003038:	9307      	strlt	r3, [sp, #28]
 800303a:	bfb8      	it	lt
 800303c:	9204      	strlt	r2, [sp, #16]
 800303e:	7823      	ldrb	r3, [r4, #0]
 8003040:	2b2e      	cmp	r3, #46	; 0x2e
 8003042:	d10c      	bne.n	800305e <_vfiprintf_r+0x176>
 8003044:	7863      	ldrb	r3, [r4, #1]
 8003046:	2b2a      	cmp	r3, #42	; 0x2a
 8003048:	d135      	bne.n	80030b6 <_vfiprintf_r+0x1ce>
 800304a:	9b03      	ldr	r3, [sp, #12]
 800304c:	3402      	adds	r4, #2
 800304e:	1d1a      	adds	r2, r3, #4
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	9203      	str	r2, [sp, #12]
 8003054:	2b00      	cmp	r3, #0
 8003056:	bfb8      	it	lt
 8003058:	f04f 33ff 	movlt.w	r3, #4294967295
 800305c:	9305      	str	r3, [sp, #20]
 800305e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003138 <_vfiprintf_r+0x250>
 8003062:	2203      	movs	r2, #3
 8003064:	4650      	mov	r0, sl
 8003066:	7821      	ldrb	r1, [r4, #0]
 8003068:	f000 faae 	bl	80035c8 <memchr>
 800306c:	b140      	cbz	r0, 8003080 <_vfiprintf_r+0x198>
 800306e:	2340      	movs	r3, #64	; 0x40
 8003070:	eba0 000a 	sub.w	r0, r0, sl
 8003074:	fa03 f000 	lsl.w	r0, r3, r0
 8003078:	9b04      	ldr	r3, [sp, #16]
 800307a:	3401      	adds	r4, #1
 800307c:	4303      	orrs	r3, r0
 800307e:	9304      	str	r3, [sp, #16]
 8003080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003084:	2206      	movs	r2, #6
 8003086:	482d      	ldr	r0, [pc, #180]	; (800313c <_vfiprintf_r+0x254>)
 8003088:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800308c:	f000 fa9c 	bl	80035c8 <memchr>
 8003090:	2800      	cmp	r0, #0
 8003092:	d03f      	beq.n	8003114 <_vfiprintf_r+0x22c>
 8003094:	4b2a      	ldr	r3, [pc, #168]	; (8003140 <_vfiprintf_r+0x258>)
 8003096:	bb1b      	cbnz	r3, 80030e0 <_vfiprintf_r+0x1f8>
 8003098:	9b03      	ldr	r3, [sp, #12]
 800309a:	3307      	adds	r3, #7
 800309c:	f023 0307 	bic.w	r3, r3, #7
 80030a0:	3308      	adds	r3, #8
 80030a2:	9303      	str	r3, [sp, #12]
 80030a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030a6:	443b      	add	r3, r7
 80030a8:	9309      	str	r3, [sp, #36]	; 0x24
 80030aa:	e767      	b.n	8002f7c <_vfiprintf_r+0x94>
 80030ac:	460c      	mov	r4, r1
 80030ae:	2001      	movs	r0, #1
 80030b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80030b4:	e7a5      	b.n	8003002 <_vfiprintf_r+0x11a>
 80030b6:	2300      	movs	r3, #0
 80030b8:	f04f 0c0a 	mov.w	ip, #10
 80030bc:	4619      	mov	r1, r3
 80030be:	3401      	adds	r4, #1
 80030c0:	9305      	str	r3, [sp, #20]
 80030c2:	4620      	mov	r0, r4
 80030c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030c8:	3a30      	subs	r2, #48	; 0x30
 80030ca:	2a09      	cmp	r2, #9
 80030cc:	d903      	bls.n	80030d6 <_vfiprintf_r+0x1ee>
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d0c5      	beq.n	800305e <_vfiprintf_r+0x176>
 80030d2:	9105      	str	r1, [sp, #20]
 80030d4:	e7c3      	b.n	800305e <_vfiprintf_r+0x176>
 80030d6:	4604      	mov	r4, r0
 80030d8:	2301      	movs	r3, #1
 80030da:	fb0c 2101 	mla	r1, ip, r1, r2
 80030de:	e7f0      	b.n	80030c2 <_vfiprintf_r+0x1da>
 80030e0:	ab03      	add	r3, sp, #12
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	462a      	mov	r2, r5
 80030e6:	4630      	mov	r0, r6
 80030e8:	4b16      	ldr	r3, [pc, #88]	; (8003144 <_vfiprintf_r+0x25c>)
 80030ea:	a904      	add	r1, sp, #16
 80030ec:	f3af 8000 	nop.w
 80030f0:	4607      	mov	r7, r0
 80030f2:	1c78      	adds	r0, r7, #1
 80030f4:	d1d6      	bne.n	80030a4 <_vfiprintf_r+0x1bc>
 80030f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030f8:	07d9      	lsls	r1, r3, #31
 80030fa:	d405      	bmi.n	8003108 <_vfiprintf_r+0x220>
 80030fc:	89ab      	ldrh	r3, [r5, #12]
 80030fe:	059a      	lsls	r2, r3, #22
 8003100:	d402      	bmi.n	8003108 <_vfiprintf_r+0x220>
 8003102:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003104:	f7ff fd85 	bl	8002c12 <__retarget_lock_release_recursive>
 8003108:	89ab      	ldrh	r3, [r5, #12]
 800310a:	065b      	lsls	r3, r3, #25
 800310c:	f53f af12 	bmi.w	8002f34 <_vfiprintf_r+0x4c>
 8003110:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003112:	e711      	b.n	8002f38 <_vfiprintf_r+0x50>
 8003114:	ab03      	add	r3, sp, #12
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	462a      	mov	r2, r5
 800311a:	4630      	mov	r0, r6
 800311c:	4b09      	ldr	r3, [pc, #36]	; (8003144 <_vfiprintf_r+0x25c>)
 800311e:	a904      	add	r1, sp, #16
 8003120:	f000 f882 	bl	8003228 <_printf_i>
 8003124:	e7e4      	b.n	80030f0 <_vfiprintf_r+0x208>
 8003126:	bf00      	nop
 8003128:	08003920 	.word	0x08003920
 800312c:	08003940 	.word	0x08003940
 8003130:	08003900 	.word	0x08003900
 8003134:	08003960 	.word	0x08003960
 8003138:	08003966 	.word	0x08003966
 800313c:	0800396a 	.word	0x0800396a
 8003140:	00000000 	.word	0x00000000
 8003144:	08002ec3 	.word	0x08002ec3

08003148 <_printf_common>:
 8003148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800314c:	4616      	mov	r6, r2
 800314e:	4699      	mov	r9, r3
 8003150:	688a      	ldr	r2, [r1, #8]
 8003152:	690b      	ldr	r3, [r1, #16]
 8003154:	4607      	mov	r7, r0
 8003156:	4293      	cmp	r3, r2
 8003158:	bfb8      	it	lt
 800315a:	4613      	movlt	r3, r2
 800315c:	6033      	str	r3, [r6, #0]
 800315e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003162:	460c      	mov	r4, r1
 8003164:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003168:	b10a      	cbz	r2, 800316e <_printf_common+0x26>
 800316a:	3301      	adds	r3, #1
 800316c:	6033      	str	r3, [r6, #0]
 800316e:	6823      	ldr	r3, [r4, #0]
 8003170:	0699      	lsls	r1, r3, #26
 8003172:	bf42      	ittt	mi
 8003174:	6833      	ldrmi	r3, [r6, #0]
 8003176:	3302      	addmi	r3, #2
 8003178:	6033      	strmi	r3, [r6, #0]
 800317a:	6825      	ldr	r5, [r4, #0]
 800317c:	f015 0506 	ands.w	r5, r5, #6
 8003180:	d106      	bne.n	8003190 <_printf_common+0x48>
 8003182:	f104 0a19 	add.w	sl, r4, #25
 8003186:	68e3      	ldr	r3, [r4, #12]
 8003188:	6832      	ldr	r2, [r6, #0]
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	42ab      	cmp	r3, r5
 800318e:	dc28      	bgt.n	80031e2 <_printf_common+0x9a>
 8003190:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003194:	1e13      	subs	r3, r2, #0
 8003196:	6822      	ldr	r2, [r4, #0]
 8003198:	bf18      	it	ne
 800319a:	2301      	movne	r3, #1
 800319c:	0692      	lsls	r2, r2, #26
 800319e:	d42d      	bmi.n	80031fc <_printf_common+0xb4>
 80031a0:	4649      	mov	r1, r9
 80031a2:	4638      	mov	r0, r7
 80031a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031a8:	47c0      	blx	r8
 80031aa:	3001      	adds	r0, #1
 80031ac:	d020      	beq.n	80031f0 <_printf_common+0xa8>
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	68e5      	ldr	r5, [r4, #12]
 80031b2:	f003 0306 	and.w	r3, r3, #6
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	bf18      	it	ne
 80031ba:	2500      	movne	r5, #0
 80031bc:	6832      	ldr	r2, [r6, #0]
 80031be:	f04f 0600 	mov.w	r6, #0
 80031c2:	68a3      	ldr	r3, [r4, #8]
 80031c4:	bf08      	it	eq
 80031c6:	1aad      	subeq	r5, r5, r2
 80031c8:	6922      	ldr	r2, [r4, #16]
 80031ca:	bf08      	it	eq
 80031cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031d0:	4293      	cmp	r3, r2
 80031d2:	bfc4      	itt	gt
 80031d4:	1a9b      	subgt	r3, r3, r2
 80031d6:	18ed      	addgt	r5, r5, r3
 80031d8:	341a      	adds	r4, #26
 80031da:	42b5      	cmp	r5, r6
 80031dc:	d11a      	bne.n	8003214 <_printf_common+0xcc>
 80031de:	2000      	movs	r0, #0
 80031e0:	e008      	b.n	80031f4 <_printf_common+0xac>
 80031e2:	2301      	movs	r3, #1
 80031e4:	4652      	mov	r2, sl
 80031e6:	4649      	mov	r1, r9
 80031e8:	4638      	mov	r0, r7
 80031ea:	47c0      	blx	r8
 80031ec:	3001      	adds	r0, #1
 80031ee:	d103      	bne.n	80031f8 <_printf_common+0xb0>
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031f8:	3501      	adds	r5, #1
 80031fa:	e7c4      	b.n	8003186 <_printf_common+0x3e>
 80031fc:	2030      	movs	r0, #48	; 0x30
 80031fe:	18e1      	adds	r1, r4, r3
 8003200:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003204:	1c5a      	adds	r2, r3, #1
 8003206:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800320a:	4422      	add	r2, r4
 800320c:	3302      	adds	r3, #2
 800320e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003212:	e7c5      	b.n	80031a0 <_printf_common+0x58>
 8003214:	2301      	movs	r3, #1
 8003216:	4622      	mov	r2, r4
 8003218:	4649      	mov	r1, r9
 800321a:	4638      	mov	r0, r7
 800321c:	47c0      	blx	r8
 800321e:	3001      	adds	r0, #1
 8003220:	d0e6      	beq.n	80031f0 <_printf_common+0xa8>
 8003222:	3601      	adds	r6, #1
 8003224:	e7d9      	b.n	80031da <_printf_common+0x92>
	...

08003228 <_printf_i>:
 8003228:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800322c:	7e0f      	ldrb	r7, [r1, #24]
 800322e:	4691      	mov	r9, r2
 8003230:	2f78      	cmp	r7, #120	; 0x78
 8003232:	4680      	mov	r8, r0
 8003234:	460c      	mov	r4, r1
 8003236:	469a      	mov	sl, r3
 8003238:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800323a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800323e:	d807      	bhi.n	8003250 <_printf_i+0x28>
 8003240:	2f62      	cmp	r7, #98	; 0x62
 8003242:	d80a      	bhi.n	800325a <_printf_i+0x32>
 8003244:	2f00      	cmp	r7, #0
 8003246:	f000 80d9 	beq.w	80033fc <_printf_i+0x1d4>
 800324a:	2f58      	cmp	r7, #88	; 0x58
 800324c:	f000 80a4 	beq.w	8003398 <_printf_i+0x170>
 8003250:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003254:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003258:	e03a      	b.n	80032d0 <_printf_i+0xa8>
 800325a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800325e:	2b15      	cmp	r3, #21
 8003260:	d8f6      	bhi.n	8003250 <_printf_i+0x28>
 8003262:	a101      	add	r1, pc, #4	; (adr r1, 8003268 <_printf_i+0x40>)
 8003264:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003268:	080032c1 	.word	0x080032c1
 800326c:	080032d5 	.word	0x080032d5
 8003270:	08003251 	.word	0x08003251
 8003274:	08003251 	.word	0x08003251
 8003278:	08003251 	.word	0x08003251
 800327c:	08003251 	.word	0x08003251
 8003280:	080032d5 	.word	0x080032d5
 8003284:	08003251 	.word	0x08003251
 8003288:	08003251 	.word	0x08003251
 800328c:	08003251 	.word	0x08003251
 8003290:	08003251 	.word	0x08003251
 8003294:	080033e3 	.word	0x080033e3
 8003298:	08003305 	.word	0x08003305
 800329c:	080033c5 	.word	0x080033c5
 80032a0:	08003251 	.word	0x08003251
 80032a4:	08003251 	.word	0x08003251
 80032a8:	08003405 	.word	0x08003405
 80032ac:	08003251 	.word	0x08003251
 80032b0:	08003305 	.word	0x08003305
 80032b4:	08003251 	.word	0x08003251
 80032b8:	08003251 	.word	0x08003251
 80032bc:	080033cd 	.word	0x080033cd
 80032c0:	682b      	ldr	r3, [r5, #0]
 80032c2:	1d1a      	adds	r2, r3, #4
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	602a      	str	r2, [r5, #0]
 80032c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0a4      	b.n	800341e <_printf_i+0x1f6>
 80032d4:	6820      	ldr	r0, [r4, #0]
 80032d6:	6829      	ldr	r1, [r5, #0]
 80032d8:	0606      	lsls	r6, r0, #24
 80032da:	f101 0304 	add.w	r3, r1, #4
 80032de:	d50a      	bpl.n	80032f6 <_printf_i+0xce>
 80032e0:	680e      	ldr	r6, [r1, #0]
 80032e2:	602b      	str	r3, [r5, #0]
 80032e4:	2e00      	cmp	r6, #0
 80032e6:	da03      	bge.n	80032f0 <_printf_i+0xc8>
 80032e8:	232d      	movs	r3, #45	; 0x2d
 80032ea:	4276      	negs	r6, r6
 80032ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032f0:	230a      	movs	r3, #10
 80032f2:	485e      	ldr	r0, [pc, #376]	; (800346c <_printf_i+0x244>)
 80032f4:	e019      	b.n	800332a <_printf_i+0x102>
 80032f6:	680e      	ldr	r6, [r1, #0]
 80032f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032fc:	602b      	str	r3, [r5, #0]
 80032fe:	bf18      	it	ne
 8003300:	b236      	sxthne	r6, r6
 8003302:	e7ef      	b.n	80032e4 <_printf_i+0xbc>
 8003304:	682b      	ldr	r3, [r5, #0]
 8003306:	6820      	ldr	r0, [r4, #0]
 8003308:	1d19      	adds	r1, r3, #4
 800330a:	6029      	str	r1, [r5, #0]
 800330c:	0601      	lsls	r1, r0, #24
 800330e:	d501      	bpl.n	8003314 <_printf_i+0xec>
 8003310:	681e      	ldr	r6, [r3, #0]
 8003312:	e002      	b.n	800331a <_printf_i+0xf2>
 8003314:	0646      	lsls	r6, r0, #25
 8003316:	d5fb      	bpl.n	8003310 <_printf_i+0xe8>
 8003318:	881e      	ldrh	r6, [r3, #0]
 800331a:	2f6f      	cmp	r7, #111	; 0x6f
 800331c:	bf0c      	ite	eq
 800331e:	2308      	moveq	r3, #8
 8003320:	230a      	movne	r3, #10
 8003322:	4852      	ldr	r0, [pc, #328]	; (800346c <_printf_i+0x244>)
 8003324:	2100      	movs	r1, #0
 8003326:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800332a:	6865      	ldr	r5, [r4, #4]
 800332c:	2d00      	cmp	r5, #0
 800332e:	bfa8      	it	ge
 8003330:	6821      	ldrge	r1, [r4, #0]
 8003332:	60a5      	str	r5, [r4, #8]
 8003334:	bfa4      	itt	ge
 8003336:	f021 0104 	bicge.w	r1, r1, #4
 800333a:	6021      	strge	r1, [r4, #0]
 800333c:	b90e      	cbnz	r6, 8003342 <_printf_i+0x11a>
 800333e:	2d00      	cmp	r5, #0
 8003340:	d04d      	beq.n	80033de <_printf_i+0x1b6>
 8003342:	4615      	mov	r5, r2
 8003344:	fbb6 f1f3 	udiv	r1, r6, r3
 8003348:	fb03 6711 	mls	r7, r3, r1, r6
 800334c:	5dc7      	ldrb	r7, [r0, r7]
 800334e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003352:	4637      	mov	r7, r6
 8003354:	42bb      	cmp	r3, r7
 8003356:	460e      	mov	r6, r1
 8003358:	d9f4      	bls.n	8003344 <_printf_i+0x11c>
 800335a:	2b08      	cmp	r3, #8
 800335c:	d10b      	bne.n	8003376 <_printf_i+0x14e>
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	07de      	lsls	r6, r3, #31
 8003362:	d508      	bpl.n	8003376 <_printf_i+0x14e>
 8003364:	6923      	ldr	r3, [r4, #16]
 8003366:	6861      	ldr	r1, [r4, #4]
 8003368:	4299      	cmp	r1, r3
 800336a:	bfde      	ittt	le
 800336c:	2330      	movle	r3, #48	; 0x30
 800336e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003372:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003376:	1b52      	subs	r2, r2, r5
 8003378:	6122      	str	r2, [r4, #16]
 800337a:	464b      	mov	r3, r9
 800337c:	4621      	mov	r1, r4
 800337e:	4640      	mov	r0, r8
 8003380:	f8cd a000 	str.w	sl, [sp]
 8003384:	aa03      	add	r2, sp, #12
 8003386:	f7ff fedf 	bl	8003148 <_printf_common>
 800338a:	3001      	adds	r0, #1
 800338c:	d14c      	bne.n	8003428 <_printf_i+0x200>
 800338e:	f04f 30ff 	mov.w	r0, #4294967295
 8003392:	b004      	add	sp, #16
 8003394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003398:	4834      	ldr	r0, [pc, #208]	; (800346c <_printf_i+0x244>)
 800339a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800339e:	6829      	ldr	r1, [r5, #0]
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	f851 6b04 	ldr.w	r6, [r1], #4
 80033a6:	6029      	str	r1, [r5, #0]
 80033a8:	061d      	lsls	r5, r3, #24
 80033aa:	d514      	bpl.n	80033d6 <_printf_i+0x1ae>
 80033ac:	07df      	lsls	r7, r3, #31
 80033ae:	bf44      	itt	mi
 80033b0:	f043 0320 	orrmi.w	r3, r3, #32
 80033b4:	6023      	strmi	r3, [r4, #0]
 80033b6:	b91e      	cbnz	r6, 80033c0 <_printf_i+0x198>
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	f023 0320 	bic.w	r3, r3, #32
 80033be:	6023      	str	r3, [r4, #0]
 80033c0:	2310      	movs	r3, #16
 80033c2:	e7af      	b.n	8003324 <_printf_i+0xfc>
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	f043 0320 	orr.w	r3, r3, #32
 80033ca:	6023      	str	r3, [r4, #0]
 80033cc:	2378      	movs	r3, #120	; 0x78
 80033ce:	4828      	ldr	r0, [pc, #160]	; (8003470 <_printf_i+0x248>)
 80033d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033d4:	e7e3      	b.n	800339e <_printf_i+0x176>
 80033d6:	0659      	lsls	r1, r3, #25
 80033d8:	bf48      	it	mi
 80033da:	b2b6      	uxthmi	r6, r6
 80033dc:	e7e6      	b.n	80033ac <_printf_i+0x184>
 80033de:	4615      	mov	r5, r2
 80033e0:	e7bb      	b.n	800335a <_printf_i+0x132>
 80033e2:	682b      	ldr	r3, [r5, #0]
 80033e4:	6826      	ldr	r6, [r4, #0]
 80033e6:	1d18      	adds	r0, r3, #4
 80033e8:	6961      	ldr	r1, [r4, #20]
 80033ea:	6028      	str	r0, [r5, #0]
 80033ec:	0635      	lsls	r5, r6, #24
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	d501      	bpl.n	80033f6 <_printf_i+0x1ce>
 80033f2:	6019      	str	r1, [r3, #0]
 80033f4:	e002      	b.n	80033fc <_printf_i+0x1d4>
 80033f6:	0670      	lsls	r0, r6, #25
 80033f8:	d5fb      	bpl.n	80033f2 <_printf_i+0x1ca>
 80033fa:	8019      	strh	r1, [r3, #0]
 80033fc:	2300      	movs	r3, #0
 80033fe:	4615      	mov	r5, r2
 8003400:	6123      	str	r3, [r4, #16]
 8003402:	e7ba      	b.n	800337a <_printf_i+0x152>
 8003404:	682b      	ldr	r3, [r5, #0]
 8003406:	2100      	movs	r1, #0
 8003408:	1d1a      	adds	r2, r3, #4
 800340a:	602a      	str	r2, [r5, #0]
 800340c:	681d      	ldr	r5, [r3, #0]
 800340e:	6862      	ldr	r2, [r4, #4]
 8003410:	4628      	mov	r0, r5
 8003412:	f000 f8d9 	bl	80035c8 <memchr>
 8003416:	b108      	cbz	r0, 800341c <_printf_i+0x1f4>
 8003418:	1b40      	subs	r0, r0, r5
 800341a:	6060      	str	r0, [r4, #4]
 800341c:	6863      	ldr	r3, [r4, #4]
 800341e:	6123      	str	r3, [r4, #16]
 8003420:	2300      	movs	r3, #0
 8003422:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003426:	e7a8      	b.n	800337a <_printf_i+0x152>
 8003428:	462a      	mov	r2, r5
 800342a:	4649      	mov	r1, r9
 800342c:	4640      	mov	r0, r8
 800342e:	6923      	ldr	r3, [r4, #16]
 8003430:	47d0      	blx	sl
 8003432:	3001      	adds	r0, #1
 8003434:	d0ab      	beq.n	800338e <_printf_i+0x166>
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	079b      	lsls	r3, r3, #30
 800343a:	d413      	bmi.n	8003464 <_printf_i+0x23c>
 800343c:	68e0      	ldr	r0, [r4, #12]
 800343e:	9b03      	ldr	r3, [sp, #12]
 8003440:	4298      	cmp	r0, r3
 8003442:	bfb8      	it	lt
 8003444:	4618      	movlt	r0, r3
 8003446:	e7a4      	b.n	8003392 <_printf_i+0x16a>
 8003448:	2301      	movs	r3, #1
 800344a:	4632      	mov	r2, r6
 800344c:	4649      	mov	r1, r9
 800344e:	4640      	mov	r0, r8
 8003450:	47d0      	blx	sl
 8003452:	3001      	adds	r0, #1
 8003454:	d09b      	beq.n	800338e <_printf_i+0x166>
 8003456:	3501      	adds	r5, #1
 8003458:	68e3      	ldr	r3, [r4, #12]
 800345a:	9903      	ldr	r1, [sp, #12]
 800345c:	1a5b      	subs	r3, r3, r1
 800345e:	42ab      	cmp	r3, r5
 8003460:	dcf2      	bgt.n	8003448 <_printf_i+0x220>
 8003462:	e7eb      	b.n	800343c <_printf_i+0x214>
 8003464:	2500      	movs	r5, #0
 8003466:	f104 0619 	add.w	r6, r4, #25
 800346a:	e7f5      	b.n	8003458 <_printf_i+0x230>
 800346c:	08003971 	.word	0x08003971
 8003470:	08003982 	.word	0x08003982

08003474 <_sbrk_r>:
 8003474:	b538      	push	{r3, r4, r5, lr}
 8003476:	2300      	movs	r3, #0
 8003478:	4d05      	ldr	r5, [pc, #20]	; (8003490 <_sbrk_r+0x1c>)
 800347a:	4604      	mov	r4, r0
 800347c:	4608      	mov	r0, r1
 800347e:	602b      	str	r3, [r5, #0]
 8003480:	f7fd fbe6 	bl	8000c50 <_sbrk>
 8003484:	1c43      	adds	r3, r0, #1
 8003486:	d102      	bne.n	800348e <_sbrk_r+0x1a>
 8003488:	682b      	ldr	r3, [r5, #0]
 800348a:	b103      	cbz	r3, 800348e <_sbrk_r+0x1a>
 800348c:	6023      	str	r3, [r4, #0]
 800348e:	bd38      	pop	{r3, r4, r5, pc}
 8003490:	2000056c 	.word	0x2000056c

08003494 <__sread>:
 8003494:	b510      	push	{r4, lr}
 8003496:	460c      	mov	r4, r1
 8003498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800349c:	f000 f8ae 	bl	80035fc <_read_r>
 80034a0:	2800      	cmp	r0, #0
 80034a2:	bfab      	itete	ge
 80034a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80034a6:	89a3      	ldrhlt	r3, [r4, #12]
 80034a8:	181b      	addge	r3, r3, r0
 80034aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80034ae:	bfac      	ite	ge
 80034b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80034b2:	81a3      	strhlt	r3, [r4, #12]
 80034b4:	bd10      	pop	{r4, pc}

080034b6 <__swrite>:
 80034b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034ba:	461f      	mov	r7, r3
 80034bc:	898b      	ldrh	r3, [r1, #12]
 80034be:	4605      	mov	r5, r0
 80034c0:	05db      	lsls	r3, r3, #23
 80034c2:	460c      	mov	r4, r1
 80034c4:	4616      	mov	r6, r2
 80034c6:	d505      	bpl.n	80034d4 <__swrite+0x1e>
 80034c8:	2302      	movs	r3, #2
 80034ca:	2200      	movs	r2, #0
 80034cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034d0:	f000 f868 	bl	80035a4 <_lseek_r>
 80034d4:	89a3      	ldrh	r3, [r4, #12]
 80034d6:	4632      	mov	r2, r6
 80034d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034dc:	81a3      	strh	r3, [r4, #12]
 80034de:	4628      	mov	r0, r5
 80034e0:	463b      	mov	r3, r7
 80034e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034ea:	f000 b817 	b.w	800351c <_write_r>

080034ee <__sseek>:
 80034ee:	b510      	push	{r4, lr}
 80034f0:	460c      	mov	r4, r1
 80034f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034f6:	f000 f855 	bl	80035a4 <_lseek_r>
 80034fa:	1c43      	adds	r3, r0, #1
 80034fc:	89a3      	ldrh	r3, [r4, #12]
 80034fe:	bf15      	itete	ne
 8003500:	6560      	strne	r0, [r4, #84]	; 0x54
 8003502:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003506:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800350a:	81a3      	strheq	r3, [r4, #12]
 800350c:	bf18      	it	ne
 800350e:	81a3      	strhne	r3, [r4, #12]
 8003510:	bd10      	pop	{r4, pc}

08003512 <__sclose>:
 8003512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003516:	f000 b813 	b.w	8003540 <_close_r>
	...

0800351c <_write_r>:
 800351c:	b538      	push	{r3, r4, r5, lr}
 800351e:	4604      	mov	r4, r0
 8003520:	4608      	mov	r0, r1
 8003522:	4611      	mov	r1, r2
 8003524:	2200      	movs	r2, #0
 8003526:	4d05      	ldr	r5, [pc, #20]	; (800353c <_write_r+0x20>)
 8003528:	602a      	str	r2, [r5, #0]
 800352a:	461a      	mov	r2, r3
 800352c:	f7fd fb44 	bl	8000bb8 <_write>
 8003530:	1c43      	adds	r3, r0, #1
 8003532:	d102      	bne.n	800353a <_write_r+0x1e>
 8003534:	682b      	ldr	r3, [r5, #0]
 8003536:	b103      	cbz	r3, 800353a <_write_r+0x1e>
 8003538:	6023      	str	r3, [r4, #0]
 800353a:	bd38      	pop	{r3, r4, r5, pc}
 800353c:	2000056c 	.word	0x2000056c

08003540 <_close_r>:
 8003540:	b538      	push	{r3, r4, r5, lr}
 8003542:	2300      	movs	r3, #0
 8003544:	4d05      	ldr	r5, [pc, #20]	; (800355c <_close_r+0x1c>)
 8003546:	4604      	mov	r4, r0
 8003548:	4608      	mov	r0, r1
 800354a:	602b      	str	r3, [r5, #0]
 800354c:	f7fd fb50 	bl	8000bf0 <_close>
 8003550:	1c43      	adds	r3, r0, #1
 8003552:	d102      	bne.n	800355a <_close_r+0x1a>
 8003554:	682b      	ldr	r3, [r5, #0]
 8003556:	b103      	cbz	r3, 800355a <_close_r+0x1a>
 8003558:	6023      	str	r3, [r4, #0]
 800355a:	bd38      	pop	{r3, r4, r5, pc}
 800355c:	2000056c 	.word	0x2000056c

08003560 <_fstat_r>:
 8003560:	b538      	push	{r3, r4, r5, lr}
 8003562:	2300      	movs	r3, #0
 8003564:	4d06      	ldr	r5, [pc, #24]	; (8003580 <_fstat_r+0x20>)
 8003566:	4604      	mov	r4, r0
 8003568:	4608      	mov	r0, r1
 800356a:	4611      	mov	r1, r2
 800356c:	602b      	str	r3, [r5, #0]
 800356e:	f7fd fb4a 	bl	8000c06 <_fstat>
 8003572:	1c43      	adds	r3, r0, #1
 8003574:	d102      	bne.n	800357c <_fstat_r+0x1c>
 8003576:	682b      	ldr	r3, [r5, #0]
 8003578:	b103      	cbz	r3, 800357c <_fstat_r+0x1c>
 800357a:	6023      	str	r3, [r4, #0]
 800357c:	bd38      	pop	{r3, r4, r5, pc}
 800357e:	bf00      	nop
 8003580:	2000056c 	.word	0x2000056c

08003584 <_isatty_r>:
 8003584:	b538      	push	{r3, r4, r5, lr}
 8003586:	2300      	movs	r3, #0
 8003588:	4d05      	ldr	r5, [pc, #20]	; (80035a0 <_isatty_r+0x1c>)
 800358a:	4604      	mov	r4, r0
 800358c:	4608      	mov	r0, r1
 800358e:	602b      	str	r3, [r5, #0]
 8003590:	f7fd fb48 	bl	8000c24 <_isatty>
 8003594:	1c43      	adds	r3, r0, #1
 8003596:	d102      	bne.n	800359e <_isatty_r+0x1a>
 8003598:	682b      	ldr	r3, [r5, #0]
 800359a:	b103      	cbz	r3, 800359e <_isatty_r+0x1a>
 800359c:	6023      	str	r3, [r4, #0]
 800359e:	bd38      	pop	{r3, r4, r5, pc}
 80035a0:	2000056c 	.word	0x2000056c

080035a4 <_lseek_r>:
 80035a4:	b538      	push	{r3, r4, r5, lr}
 80035a6:	4604      	mov	r4, r0
 80035a8:	4608      	mov	r0, r1
 80035aa:	4611      	mov	r1, r2
 80035ac:	2200      	movs	r2, #0
 80035ae:	4d05      	ldr	r5, [pc, #20]	; (80035c4 <_lseek_r+0x20>)
 80035b0:	602a      	str	r2, [r5, #0]
 80035b2:	461a      	mov	r2, r3
 80035b4:	f7fd fb40 	bl	8000c38 <_lseek>
 80035b8:	1c43      	adds	r3, r0, #1
 80035ba:	d102      	bne.n	80035c2 <_lseek_r+0x1e>
 80035bc:	682b      	ldr	r3, [r5, #0]
 80035be:	b103      	cbz	r3, 80035c2 <_lseek_r+0x1e>
 80035c0:	6023      	str	r3, [r4, #0]
 80035c2:	bd38      	pop	{r3, r4, r5, pc}
 80035c4:	2000056c 	.word	0x2000056c

080035c8 <memchr>:
 80035c8:	4603      	mov	r3, r0
 80035ca:	b510      	push	{r4, lr}
 80035cc:	b2c9      	uxtb	r1, r1
 80035ce:	4402      	add	r2, r0
 80035d0:	4293      	cmp	r3, r2
 80035d2:	4618      	mov	r0, r3
 80035d4:	d101      	bne.n	80035da <memchr+0x12>
 80035d6:	2000      	movs	r0, #0
 80035d8:	e003      	b.n	80035e2 <memchr+0x1a>
 80035da:	7804      	ldrb	r4, [r0, #0]
 80035dc:	3301      	adds	r3, #1
 80035de:	428c      	cmp	r4, r1
 80035e0:	d1f6      	bne.n	80035d0 <memchr+0x8>
 80035e2:	bd10      	pop	{r4, pc}

080035e4 <__malloc_lock>:
 80035e4:	4801      	ldr	r0, [pc, #4]	; (80035ec <__malloc_lock+0x8>)
 80035e6:	f7ff bb13 	b.w	8002c10 <__retarget_lock_acquire_recursive>
 80035ea:	bf00      	nop
 80035ec:	20000560 	.word	0x20000560

080035f0 <__malloc_unlock>:
 80035f0:	4801      	ldr	r0, [pc, #4]	; (80035f8 <__malloc_unlock+0x8>)
 80035f2:	f7ff bb0e 	b.w	8002c12 <__retarget_lock_release_recursive>
 80035f6:	bf00      	nop
 80035f8:	20000560 	.word	0x20000560

080035fc <_read_r>:
 80035fc:	b538      	push	{r3, r4, r5, lr}
 80035fe:	4604      	mov	r4, r0
 8003600:	4608      	mov	r0, r1
 8003602:	4611      	mov	r1, r2
 8003604:	2200      	movs	r2, #0
 8003606:	4d05      	ldr	r5, [pc, #20]	; (800361c <_read_r+0x20>)
 8003608:	602a      	str	r2, [r5, #0]
 800360a:	461a      	mov	r2, r3
 800360c:	f7fd fab7 	bl	8000b7e <_read>
 8003610:	1c43      	adds	r3, r0, #1
 8003612:	d102      	bne.n	800361a <_read_r+0x1e>
 8003614:	682b      	ldr	r3, [r5, #0]
 8003616:	b103      	cbz	r3, 800361a <_read_r+0x1e>
 8003618:	6023      	str	r3, [r4, #0]
 800361a:	bd38      	pop	{r3, r4, r5, pc}
 800361c:	2000056c 	.word	0x2000056c

08003620 <_init>:
 8003620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003622:	bf00      	nop
 8003624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003626:	bc08      	pop	{r3}
 8003628:	469e      	mov	lr, r3
 800362a:	4770      	bx	lr

0800362c <_fini>:
 800362c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362e:	bf00      	nop
 8003630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003632:	bc08      	pop	{r3}
 8003634:	469e      	mov	lr, r3
 8003636:	4770      	bx	lr
