add x5, x5, #2932, lsl #0
sub x26, x26, #179, lsl #0
bics x20, x5, x26, ror #0x3d
and x0, x0, x0

