{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 22:07:45 2013 " "Info: Processing started: Tue May 07 22:07:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "set_bit " "Info: Assuming node \"set_bit\" is an undefined clock" {  } { { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 160 184 352 176 "set_bit" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_bit" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 144 184 352 160 "en" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst " "Info: Detected gated clock \"inst\" as buffer" {  } { { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 136 424 488 184 "inst" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set_bit register register counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"set_bit\" Internal fmax is restricted to 500.0 MHz between source register \"counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]\" and destination register \"counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.970 ns + Longest register register " "Info: + Longest register to register delay is 0.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 1 REG LCFF_X1_Y24_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.746 ns) 0.970 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y24_N15 3 " "Info: 2: + IC(0.224 ns) + CELL(0.746 ns) = 0.970 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 76.91 % ) " "Info: Total cell delay = 0.746 ns ( 76.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.224 ns ( 23.09 % ) " "Info: Total interconnect delay = 0.224 ns ( 23.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.224ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 2.505 ns + Shortest register " "Info: + Shortest clock path from clock \"set_bit\" to destination register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set_bit 1 CLK PIN_H19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 1; CLK Node = 'set_bit'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 160 184 352 176 "set_bit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.053 ns) 1.674 ns inst 2 COMB LCCOMB_X1_Y24_N22 1 " "Info: 2: + IC(0.811 ns) + CELL(0.053 ns) = 1.674 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { set_bit inst } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 136 424 488 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.505 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y24_N15 3 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.505 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 59.12 % ) " "Info: Total cell delay = 1.481 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.024 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { set_bit inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { set_bit {} set_bit~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.811ns 0.213ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 2.505 ns - Longest register " "Info: - Longest clock path from clock \"set_bit\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set_bit 1 CLK PIN_H19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 1; CLK Node = 'set_bit'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 160 184 352 176 "set_bit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.053 ns) 1.674 ns inst 2 COMB LCCOMB_X1_Y24_N22 1 " "Info: 2: + IC(0.811 ns) + CELL(0.053 ns) = 1.674 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { set_bit inst } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 136 424 488 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.505 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y24_N15 3 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.505 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 59.12 % ) " "Info: Total cell delay = 1.481 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.024 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { set_bit inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { set_bit {} set_bit~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.811ns 0.213ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { set_bit inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { set_bit {} set_bit~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.811ns 0.213ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { set_bit {} set_bit~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.811ns 0.213ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.224ns } { 0.000ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { set_bit inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { set_bit {} set_bit~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.811ns 0.213ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { set_bit {} set_bit~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.811ns 0.213ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "en register register counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"en\" Internal fmax is restricted to 500.0 MHz between source register \"counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]\" and destination register \"counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.970 ns + Longest register register " "Info: + Longest register to register delay is 0.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 1 REG LCFF_X1_Y24_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.746 ns) 0.970 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y24_N15 3 " "Info: 2: + IC(0.224 ns) + CELL(0.746 ns) = 0.970 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 76.91 % ) " "Info: Total cell delay = 0.746 ns ( 76.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.224 ns ( 23.09 % ) " "Info: Total interconnect delay = 0.224 ns ( 23.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.224ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.678 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns en 1 CLK PIN_E17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 1; CLK Node = 'en'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 144 184 352 160 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.154 ns) 1.847 ns inst 2 COMB LCCOMB_X1_Y24_N22 1 " "Info: 2: + IC(0.856 ns) + CELL(0.154 ns) = 1.847 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { en inst } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 136 424 488 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.678 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y24_N15 3 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.678 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 60.08 % ) " "Info: Total cell delay = 1.609 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.92 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { en inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.678 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns en 1 CLK PIN_E17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 1; CLK Node = 'en'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 144 184 352 160 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.154 ns) 1.847 ns inst 2 COMB LCCOMB_X1_Y24_N22 1 " "Info: 2: + IC(0.856 ns) + CELL(0.154 ns) = 1.847 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { en inst } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 136 424 488 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.678 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y24_N15 3 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.678 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 60.08 % ) " "Info: Total cell delay = 1.609 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.92 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { en inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { en inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.970 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.224ns } { 0.000ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { en inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "en out counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 5.248 ns register " "Info: tco from clock \"en\" to destination pin \"out\" through register \"counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]\" is 5.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.678 ns + Longest register " "Info: + Longest clock path from clock \"en\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns en 1 CLK PIN_E17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 1; CLK Node = 'en'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 144 184 352 160 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.154 ns) 1.847 ns inst 2 COMB LCCOMB_X1_Y24_N22 1 " "Info: 2: + IC(0.856 ns) + CELL(0.154 ns) = 1.847 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { en inst } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 136 424 488 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.678 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y24_N15 3 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.678 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 60.08 % ) " "Info: Total cell delay = 1.609 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.92 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { en inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.476 ns + Longest register pin " "Info: + Longest register to pin delay is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\] 1 REG LCFF_X1_Y24_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 3; REG Node = 'counter_2:inst60\|lpm_counter:lpm_counter_component\|cntr_4ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4ai.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/cntr_4ai.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(2.144 ns) 2.476 ns out 2 PIN PIN_F20 0 " "Info: 2: + IC(0.332 ns) + CELL(2.144 ns) = 2.476 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'out'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] out } "NODE_NAME" } } { "cache/dirty_bit.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/cache/dirty_bit.bdf" { { 216 712 888 232 "out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 86.59 % ) " "Info: Total cell delay = 2.144 ns ( 86.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 13.41 % ) " "Info: Total interconnect delay = 0.332 ns ( 13.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] out } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} out {} } { 0.000ns 0.332ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { en inst counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { en {} en~combout {} inst {} counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.856ns 0.213ns } { 0.000ns 0.837ns 0.154ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] out } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] {} out {} } { 0.000ns 0.332ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 22:07:46 2013 " "Info: Processing ended: Tue May 07 22:07:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
