
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFU' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ipcore' [F:/verilog Project/cpu/cpu.runs/synth_1/.Xil/Vivado-11864-DESKTOP-VVDTK4B/realtime/ipcore_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ipcore' (1#1) [F:/verilog Project/cpu/cpu.runs/synth_1/.Xil/Vivado-11864-DESKTOP-VVDTK4B/realtime/ipcore_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IFU' (2#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALUCt' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALUCt.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALUCt.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALUCt.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALUCt' (3#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALUCt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/DataMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/DataMem.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/clkDiv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (8#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/clkDiv.v:22]
INFO: [Synth 8-6157] synthesizing module 'segControl' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/segControl.v:23]
INFO: [Synth 8-226] default block is never used [F:/verilog Project/cpu/cpu.srcs/sources_1/new/segControl.v:92]
INFO: [Synth 8-226] default block is never used [F:/verilog Project/cpu/cpu.srcs/sources_1/new/segControl.v:112]
INFO: [Synth 8-6155] done synthesizing module 'segControl' (9#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/segControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'XD' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/XD.v:23]
	Parameter SAMPLE_TIME bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'XD' (10#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/XD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [F:/verilog Project/cpu/cpu.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.832 ; gain = 24.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.832 ; gain = 24.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.832 ; gain = 24.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1061.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/verilog Project/cpu/cpu.srcs/sources_1/ip/ipcore/ipcore/ipcore_in_context.xdc] for cell 'ifu0/ip'
Finished Parsing XDC File [f:/verilog Project/cpu/cpu.srcs/sources_1/ip/ipcore/ipcore/ipcore_in_context.xdc] for cell 'ifu0/ip'
Parsing XDC File [F:/verilog Project/cpu/cpu.srcs/constrs_1/new/btn.xdc]
Finished Parsing XDC File [F:/verilog Project/cpu/cpu.srcs/constrs_1/new/btn.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/verilog Project/cpu/cpu.srcs/constrs_1/new/btn.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/verilog Project/cpu/cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/verilog Project/cpu/cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1190.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1190.223 ; gain = 153.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1190.223 ; gain = 153.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ifu0/ip. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1190.223 ; gain = 153.383
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alu_ct_reg' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALUCt.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'alu_res_reg' [F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALU.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1190.223 ; gain = 153.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 33    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 2     
	  17 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1205.090 ; gain = 168.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------+-----------+----------------------+------------------------------------------------------------------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives                                                             | 
+------------+------------------------+-----------+----------------------+------------------------------------------------------------------------+
|top         | datamem0/data_mem0_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
|top         | datamem0/data_mem1_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
|top         | datamem0/data_mem2_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
|top         | datamem0/data_mem3_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
+------------+------------------------+-----------+----------------------+------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1205.090 ; gain = 168.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1206.992 ; gain = 170.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------------------+-----------+----------------------+------------------------------------------------------------------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives                                                             | 
+------------+------------------------+-----------+----------------------+------------------------------------------------------------------------+
|top         | datamem0/data_mem0_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
|top         | datamem0/data_mem1_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
|top         | datamem0/data_mem2_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
|top         | datamem0/data_mem3_reg | Implied   | 128 K x 8            | RAM16X1S x 8	RAM32X1S x 8	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 2072	 | 
+------------+------------------------+-----------+----------------------+------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1309.156 ; gain = 272.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ipcore        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |ipcore    |     1|
|2     |BUFG      |     3|
|3     |CARRY4    |    43|
|4     |LUT1      |    10|
|5     |LUT2      |   115|
|6     |LUT3      |    64|
|7     |LUT4      |   106|
|8     |LUT5      |   226|
|9     |LUT6      |  3439|
|10    |MUXF7     |  1375|
|11    |MUXF8     |   513|
|12    |RAM128X1S |    32|
|13    |RAM16X1S  |    32|
|14    |RAM256X1S |  8288|
|15    |RAM32X1S  |    32|
|16    |RAM64X1S  |    32|
|17    |FDRE      |  1148|
|18    |LDC       |    88|
|19    |IBUF      |     3|
|20    |OBUF      |    25|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1316.840 ; gain = 280.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1316.840 ; gain = 151.609
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1316.840 ; gain = 280.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1329.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8416 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1372.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8504 instances were transformed.
  LDC => LDCE: 88 instances
  RAM128X1S => RAM128X1S (inverted pins: WCLK) (MUXF7, RAMS64E(x2)): 32 instances
  RAM16X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7(x2), MUXF8, RAMS64E(x4)): 8288 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1372.398 ; gain = 335.559
INFO: [Common 17-1381] The checkpoint 'F:/verilog Project/cpu/cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 07:28:48 2021...
