<!doctype html><html lang=zh-CN><meta charset=UTF-8><meta content="width=device-width" name=viewport><meta content=#222 name=theme-color><meta content="Hexo 7.3.0" name=generator><link href=/images/icon-180.png rel=apple-touch-icon sizes=180x180><link href=/images/icon-32.png rel=icon sizes=32x32 type=image/png><link href=/images/icon-16.png rel=icon sizes=16x16 type=image/png><link color=#222 href=/images/oz1010_logo.svg rel=mask-icon><style>:root{--body-bg-color:#f5f7f9;--content-bg-color:#fff;--card-bg-color:#f5f5f5;--text-color:#555;--selection-bg:#262a30;--selection-color:#eee;--blockquote-color:#666;--link-color:#555;--link-hover-color:#222;--brand-color:#fff;--brand-hover-color:#fff;--table-row-odd-bg-color:#f9f9f9;--table-row-hover-bg-color:#f5f5f5;--menu-item-bg-color:#f5f5f5;--theme-color:#222;--btn-default-bg:#fff;--btn-default-color:#555;--btn-default-border-color:#555;--btn-default-hover-bg:#222;--btn-default-hover-color:#fff;--btn-default-hover-border-color:#222;--highlight-background:#f6f6f6;--highlight-foreground:#2f3337;--highlight-gutter-background:#e2e2e2;--highlight-gutter-foreground:#42464a;color-scheme:light}html{-webkit-text-size-adjust:100%;line-height:1.15}body{margin:0}main{display:block}h1{margin:.67em 0;font-size:2em}hr{box-sizing:content-box;height:0;overflow:visible}pre{font-family:monospace;font-size:1em}a{background:0 0}abbr[title]{border-bottom:none;text-decoration:underline dotted}b,strong{font-weight:bolder}code,kbd,samp{font-family:monospace;font-size:1em}small{font-size:80%}sub,sup{vertical-align:baseline;font-size:75%;line-height:0;position:relative}sub{bottom:-.25em}sup{top:-.5em}img{border-style:none}button,input,optgroup,select,textarea{margin:0;font-family:inherit;font-size:100%;line-height:1.15}button,input{overflow:visible}button,select{text-transform:none}button,[type=button],[type=reset],[type=submit]{-webkit-appearance:button}button::-moz-focus-inner,[type=button]::-moz-focus-inner,[type=reset]::-moz-focus-inner,[type=submit]::-moz-focus-inner{border-style:none;padding:0}button:-moz-focusring,[type=button]:-moz-focusring,[type=reset]:-moz-focusring,[type=submit]:-moz-focusring{outline:1px dotted buttontext}fieldset{padding:.35em .75em .625em}legend{box-sizing:border-box;color:inherit;white-space:normal;max-width:100%;padding:0;display:table}progress{vertical-align:baseline}textarea{overflow:auto}[type=checkbox],[type=radio]{box-sizing:border-box;padding:0}[type=number]::-webkit-inner-spin-button,[type=number]::-webkit-outer-spin-button{height:auto}[type=search]{outline-offset:-2px;-webkit-appearance:textfield}[type=search]::-webkit-search-decoration{-webkit-appearance:none}::-webkit-file-upload-button{font:inherit;-webkit-appearance:button}details{display:block}summary{display:list-item}template,[hidden]{display:none}::selection{background:var(--selection-bg);color:var(--selection-color)}html,body{height:100%}body{background:var(--body-bg-color);box-sizing:border-box;color:var(--text-color);min-height:100%;font-family:Lato,PingFang SC,Microsoft YaHei,sans-serif;font-size:1em;line-height:2;transition:padding .2s ease-in-out;position:relative}h1,h2,h3,h4,h5,h6{margin:30px 0 15px;font-family:Lato,PingFang SC,Microsoft YaHei,sans-serif;font-weight:700;line-height:1.5}h1{font-size:1.5em}h2{font-size:1.375em}h3{font-size:1.25em}h4{font-size:1.125em}h5{font-size:1em}h6{font-size:.875em}a{color:var(--link-color);cursor:pointer;overflow-wrap:break-word;border-bottom:1px solid #999;outline:0;text-decoration:none}a:hover{border-bottom-color:var(--link-hover-color);color:var(--link-hover-color)}iframe,img,video,embed{max-width:100%;margin-left:auto;margin-right:auto;display:block}hr{background-image:repeating-linear-gradient(-45deg,#ddd,#ddd 4px,#0000 4px 8px);border:0;height:3px;margin:40px 0}blockquote{color:var(--blockquote-color);border-left:4px solid #ddd;margin:0;padding:0 15px}blockquote cite:before{content:"-";padding:0 5px}dt{font-weight:700}dd{margin:0;padding:0}.table-container{overflow:auto}table{border-collapse:collapse;border-spacing:0;width:100%;margin:0 0 20px;font-size:.875em}tbody tr:nth-of-type(odd){background:var(--table-row-odd-bg-color)}tbody tr:hover{background:var(--table-row-hover-bg-color)}caption,th,td{padding:8px}th,td{border:1px solid #ddd;border-bottom-width:3px}th{padding-bottom:10px;font-weight:700}td{border-bottom-width:1px}.btn{background:var(--btn-default-bg);border:2px solid var(--btn-default-border-color);color:var(--btn-default-color);border-radius:2px;padding:0 20px;font-size:.875em;line-height:2;transition:background-color .2s ease-in-out;display:inline-block}.btn:hover{background:var(--btn-default-hover-bg);border-color:var(--btn-default-hover-border-color);color:var(--btn-default-hover-color)}.btn+.btn{margin:0 0 8px 8px}.btn .fa-fw{text-align:left;width:1.28571em}.toggle{line-height:0}.toggle .toggle-line{background:#fff;width:100%;height:2px;transition:left .4s,opacity .4s,top .4s,transform .4s,width .4s;display:block;position:relative;top:0;left:0}.toggle .toggle-line:first-child{margin-top:1px}.toggle .toggle-line:not(:first-child){margin-top:4px}.toggle.toggle-arrow :first-child{width:50%;top:2px;left:50%;transform:rotate(45deg)}.toggle.toggle-arrow :last-child{width:50%;top:-2px;left:50%;transform:rotate(-45deg)}.toggle.toggle-close :nth-child(2){opacity:0}.toggle.toggle-close :first-child{top:6px;transform:rotate(45deg)}.toggle.toggle-close :last-child{top:-6px;transform:rotate(-45deg)}pre code.hljs{padding:1em;display:block;overflow-x:auto}code.hljs{padding:3px 5px}.hljs{color:#2f3337;background:#f6f6f6}.hljs-subst{color:#2f3337}.hljs-comment{color:#656e77}.hljs-keyword,.hljs-selector-tag,.hljs-meta .hljs-keyword,.hljs-doctag,.hljs-section,.hljs-attr{color:#015692}.hljs-attribute{color:#803378}.hljs-name,.hljs-type,.hljs-number,.hljs-selector-id,.hljs-quote,.hljs-template-tag{color:#b75501}.hljs-selector-class{color:#015692}.hljs-string,.hljs-regexp,.hljs-symbol,.hljs-variable,.hljs-template-variable,.hljs-link,.hljs-selector-attr{color:#54790d}.hljs-meta,.hljs-selector-pseudo{color:#015692}.hljs-built_in,.hljs-title,.hljs-literal{color:#b75501}.hljs-bullet,.hljs-code{color:#535a60}.hljs-meta .hljs-string{color:#54790d}.hljs-deletion{color:#c02d2e}.hljs-addition{color:#2f6f44}.hljs-emphasis{font-style:italic}.hljs-strong{font-weight:700}.highlight:hover .copy-btn,.code-container:hover .copy-btn{opacity:1}.code-container{position:relative}.code-lang{opacity:.1;pointer-events:none;font-size:40px;line-height:1;position:absolute;right:5px}.copy-btn{color:#333;cursor:pointer;opacity:0;background:#fff;border:0;padding:2px 6px;font-size:.8125em;line-height:1.6;transition:opacity .2s ease-in-out;position:absolute;top:0;right:0}code,kbd,figure.highlight,pre{background:var(--highlight-background);color:var(--highlight-foreground)}figure.highlight,pre{margin:0 auto 20px;line-height:1.6}figure.highlight figcaption,pre .caption{background:var(--highlight-gutter-background);color:var(--highlight-foreground);padding:.5em;font-size:.875em;line-height:1.2;display:flow-root}figure.highlight figcaption a,pre .caption a{color:var(--highlight-foreground);float:right}figure.highlight figcaption a:hover,pre .caption a:hover{border-bottom-color:var(--highlight-foreground)}pre,code{font-family:consolas,Menlo,monospace,PingFang SC,Microsoft YaHei}code{overflow-wrap:break-word;border-radius:3px;padding:2px 4px;font-size:.875em}kbd{white-space:nowrap;border:2px solid #ccc;border-radius:.2em;padding:.1em .3em;font-family:inherit;box-shadow:.1em .1em .2em #0000001a}figure.highlight{position:relative;overflow:auto}figure.highlight pre{border:0;margin:0;padding:10px 0}figure.highlight table{border:0;width:auto;margin:0}figure.highlight td{border:0;padding:0}figure.highlight .gutter{-webkit-user-select:none;user-select:none}figure.highlight .gutter pre{background:var(--highlight-gutter-background);color:var(--highlight-gutter-foreground);text-align:right;padding-left:10px;padding-right:10px}figure.highlight .code pre{width:100%;padding-left:10px}figure.highlight .marked{background:#0000004d}pre .caption{margin-bottom:10px}.gist table{width:auto}.gist table td{border:0}pre{padding:10px;overflow:auto}pre code{text-shadow:none;background:0 0;padding:0}.blockquote-center{text-align:center;border-left:0;margin:40px 0;padding:0;position:relative}.blockquote-center:before,.blockquote-center:after{opacity:.6;width:100%;line-height:1;position:absolute;left:0}.blockquote-center:before{text-align:left;content:"";border-top:1px solid #ccc;font-family:"Font Awesome 6 Free";font-weight:900;top:-20px}.blockquote-center:after{text-align:right;content:"";border-bottom:1px solid #ccc;font-family:"Font Awesome 6 Free";font-weight:900;bottom:-20px}.blockquote-center p,.blockquote-center div{text-align:center}.group-picture{margin-bottom:20px}.group-picture .group-picture-row{gap:3px;margin-bottom:3px;display:flex}.group-picture .group-picture-column{flex:1}.group-picture .group-picture-column img{object-fit:cover;width:100%;height:100%;margin:0}.post-body .label{color:#555;padding:0 2px}.post-body .label.default{background:#f0f0f0}.post-body .label.primary{background:#efe6f7}.post-body .label.info{background:#e5f2f8}.post-body .label.success{background:#e7f4e9}.post-body .label.warning{background:#fcf6e1}.post-body .label.danger{background:#fae8eb}.post-body .link-grid{grid-gap:1.5rem;grid-template-columns:repeat(auto-fill,minmax(300px,1fr));gap:1.5rem;margin-bottom:20px;padding:1rem;display:grid}.post-body .link-grid .link-grid-container{border:solid #ddd;min-width:0;min-height:5rem;padding:.5rem;transition:background .3s;position:relative;box-shadow:1rem 1rem .5rem #00000080}.post-body .link-grid .link-grid-container:hover{background:var(--card-bg-color);animation:.5s next-shake}.post-body .link-grid .link-grid-container:active{transform:translate(.2rem,.2rem);box-shadow:.5rem .5rem .25rem #00000080}.post-body .link-grid .link-grid-container .link-grid-image{box-sizing:border-box;border:1px solid #ddd;border-radius:50%;width:5rem;height:5rem;padding:3px;position:absolute}.post-body .link-grid .link-grid-container p{margin:0 1rem 0 6rem}.post-body .link-grid .link-grid-container p:first-of-type{font-size:1.2em}.post-body .link-grid .link-grid-container p:last-of-type{opacity:.7;font-size:.8em;line-height:1.3rem}.post-body .link-grid .link-grid-container a{border:0;width:100%;height:100%;position:absolute;top:0;left:0}@keyframes next-shake{0%{transform:translate(1pt,1pt)rotate(0)}10%{transform:translate(-1pt,-2pt)rotate(-1deg)}20%{transform:translate(-3pt)rotate(1deg)}30%{transform:translate(3pt,2pt)rotate(0)}40%{transform:translate(1pt,-1pt)rotate(1deg)}50%{transform:translate(-1pt,2pt)rotate(-1deg)}60%{transform:translate(-3pt,1pt)rotate(0)}70%{transform:translate(3pt,1pt)rotate(-1deg)}80%{transform:translate(-1pt,-1pt)rotate(1deg)}90%{transform:translate(1pt,2pt)rotate(0)}to{transform:translate(1pt,-2pt)rotate(-1deg)}}.post-body .note{border:1px solid #eee;border-left-width:5px;border-radius:3px;margin-bottom:20px;padding:1em;position:relative}.post-body .note summary{cursor:pointer;outline:0}.post-body .note summary p{display:inline}.post-body .note h2,.post-body .note h3,.post-body .note h4,.post-body .note h5,.post-body .note h6{border-bottom:initial;margin:0;padding-top:0}.post-body .note :first-child{margin-top:0}.post-body .note :last-child{margin-bottom:0}.post-body .note.default{border-left-color:#777}.post-body .note.default h2,.post-body .note.default h3,.post-body .note.default h4,.post-body .note.default h5,.post-body .note.default h6{color:#777}.post-body .note.primary{border-left-color:#6f42c1}.post-body .note.primary h2,.post-body .note.primary h3,.post-body .note.primary h4,.post-body .note.primary h5,.post-body .note.primary h6{color:#6f42c1}.post-body .note.info{border-left-color:#428bca}.post-body .note.info h2,.post-body .note.info h3,.post-body .note.info h4,.post-body .note.info h5,.post-body .note.info h6{color:#428bca}.post-body .note.success{border-left-color:#5cb85c}.post-body .note.success h2,.post-body .note.success h3,.post-body .note.success h4,.post-body .note.success h5,.post-body .note.success h6{color:#5cb85c}.post-body .note.warning{border-left-color:#f0ad4e}.post-body .note.warning h2,.post-body .note.warning h3,.post-body .note.warning h4,.post-body .note.warning h5,.post-body .note.warning h6{color:#f0ad4e}.post-body .note.danger{border-left-color:#d9534f}.post-body .note.danger h2,.post-body .note.danger h3,.post-body .note.danger h4,.post-body .note.danger h5,.post-body .note.danger h6{color:#d9534f}.post-body .tabs{margin-bottom:20px}.post-body .tabs,.tabs-comment{padding-top:10px}.post-body .tabs ul.nav-tabs,.tabs-comment ul.nav-tabs{background:var(--content-bg-color);z-index:5;flex-wrap:wrap;justify-content:center;margin:0;padding:0;display:flex;position:sticky;top:0}@media (width<=413px){.post-body .tabs ul.nav-tabs,.tabs-comment ul.nav-tabs{margin-bottom:5px;display:block}}.post-body .tabs ul.nav-tabs li.tab,.tabs-comment ul.nav-tabs li.tab{border:1px solid #0000;border-top-width:3px;border-bottom-color:#ddd;border-radius:0;flex-grow:1;list-style-type:none}@media (width<=413px){.post-body .tabs ul.nav-tabs li.tab,.tabs-comment ul.nav-tabs li.tab{border:1px solid #0000;border-left-width:3px;border-radius:0}}.post-body .tabs ul.nav-tabs li.tab a,.tabs-comment ul.nav-tabs li.tab a{border-bottom:initial;text-align:center;padding:.25em .75em;line-height:1.8;transition:all .2s ease-out;display:block}.post-body .tabs ul.nav-tabs li.tab a i[class^=fa],.tabs-comment ul.nav-tabs li.tab a i[class^=fa]{width:1.28571em}.post-body .tabs ul.nav-tabs li.tab.active,.tabs-comment ul.nav-tabs li.tab.active{border-color:#fc6423 #ddd #0000}@media (width<=413px){.post-body .tabs ul.nav-tabs li.tab.active,.tabs-comment ul.nav-tabs li.tab.active{border-color:#ddd #ddd #ddd #fc6423}}.post-body .tabs ul.nav-tabs li.tab.active a,.tabs-comment ul.nav-tabs li.tab.active a{cursor:default}.post-body .tabs .tab-content,.tabs-comment .tab-content{border:1px solid #ddd;border-top-color:#0000;border-radius:0}@media (width<=413px){.post-body .tabs .tab-content,.tabs-comment .tab-content{border-top-color:#ddd;border-radius:0}}.post-body .tabs .tab-content .tab-pane,.tabs-comment .tab-content .tab-pane{padding:20px 20px 0}.post-body .tabs .tab-content .tab-pane:not(.active),.tabs-comment .tab-content .tab-pane:not(.active){display:none}.pagination .prev,.pagination .next,.pagination .page-number,.pagination .space{margin:-1px 10px 0;padding:0 10px;display:inline-block}@media (width<=767px){.pagination .prev,.pagination .next,.pagination .page-number,.pagination .space{margin:0 5px}}.pagination .page-number.current{color:var(--content-bg-color);background:#ccc;border-color:#ccc}.pagination{text-align:center;border-top:1px solid #eee;margin:120px 0 0}.pagination .prev,.pagination .next,.pagination .page-number{border-top:1px solid #eee;border-bottom:0;transition:border-color .2s ease-in-out}.pagination .prev:hover,.pagination .next:hover,.pagination .page-number:hover{border-top-color:var(--link-hover-color)}@media (width<=767px){.pagination{border-top:0}.pagination .prev,.pagination .next,.pagination .page-number{border-top:0;border-bottom:1px solid #eee}.pagination .prev:hover,.pagination .next:hover,.pagination .page-number:hover{border-bottom-color:var(--link-hover-color)}}.pagination .space{margin:0;padding:0}.comments{margin-top:60px;overflow:hidden}.comment-button-group{flex-wrap:wrap;justify-content:center;margin:1em 0;display:flex}.comment-button-group .comment-button{margin:.1em .2em}.comment-button-group .comment-button.active{background:var(--btn-default-hover-bg);border-color:var(--btn-default-hover-border-color);color:var(--btn-default-hover-color)}.comment-position{display:none}.comment-position.active{display:block}.tabs-comment{margin-top:4em;padding-top:0}.tabs-comment .comments{margin-top:0;padding-top:0}.headband{background:var(--theme-color);height:3px}@media (width<=991px){.headband{display:none}}.site-brand-container{flex-shrink:0;padding:0 10px;display:flex}.use-motion .column,.use-motion .site-brand-container .toggle{opacity:0}.site-meta{text-align:center;flex-grow:1}@media (width<=767px){.site-meta{text-align:center}}.custom-logo-image{margin-top:20px}@media (width<=991px){.custom-logo-image{display:none}}.brand{color:var(--brand-color);border-bottom:0;padding:0;display:inline-block}.brand:hover{color:var(--brand-hover-color)}.site-title{margin:0;font-family:Lato,PingFang SC,Microsoft YaHei,sans-serif;font-size:1.375em;font-weight:400;line-height:1.5}.site-subtitle{color:#ddd;margin:10px 10px 0;font-size:.8125em}.use-motion .site-title,.use-motion .site-subtitle,.use-motion .custom-logo-image{opacity:0;position:relative;top:-10px}.site-nav-toggle,.site-nav-right{display:none}@media (width<=767px){.site-nav-toggle,.site-nav-right{flex-direction:column;justify-content:center;display:flex}}.site-nav-toggle .toggle,.site-nav-right .toggle{color:var(--text-color);width:22px;padding:10px}.site-nav-toggle .toggle .toggle-line,.site-nav-right .toggle .toggle-line{background:var(--text-color);border-radius:1px}@media (width<=767px){.site-nav{--scroll-height:0;visibility:hidden;height:0;transition:height .2s ease-in-out,visibility .2s ease-in-out;overflow:hidden}body:not(.site-nav-on) .site-nav .animated{animation:none}body.site-nav-on .site-nav{height:var(--scroll-height);visibility:unset}}.menu{text-align:center;margin:0;padding:1em 0}.menu-item{margin:0 10px;list-style:none;display:inline-block}@media (width<=767px){.menu-item{margin-top:10px;display:block}.menu-item.menu-item-search{display:none}}.menu-item a{border-bottom:0;font-size:.8125em;transition:border-color .2s ease-in-out;display:block}.menu-item a:hover,.menu-item a.menu-item-active{background:var(--menu-item-bg-color)}.menu-item i[class^=fa]{margin-right:8px}.menu-item .badge{color:var(--content-bg-color);text-shadow:1px 1px #0000001a;background:#ccc;border-radius:10px;margin-left:.35em;padding:2px 5px;font-weight:700;line-height:1}.use-motion .menu-item{visibility:hidden}@media (width<=991px){.sidebar{left:-320px}.sidebar-active .sidebar{left:0}.sidebar{z-index:20;background:#222;width:320px;max-height:100vh;transition:left .2s ease-out,right .2s ease-out;position:fixed;top:0;bottom:0;overflow-y:auto;box-shadow:inset 0 2px 6px #000}.sidebar a{color:#999;border-bottom-color:#555}.sidebar a:hover{color:#eee;border-bottom-color:#eee}.links-of-author:not(:first-child){margin-top:15px}.links-of-author a{vertical-align:middle;border-bottom-color:#555;margin-bottom:10px;margin-right:10px;display:inline-block}.links-of-author a:before{content:" ";background:#ff4b0a;border-radius:50%;width:4px;height:4px;margin-right:3px;display:inline-block;transform:translateY(-2px)}.links-of-blogroll-item{padding:0 5px}.popular-posts .popular-posts-item .popular-posts-link:hover{background:0 0}.sidebar-dimmer{opacity:0;visibility:hidden;z-index:10;background:#000;width:100%;height:100%;transition:visibility .4s,opacity .4s;position:fixed;top:0;left:0}.sidebar-active .sidebar-dimmer{opacity:.7;visibility:visible}}.sidebar-inner{color:#999;text-align:center;flex-direction:column;justify-content:center;padding:18px 10px;display:flex}.sidebar-toggle{cursor:pointer;opacity:.6;z-index:30;background:#222;width:16px;height:16px;padding:5px;position:fixed;bottom:61px;left:30px}@media (width<=991px){.sidebar-toggle{left:20px}}.sidebar-toggle:hover{opacity:.8}@media (width<=991px){.sidebar-toggle{opacity:.8}}.sidebar-toggle:hover .toggle-line{background:#fc6423}@media (any-hover:hover){body:not(.sidebar-active) .sidebar-toggle:hover :first-child{width:50%;top:2px;left:50%;transform:rotate(45deg)}body:not(.sidebar-active) .sidebar-toggle:hover :last-child{width:50%;top:-2px;left:50%;transform:rotate(-45deg)}}.sidebar-active .sidebar-toggle :nth-child(2){opacity:0}.sidebar-active .sidebar-toggle :first-child{top:6px;transform:rotate(45deg)}.sidebar-active .sidebar-toggle :last-child{top:-6px;transform:rotate(-45deg)}.sidebar-nav{pointer-events:none;visibility:hidden;height:0;margin:0;padding-left:0;font-size:.875em;transition:height .2s ease-in-out,visibility .2s ease-in-out;overflow:hidden}.sidebar-nav-active .sidebar-nav{pointer-events:unset;height:calc(2em + 1px);visibility:unset}.sidebar-nav li{color:var(--text-color);cursor:pointer;border-bottom:1px solid #0000;transition:border-bottom-color .2s ease-in-out,color .2s ease-in-out;display:inline-block}.sidebar-nav li.sidebar-nav-overview{margin-left:10px}.sidebar-nav li:hover{color:#fc6423}.sidebar-toc-active .sidebar-nav-toc,.sidebar-overview-active .sidebar-nav-overview{color:#fc6423;border-bottom-color:#fc6423;transition-delay:.2s}.sidebar-toc-active .sidebar-nav-toc:hover,.sidebar-overview-active .sidebar-nav-overview:hover{color:#fc6423}.sidebar-panel-container{flex:1;align-items:start;padding-top:0;transition:padding-top .2s ease-in-out;display:grid;overflow:hidden auto}.sidebar-nav-active .sidebar-panel-container{padding-top:20px}.sidebar-panel{opacity:0;pointer-events:none;visibility:hidden;grid-area:1/1;height:0;transition:opacity .2s ease-in-out,transform .2s ease-in-out,visibility .2s ease-in-out;animation:.2s ease-in-out deactivate-sidebar-panel;overflow:hidden;transform:translateY(0)}.sidebar-nav-active .sidebar-panel,.sidebar-overview-active .sidebar-panel.post-toc-wrap{transform:translateY(-20px)}.sidebar-overview-active:not(.sidebar-nav-active) .sidebar-panel.post-toc-wrap{transition-delay:0s,.2s,0s}.sidebar-overview-active .sidebar-panel.site-overview-wrap,.sidebar-toc-active .sidebar-panel.post-toc-wrap{opacity:1;pointer-events:unset;height:auto;visibility:unset;transition-delay:.2s,.2s,0s;animation-name:activate-sidebar-panel;transform:translateY(0)}.sidebar-panel.site-overview-wrap{flex-direction:column;justify-content:flex-start;gap:10px;display:flex}@keyframes deactivate-sidebar-panel{0%{height:var(--inactive-panel-height,0)}to{height:var(--active-panel-height,0)}}@keyframes activate-sidebar-panel{0%{height:var(--inactive-panel-height,auto)}to{height:var(--active-panel-height,auto)}}.post-toc{font-size:.875em}.post-toc ol{text-align:left;margin:0;padding:0 2px 0 10px;list-style:none}.post-toc ol>:last-child{margin-bottom:5px}.post-toc ol>ol{padding-left:0}.post-toc ol a{transition:all .2s ease-in-out}.post-toc .nav-item{text-overflow:ellipsis;white-space:nowrap;line-height:1.8;overflow:hidden}.post-toc .nav .active>a{color:#fc6423;border-bottom-color:#fc6423}.post-toc .nav .active-current>a,.post-toc .nav .active-current>a:hover{color:#fc6423}.site-author-image{border:1px solid #eee;border-radius:50%;max-width:120px;padding:2px}.site-author-name{color:var(--text-color);margin:0;font-weight:600}.site-description{color:#999;margin-top:0;font-size:.8125em}.site-state{flex-wrap:wrap;justify-content:center;line-height:1.4;display:flex}.site-state-item{padding:0 15px}.site-state-item a{border-bottom:0;display:block}.site-state-item-count{font-size:1em;font-weight:600;display:block}.site-state-item-name{color:#999;font-size:.8125em}.sidebar .sidebar-button:not(:first-child){margin-top:15px}.sidebar .sidebar-button button{color:#fc6423;cursor:pointer;background:0 0;border:1px solid #fc6423;border-radius:4px;padding:0 15px;line-height:2}.sidebar .sidebar-button button:hover{color:#fff;background:#fc6423}.sidebar .sidebar-button button i[class^=fa]{margin-right:5px}.links-of-author a{font-size:.8125em}.links-of-author i[class^=fa]{margin-right:2px}.cc-license .cc-opacity{opacity:.7;border-bottom:0}.cc-license .cc-opacity:hover{opacity:.9}.cc-license img{display:inline-block}.links-of-blogroll{font-size:.8125em}.links-of-blogroll-title{font-size:.875em;font-weight:600}.links-of-blogroll-list{flex-flow:column wrap;justify-content:center;gap:5px;margin:5px 0 0;padding:0;list-style:none;display:flex}.links-of-blogroll-item{max-width:100%}.links-of-blogroll-item a{box-sizing:border-box;text-overflow:ellipsis;white-space:nowrap;max-width:100%;display:inline-block;overflow:hidden}.footer{color:#999;padding:20px 0;font-size:.875em;transition:left .2s ease-in-out,right .2s ease-in-out}.footer.footer-fixed{position:absolute;bottom:0;left:0;right:0}.footer-inner{box-sizing:border-box;text-align:center;flex-direction:column;justify-content:center;width:calc(100% - 20px);margin:0 auto;display:flex}@media (width<=767px){.footer-inner{width:auto}}@media (width>=1200px){.footer-inner{width:1160px}}@media (width>=1600px){.footer-inner{width:73%}}.use-motion .footer{opacity:0}.languages{font-size:1.125em;display:inline-block;position:relative}.languages .lang-select-label span{margin:0 .5em}.languages .lang-select{opacity:0;width:100%;height:100%;position:absolute;top:0;left:0}.with-love{color:red;margin:0 5px;display:inline-block}@keyframes icon-animate{0%,to{transform:scale(1)}10%,30%{transform:scale(.9)}20%,40%,60%,80%{transform:scale(1.1)}50%,70%{transform:scale(1.1)}}.back-to-top{color:#fff;cursor:pointer;opacity:.6;z-index:30;background:#222;align-items:center;height:26px;font-size:12px;transition:bottom .2s ease-in-out;display:flex;position:fixed;bottom:-100px;left:30px}.back-to-top span{margin-right:8px}.back-to-top .fa{text-align:center;width:26px}@media (width<=991px){.back-to-top{left:20px}}.back-to-top:hover{opacity:.8}@media (width<=991px){.back-to-top{opacity:.8}}.back-to-top:hover{color:#fc6423}.back-to-top.back-to-top-on{bottom:30px}.rtl.post-body p,.rtl.post-body a,.rtl.post-body h1,.rtl.post-body h2,.rtl.post-body h3,.rtl.post-body h4,.rtl.post-body h5,.rtl.post-body h6,.rtl.post-body li,.rtl.post-body ul,.rtl.post-body ol{direction:rtl;font-family:UKIJ Ekran}.rtl.post-title{font-family:UKIJ Ekran}.post-button{text-align:center;margin-top:40px}.use-motion .post-block,.use-motion .pagination,.use-motion .comments,.use-motion .post-header,.use-motion .post-body,.use-motion .collection-header{visibility:hidden}.posts-collapse .post-content{margin-bottom:35px;margin-left:35px;position:relative}@media (width<=767px){.posts-collapse .post-content{margin-left:0;margin-right:0}}.posts-collapse .post-content .collection-title{font-size:1.125em;position:relative}.posts-collapse .post-content .collection-title:before{content:" ";background:#999;border:1px solid #fff;border-radius:50%;width:10px;height:10px;margin-top:-4px;margin-left:-6px;position:absolute;top:50%}.posts-collapse .post-content .collection-year{margin:60px 0;font-size:1.5em;font-weight:700;position:relative}.posts-collapse .post-content .collection-year .collection-year-count{color:var(--content-bg-color);text-shadow:1px 1px #0000001a;background:#ccc;border-radius:10px;margin-left:.35em;padding:2px 5px;font-size:.75em;font-weight:700;line-height:1}.posts-collapse .post-content .collection-year:before{content:" ";background:#bbb;border-radius:50%;width:8px;height:8px;margin-top:-4px;margin-left:-4px;position:absolute;top:50%}.posts-collapse .post-content .collection-header{margin-left:20px;display:block}.posts-collapse .post-content .collection-header small{color:#bbb;margin-left:5px}.posts-collapse .post-content .post-header{border-bottom:1px dashed #ccc;margin:30px 2px 0;padding-left:15px;transition:border .2s ease-in-out;position:relative}.posts-collapse .post-content .post-header:before{content:" ";background:#bbb;border:1px solid #fff;border-radius:50%;width:6px;height:6px;transition:background .2s ease-in-out;position:absolute;top:.75em;left:-6px}.posts-collapse .post-content .post-header:hover{border-bottom-color:#666}.posts-collapse .post-content .post-header:hover:before{background:#222}.posts-collapse .post-content .post-meta-container{margin-right:10px;font-size:.75em;display:inline}.posts-collapse .post-content .post-title{display:inline}.posts-collapse .post-content .post-title a{color:var(--link-color);border-bottom:0}.posts-collapse .post-content .post-title .fa{margin-left:5px;font-size:.875em}.posts-collapse .post-content:before{content:" ";background:#f5f5f5;width:4px;height:100%;margin-left:-2px;position:absolute;top:1.25em}.post-body{overflow-wrap:break-word;font-family:Lato,PingFang SC,Microsoft YaHei,sans-serif}@media (width>=1200px){.post-body{font-size:1.125em}}@media (width>=992px){.post-body{text-align:justify}}@media (width<=991px){.post-body{text-align:justify}}.post-body h1 .header-anchor,.post-body h2 .header-anchor,.post-body h3 .header-anchor,.post-body h4 .header-anchor,.post-body h5 .header-anchor,.post-body h6 .header-anchor,.post-body h1 .headerlink,.post-body h2 .headerlink,.post-body h3 .headerlink,.post-body h4 .headerlink,.post-body h5 .headerlink,.post-body h6 .headerlink{color:inherit;float:right;opacity:0;border-bottom-style:none;margin-left:10px;font-size:.875em}.post-body h1 .header-anchor:before,.post-body h2 .header-anchor:before,.post-body h3 .header-anchor:before,.post-body h4 .header-anchor:before,.post-body h5 .header-anchor:before,.post-body h6 .header-anchor:before,.post-body h1 .headerlink:before,.post-body h2 .headerlink:before,.post-body h3 .headerlink:before,.post-body h4 .headerlink:before,.post-body h5 .headerlink:before,.post-body h6 .headerlink:before{content:"";font-family:"Font Awesome 6 Free";font-weight:900}.post-body h1:hover .header-anchor,.post-body h2:hover .header-anchor,.post-body h3:hover .header-anchor,.post-body h4:hover .header-anchor,.post-body h5:hover .header-anchor,.post-body h6:hover .header-anchor,.post-body h1:hover .headerlink,.post-body h2:hover .headerlink,.post-body h3:hover .headerlink,.post-body h4:hover .headerlink,.post-body h5:hover .headerlink,.post-body h6:hover .headerlink{opacity:.5}.post-body h1:hover .header-anchor:hover,.post-body h2:hover .header-anchor:hover,.post-body h3:hover .header-anchor:hover,.post-body h4:hover .header-anchor:hover,.post-body h5:hover .header-anchor:hover,.post-body h6:hover .header-anchor:hover,.post-body h1:hover .headerlink:hover,.post-body h2:hover .headerlink:hover,.post-body h3:hover .headerlink:hover,.post-body h4:hover .headerlink:hover,.post-body h5:hover .headerlink:hover,.post-body h6:hover .headerlink:hover{opacity:1}.post-body .exturl .fa{margin-left:4px;font-size:.875em}.post-body figure:not(.highlight) figcaption{color:#999;text-align:center;margin:-15px auto 15px;font-size:.875em;font-weight:700;line-height:1}.post-body iframe,.post-body img,.post-body video,.post-body embed{margin-bottom:20px}.post-body .video-container{width:100%;height:0;margin-bottom:20px;padding-top:75%;position:relative;overflow:hidden}.post-body .video-container iframe,.post-body .video-container object,.post-body .video-container embed{width:100%;height:100%;margin:0;position:absolute;top:0;left:0}.post-gallery{min-height:200px;display:flex}.post-gallery .post-gallery-image{flex:1}.post-gallery .post-gallery-image:not(:first-child){clip-path:polygon(40px 0,100% 0,100% 100%,0 100%);margin-left:-20px}.post-gallery .post-gallery-image:not(:last-child){margin-right:-20px}.post-gallery .post-gallery-image img{object-fit:cover;opacity:1;width:100%;height:100%}.posts-expand .post-gallery{margin-bottom:60px}.posts-collapse .post-gallery{margin:15px 0}.posts-expand .post-header{text-align:center;margin-bottom:60px;font-size:1.125em}.posts-expand .post-title{margin:initial;overflow-wrap:break-word;font-size:1.5em;font-weight:400}.posts-expand .post-title-link{color:var(--link-color);border-bottom:0;max-width:100%;display:inline-block;position:relative}.posts-expand .post-title-link:before{background:var(--link-color);content:"";width:100%;height:2px;transition:transform .2s ease-in-out;position:absolute;bottom:0;left:0;transform:scaleX(0)}.posts-expand .post-title-link:hover:before{transform:scaleX(1)}.posts-expand .post-title-link .fa{margin-left:5px;font-size:.875em}.post-sticky-flag{margin-right:8px;display:inline-block;transform:rotate(30deg)}.posts-expand .post-meta-container{color:#999;margin-top:3px;font-family:Lato,PingFang SC,Microsoft YaHei,sans-serif;font-size:.75em}.posts-expand .post-meta-container .post-description{margin-top:2px;font-size:.875em}.posts-expand .post-meta-container time{border-bottom:1px dashed #999}.post-meta{flex-wrap:wrap;justify-content:center;display:flex}:not(.post-meta-break)+.post-meta-item:before{content:"|";margin:0 .5em}.post-meta-item-icon{margin-right:3px}@media (width<=991px){.post-meta-item-text{display:none}}.post-meta-break{flex-basis:100%;height:0}.post-nav{border-top:1px solid #eee;justify-content:space-between;gap:30px;margin-top:1em;padding:10px 5px 0;display:flex}.post-nav-item{flex:1}.post-nav-item a{border-bottom:0;font-size:.875em;line-height:1.6;display:block}.post-nav-item a:active{top:2px}.post-nav-item .fa{font-size:.75em}.post-nav-item:first-child .fa{margin-right:5px}.post-nav-item:last-child{text-align:right}.post-nav-item:last-child .fa{margin-left:5px}.post-footer{flex-direction:column;justify-content:center;display:flex}.post-eof{background:#ccc;width:8%;height:1px;margin:80px auto 60px}.post-block:last-of-type .post-eof{display:none}.post-copyright ul{background:var(--card-bg-color);border-left:3px solid #ff2a2a;margin:1em 0 0;padding:.5em 1em;list-style:none;position:relative;overflow:hidden}.post-copyright ul:after{content:"";opacity:.1;font-family:"Font Awesome 6 Brands";font-size:200px;position:absolute;top:-150px;right:-50px}.post-tags{text-align:center;margin-top:40px}.post-tags a{font-size:.8125em;display:inline-block}.post-tags a:not(:last-child){margin-right:10px}.social-like{border-top:1px solid #eee;flex-wrap:wrap;justify-content:center;margin-top:1em;padding-top:1em;font-size:.875em;display:flex}.social-like a{border-bottom:none}.reward-container{text-align:center;margin:1em 0 0;padding:1em 0}.reward-container button{color:#fc6423;cursor:pointer;vertical-align:text-top;background:0 0;border:2px solid #fc6423;border-radius:2px;outline:0;padding:0 15px;line-height:2}.reward-container button:hover{color:#fff;background:#fc6423}.post-reward{padding-top:20px;display:none}.post-reward.active{display:block}.post-reward div{display:inline-block}.post-reward div span{display:block}.post-reward img{width:180px;max-width:100%;margin:.8em 2em 0;display:inline-block}@keyframes next-roll{0%{transform:rotate(30deg)}to{transform:rotate(-30deg)}}.category-all-page .category-all-title{text-align:center}.category-all-page .category-all{margin-top:20px}.category-all-page .category-list{margin:0;padding:0;list-style:none}.category-all-page .category-list-item{margin:5px 10px}.category-all-page .category-list-count{color:var(--content-bg-color);text-shadow:1px 1px #0000001a;background:#ccc;border-radius:10px;margin-left:.35em;padding:2px 5px;font-size:.75em;font-weight:700;line-height:1}.category-all-page .category-list-child{padding-left:10px}.event-list hr{background:#222;margin:20px 0 45px}.event-list hr:after{color:#fff;content:"NOW";background:#222;padding:0 5px;font-weight:700;display:inline-block}.event-list .event{--event-background:#222;--event-foreground:#bbb;--event-title:#fff;background:var(--event-background);padding:15px}.event-list .event .event-summary{color:var(--event-title);border-bottom:0;margin:0;padding:0 0 0 35px;position:relative}.event-list .event .event-summary:before{background:var(--event-title);content:" ";border-radius:50%;width:12px;height:12px;margin-top:-6px;animation:1s ease-in-out infinite alternate dot-flash;position:absolute;top:50%;left:0}.event-list .event:nth-of-type(odd) .event-summary:before{animation-delay:.5s}.event-list .event:not(:last-child){margin-bottom:20px}.event-list .event .event-relative-time{color:var(--event-foreground);padding-left:12px;font-size:12px;font-weight:400;display:inline-block}.event-list .event .event-details{color:var(--event-foreground);padding:6px 0 6px 35px;line-height:18px;display:block}.event-list .event .event-details:before{color:var(--event-foreground);width:14px;margin-right:9px;font-family:"Font Awesome 6 Free";font-weight:900;display:inline-block}.event-list .event .event-details.event-location:before{content:""}.event-list .event .event-details.event-duration:before{content:""}.event-list .event .event-details.event-description:before{content:""}.event-list .event-past{--event-background:#f5f5f5;--event-foreground:#999;--event-title:#222}@keyframes dot-flash{0%{opacity:1;transform:scale(1)}to{opacity:0;transform:scale(.8)}}ul.breadcrumb{text-align:center;margin:1em 0;padding:0 2em;font-size:.75em;list-style:none}ul.breadcrumb li{display:inline}ul.breadcrumb li:not(:first-child):before{content:"/ ";padding:.5em;font-weight:400}ul.breadcrumb li:last-child{font-weight:700}.tag-cloud{text-align:center}.tag-cloud a{margin:10px;display:inline-block}.tag-cloud-0{color:#aaa;border-bottom-color:#aaa}.tag-cloud-1{color:#9a9a9a;border-bottom-color:#9a9a9a}.tag-cloud-2{color:#8b8b8b;border-bottom-color:#8b8b8b}.tag-cloud-3{color:#7c7c7c;border-bottom-color:#7c7c7c}.tag-cloud-4{color:#6c6c6c;border-bottom-color:#6c6c6c}.tag-cloud-5{color:#5d5d5d;border-bottom-color:#5d5d5d}.tag-cloud-6{color:#4e4e4e;border-bottom-color:#4e4e4e}.tag-cloud-7{color:#3e3e3e;border-bottom-color:#3e3e3e}.tag-cloud-8{color:#2f2f2f;border-bottom-color:#2f2f2f}.tag-cloud-9{color:#202020;border-bottom-color:#202020}.tag-cloud-10{color:#111;border-bottom-color:#111}.utterances{max-width:unset}.search-active{margin-right:var(--dialog-scrollgutter,0);overflow:hidden}.search-pop-overlay{visibility:hidden;z-index:40;background:0 0;width:100%;height:100%;transition:visibility .4s,background .4s;display:flex;position:fixed;top:0;left:0}.search-active .search-pop-overlay{visibility:visible;background:#0000004d}.search-popup{background:var(--card-bg-color);border-radius:5px;width:700px;height:80%;margin:auto;transition:transform .4s;transform:scale(0)}.search-active .search-popup{transform:scale(1)}@media (width<=767px){.search-popup{border-radius:0;width:100%;height:100%}}.search-popup .search-icon,.search-popup .popup-btn-close{color:#999;padding:0 10px;font-size:18px}.search-popup .popup-btn-close{cursor:pointer}.search-popup .popup-btn-close:hover .fa{color:#222}.search-popup .search-header{background:#eee;border-top-left-radius:5px;border-top-right-radius:5px;padding:5px;display:flex}.search-popup input.search-input{background:0 0;border:0;outline:0;width:100%}.search-popup input.search-input::-webkit-search-cancel-button{display:none}.search-popup .search-result-container{flex-direction:column;height:calc(100% - 55px);padding:5px 25px;display:flex;overflow:auto}.search-popup .search-result-container hr{flex-shrink:0;margin:5px 0 10px}.search-popup .search-result-container hr:first-child{display:none}.search-popup .search-result-list{margin:0 5px;padding:0}.search-popup a.search-result-title{font-weight:700}.search-popup p.search-result{border-bottom:1px dashed #ccc;margin:0 0 10px;padding:5px 0}.search-popup .search-input-container{flex-grow:1;padding:2px}.search-popup .search-result-icon{color:#ccc;margin:auto}mark.search-keyword{color:#ff2a2a;background:0 0;border-bottom:1px dashed #ff2a2a;font-weight:700}.use-motion .animated{visibility:inherit;animation-fill-mode:none}.use-motion .sidebar .animated{animation-fill-mode:both}header.header{background:var(--content-bg-color);border-radius:initial;box-shadow:initial}@media (width<=991px){header.header{border-radius:initial}}.main{justify-content:space-between;align-items:stretch;width:calc(100% - 20px);margin:0 auto;display:flex}@media (width<=767px){.main{width:auto}}@media (width>=1200px){.main{width:1160px}}@media (width>=1600px){.main{width:73%}}@media (width<=991px){.main{width:auto;display:block}}.main-inner{border-radius:initial;box-sizing:border-box;width:calc(100% - 252px)}@media (width<=991px){.main-inner{border-radius:initial;width:100%}}.footer-inner{padding-left:252px}@media (width<=991px){.footer-inner{width:auto;padding-left:0;padding-right:0}}.column{width:240px}@media (width<=991px){.column{width:auto}}.site-brand-container{background:var(--theme-color)}@media (width<=991px){.site-nav-on .site-brand-container{box-shadow:0 0 16px #00000080}}.site-meta{padding:20px 0}@media (width>=768px) and (width<=991px){.site-nav-toggle,.site-nav-right{flex-direction:column;justify-content:center;display:flex}}.site-nav-toggle .toggle,.site-nav-right .toggle{color:#fff}.site-nav-toggle .toggle .toggle-line,.site-nav-right .toggle .toggle-line{background:#fff}@media (width>=768px) and (width<=991px){.site-nav{--scroll-height:0;visibility:hidden;height:0;transition:height .2s ease-in-out,visibility .2s ease-in-out;overflow:hidden}body:not(.site-nav-on) .site-nav .animated{animation:none}body.site-nav-on .site-nav{height:var(--scroll-height);visibility:unset}}.menu .menu-item{margin:0;display:block}.menu .menu-item a{align-items:center;padding:5px 20px;transition-property:background-color;display:flex;position:relative}.menu .menu-item a .badge{margin-left:auto}@media (width<=991px){.menu .menu-item.menu-item-search{display:none}}.sub-menu{margin:0;padding:6px 0}.sub-menu .menu-item{display:inline-block}.sub-menu .menu-item a{padding:initial;background:0 0;margin:5px 10px}.sub-menu .menu-item a:hover{color:#fc6423;background:0 0}.sub-menu .menu-item-active{color:#fc6423;border-bottom-color:#fc6423}.sub-menu .menu-item-active:hover{border-bottom-color:#fc6423}@media (width>=992px){.sidebar{position:sticky;top:12px}.sidebar-toggle{display:none}.sidebar-inner{background:var(--content-bg-color);border-radius:initial;box-shadow:initial;box-sizing:border-box;color:var(--text-color);visibility:hidden;max-height:calc(100vh - 24px);margin-top:12px}.site-state-item{padding:0 10px}.sidebar .sidebar-button{border-top:1px dotted #ccc;border-bottom:1px dotted #ccc}.sidebar .sidebar-button button{color:#fc6423;border:0;width:100%;display:block}.sidebar .sidebar-button button:hover{color:#e34603;background:0 0;border:0}.links-of-author{flex-wrap:wrap;justify-content:center;display:flex}.links-of-author-item{width:50%;margin:5px 0 0}.links-of-author-item a{box-sizing:border-box;text-overflow:ellipsis;white-space:nowrap;border-bottom:0;border-radius:4px;max-width:100%;padding:0 5px;display:inline-block;overflow:hidden}.links-of-author-item a:hover{background:var(--body-bg-color)}.links-of-blogroll-item a{padding:0 5px}}.main-inner{background:var(--content-bg-color);box-shadow:initial;padding:40px}@media (width<=991px){.main-inner{padding:20px}}.sub-menu{border-bottom:1px solid #ddd}.post-block:first-of-type{padding-top:40px}@media (width<=767px){.pagination{margin-bottom:10px}}</style><link integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.7.2/css/all.min.css rel=stylesheet><link integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin href=https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css rel=stylesheet><link href=https://cdnjs.cloudflare.com/ajax/libs/pace/1.2.4/themes/blue/pace-theme-minimal.css rel=stylesheet><script integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin defer src=https://cdnjs.cloudflare.com/ajax/libs/pace/1.2.4/pace.min.js></script><script class=next-config data-name=main type=application/json>{"hostname":"oz1010.github.com","root":"/","images":"/images","scheme":"Pisces","darkmode":false,"version":"8.23.2","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":18,"offset":12},"hljswrap":true,"codeblock":{"theme":{"light":"stackoverflow-light","dark":"stackoverflow-dark"},"prism":{"light":"prism","dark":"prism-dark"},"copy_button":{"enable":true,"style":"flat"},"fold":{"enable":false,"height":500},"language":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"utterances","storage":true,"lazyload":false,"nav":null,"activeClass":"utterances"},"stickytabs":false,"motion":{"enable":true,"async":true,"duration":100,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"top_n_per_article":1,"unescape":false,"preload":false}}</script><script defer src=/js/config.js></script><meta content="语言简介 Verilog在线学习HDLBits主页 基本语句 常量 1233'b101 	// binary 1014'hf 	// binary 11114'd10	// binary 1010 线wire 物理线路没有方向，但建模上需要指定方向。 创造一个模型，有三个输入和四个输出 1234a -> wb -> xb -> yc -> z" name=description><meta content=article property=og:type><meta content=Verilog-硬件描述语言使用 property=og:title><meta content=https://oz1010.github.com/2024/04/08/Verilog-%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80%E4%BD%BF%E7%94%A8/index.html property=og:url><meta content="oz1010's blog" property=og:site_name><meta content="语言简介 Verilog在线学习HDLBits主页 基本语句 常量 1233'b101 	// binary 1014'hf 	// binary 11114'd10	// binary 1010 线wire 物理线路没有方向，但建模上需要指定方向。 创造一个模型，有三个输入和四个输出 1234a -> wb -> xb -> yc -> z" property=og:description><meta content=zh_CN property=og:locale><meta content=https://hdlbits.01xz.net/mw/images/1/15/Wire4.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/9/9e/Notgate.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/7/78/Andgate.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/5/5b/Norgate.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/6/6d/Xnorgate.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/3/3a/Wiredecl2.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/e/e1/7458.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/a/ae/Vector0.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/1/1b/Vectorgates.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/a/ac/Vector5.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/c/c0/Module.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/6/60/Module_shift.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/7/76/Module_shift8.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/f/f3/Module_fadd.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/4/40/Alwaysff.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/9/9d/Always_if_mux.png property=og:image><meta content=https://hdlbits.01xz.net/mw/images/d/d1/Always_if2.png property=og:image><meta content=https://nju-projectn.github.io/dlco-lecture-note/_images/ps01.png property=og:image><meta content=https://nju-projectn.github.io/dlco-lecture-note/_images/ps02.png property=og:image><meta content=https://nju-projectn.github.io/dlco-lecture-note/_images/ps03.png property=og:image><meta content=2024-04-08T03:34:41.000Z property=article:published_time><meta content=2025-10-22T07:13:44.543Z property=article:modified_time><meta content=oz1010 property=article:author><meta content=summary name=twitter:card><meta content=https://hdlbits.01xz.net/mw/images/1/15/Wire4.png name=twitter:image><link href=https://oz1010.github.com/2024/04/08/Verilog-%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80%E4%BD%BF%E7%94%A8/ rel=canonical><script class=next-config data-name=page type=application/json>{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://oz1010.github.com/2024/04/08/Verilog-%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80%E4%BD%BF%E7%94%A8/","path":"2024/04/08/Verilog-硬件描述语言使用/","title":"Verilog-硬件描述语言使用"}</script><script class=next-config data-name=calendar type=application/json>""</script><title>Verilog-硬件描述语言使用 | oz1010's blog</title><script integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin defer src=https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js></script><script defer src=/js/utils.js></script><script defer src=/js/motion.js></script><script defer src=/js/sidebar.js></script><script defer src=/js/next-boot.js></script><script integrity="sha256-xFC6PJ82SL9b3WkGjFavNiA9gm5z6UBxWPiu4CYjptg=" crossorigin defer src=https://cdnjs.cloudflare.com/ajax/libs/hexo-generator-searchdb/1.5.0/search.js></script><script defer src=/js/third-party/search/local-search.js></script><script defer src=/js/third-party/pace.js></script><noscript><link href=/css/noscript.css rel=stylesheet></noscript><link title="oz1010's blog" href=/atom.xml rel=alternate type=application/atom+xml><body class=use-motion itemscope itemtype=http://schema.org/WebPage><div class=headband></div><main class=main><div class=column><header class=header itemscope itemtype=http://schema.org/WPHeader><div class=site-brand-container><div class=site-nav-toggle><div aria-label=切换导航栏 class=toggle role=button><span class=toggle-line></span><span class=toggle-line></span><span class=toggle-line></span></div></div><div class=site-meta><a class=brand href=/ rel=start> <i class=logo-line></i> <p class=site-title>oz1010's blog</p> <i class=logo-line></i> </a><p class=site-subtitle itemprop=description>记录生活或技能</div><div class=site-nav-right><div class="toggle popup-trigger" aria-label=搜索 role=button><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class=site-nav><ul class="main-menu menu"><li class="menu-item menu-item-home"><a href=/ rel=section><i class="fa fa-home fa-fw"></i>首页</a><li class="menu-item menu-item-about"><a href=/about/ rel=section><i class="fa fa-user fa-fw"></i>关于</a><li class="menu-item menu-item-tags"><a href=/tags/ rel=section><i class="fa fa-tags fa-fw"></i>标签<span class=badge>4</span></a><li class="menu-item menu-item-categories"><a href=/categories/ rel=section><i class="fa fa-th fa-fw"></i>分类<span class=badge>16</span></a><li class="menu-item menu-item-archives"><a href=/archives/ rel=section><i class="fa fa-archive fa-fw"></i>归档<span class=badge>42</span></a><li class="menu-item menu-item-search"><a class=popup-trigger role=button><i class="fa fa-search fa-fw"></i>搜索 </a></ul></nav><div class=search-pop-overlay><div class="popup search-popup"><div class=search-header><span class=search-icon> <i class="fa fa-search"></i> </span><div class=search-input-container><input autocapitalize=off autocomplete=off class=search-input maxlength=80 placeholder=搜索... spellcheck=false type=search></div><span class=popup-btn-close role=button> <i class="fa fa-times-circle"></i> </span></div><div class=search-result-container><div class=search-result-icon><i class="fa fa-spinner fa-pulse fa-5x"></i></div></div></div></div></header><aside class=sidebar><div class="sidebar-inner sidebar-nav-active sidebar-toc-active"><ul class=sidebar-nav><li class=sidebar-nav-toc>文章目录<li class=sidebar-nav-overview>站点概览</ul><div class=sidebar-panel-container><!--noindex--><div class="post-toc-wrap sidebar-panel"><div class="post-toc animated"><ol class=nav><li class="nav-item nav-level-1"><a class=nav-link href=#%E8%AF%AD%E8%A8%80%E7%AE%80%E4%BB%8B><span class=nav-number>1.</span> <span class=nav-text>语言简介</span></a><ol class=nav-child><li class="nav-item nav-level-2"><a class=nav-link href=#%E5%9F%BA%E6%9C%AC%E8%AF%AD%E5%8F%A5><span class=nav-number>1.1.</span> <span class=nav-text>基本语句</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%B8%B8%E9%87%8F><span class=nav-number>1.1.1.</span> <span class=nav-text>常量</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E7%BA%BFwire><span class=nav-number>1.1.2.</span> <span class=nav-text>线wire</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E9%9D%9E%E9%97%A8inverter><span class=nav-number>1.1.3.</span> <span class=nav-text>非门Inverter</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E4%B8%8E%E9%97%A8and-gate><span class=nav-number>1.1.4.</span> <span class=nav-text>与门AND gate</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E6%88%96%E9%9D%9E%E9%97%A8nor-gate><span class=nav-number>1.1.5.</span> <span class=nav-text>或非门Nor gate</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%BC%82%E6%88%96%E9%9D%9E%E9%97%A8xnor-gate><span class=nav-number>1.1.6.</span> <span class=nav-text>异或非门XNOR gate</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%A3%B0%E6%98%8E%E7%BA%BFdeclaring-wires><span class=nav-number>1.1.7.</span> <span class=nav-text>声明线Declaring wires</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E8%8A%AF%E7%89%87><span class=nav-number>1.1.8.</span> <span class=nav-text>7458芯片</span></a></ol><li class="nav-item nav-level-2"><a class=nav-link href=#%E5%90%91%E9%87%8Fvector><span class=nav-number>1.2.</span> <span class=nav-text>向量Vector</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%9F%BA%E6%9C%AC%E4%BD%BF%E7%94%A8><span class=nav-number>1.2.1.</span> <span class=nav-text>基本使用</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%90%91%E9%87%8F%E9%97%A8><span class=nav-number>1.2.2.</span> <span class=nav-text>向量门</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E9%A2%A0%E5%80%928%E4%BD%8D><span class=nav-number>1.2.3.</span> <span class=nav-text>颠倒8位</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E9%87%8D%E5%A4%8D%E6%93%8D%E4%BD%9C><span class=nav-number>1.2.4.</span> <span class=nav-text>重复操作</span></a></ol><li class="nav-item nav-level-2"><a class=nav-link href=#%E6%A8%A1%E5%9D%97module><span class=nav-number>1.3.</span> <span class=nav-text>模块Module</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%9F%BA%E6%9C%AC%E4%BD%BF%E7%94%A8-1><span class=nav-number>1.3.1.</span> <span class=nav-text>基本使用</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E7%A7%BB%E4%BD%8D%E6%A8%A1%E5%9D%97><span class=nav-number>1.3.2.</span> <span class=nav-text>移位模块</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E4%BD%8D%E7%A7%BB%E4%BD%8D%E5%99%A8><span class=nav-number>1.3.3.</span> <span class=nav-text>8位移位器</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%85%A8%E5%8A%A0%E5%99%A8><span class=nav-number>1.3.4.</span> <span class=nav-text>全加器</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%8A%A0%E5%87%8F%E5%99%A8><span class=nav-number>1.3.5.</span> <span class=nav-text>加减器</span></a></ol><li class="nav-item nav-level-2"><a class=nav-link href=#%E8%BF%87%E7%A8%8Bprocedure><span class=nav-number>1.4.</span> <span class=nav-text>过程Procedure</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#always%E5%9D%97><span class=nav-number>1.4.1.</span> <span class=nav-text>Always块</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#if%E8%AF%AD%E5%8F%A5><span class=nav-number>1.4.2.</span> <span class=nav-text>if语句</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#if%E8%AF%AD%E5%8F%A5%E9%94%81%E5%AD%98><span class=nav-number>1.4.3.</span> <span class=nav-text>if语句锁存</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#case%E8%AF%AD%E5%8F%A5><span class=nav-number>1.4.4.</span> <span class=nav-text>case语句</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#casez><span class=nav-number>1.4.5.</span> <span class=nav-text>casez</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E9%94%AE%E7%9B%98%E6%89%AB%E6%8F%8F%E7%A0%81><span class=nav-number>1.4.6.</span> <span class=nav-text>键盘扫描码</span></a></ol><li class="nav-item nav-level-2"><a class=nav-link href=#%E6%9B%B4%E5%A4%9A%E7%89%B9%E6%80%A7><span class=nav-number>1.5.</span> <span class=nav-text>更多特性</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#%E6%9D%A1%E4%BB%B6><span class=nav-number>1.5.1.</span> <span class=nav-text>条件</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E9%80%BB%E8%BE%91%E6%93%8D%E4%BD%9C%E7%AE%80%E5%8C%96><span class=nav-number>1.5.2.</span> <span class=nav-text>逻辑操作简化</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#bits%E7%BF%BB%E8%BD%AC><span class=nav-number>1.5.3.</span> <span class=nav-text>100bits翻转</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E6%AF%94%E7%89%B91%E8%AE%A1%E6%95%B0><span class=nav-number>1.5.4.</span> <span class=nav-text>比特1计数</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#bits%E5%85%A8%E5%8A%A0%E5%99%A8><span class=nav-number>1.5.5.</span> <span class=nav-text>100bits全加器</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E4%BD%8Dbcd%E7%A0%81%E5%85%A8%E5%8A%A0%E5%99%A8><span class=nav-number>1.5.6.</span> <span class=nav-text>100位BCD码全加器</span></a></ol><li class="nav-item nav-level-2"><a class=nav-link href=#%E4%BB%BF%E7%9C%9F><span class=nav-number>1.6.</span> <span class=nav-text>仿真</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#timescale><span class=nav-number>1.6.1.</span> <span class=nav-text>timescale</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#num><span class=nav-number>1.6.2.</span> <span class=nav-text>#num</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#task><span class=nav-number>1.6.3.</span> <span class=nav-text>task</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#ps2%E9%94%AE%E7%9B%98%E8%AE%BE%E5%A4%87%E4%BB%BF%E7%9C%9F><span class=nav-number>1.6.4.</span> <span class=nav-text>PS/2键盘设备仿真</span></a></ol></ol><li class="nav-item nav-level-1"><a class=nav-link href=#%E7%94%B5%E8%B7%AF><span class=nav-number>2.</span> <span class=nav-text>电路</span></a><ol class=nav-child><li class="nav-item nav-level-2"><a class=nav-link href=#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91><span class=nav-number>2.1.</span> <span class=nav-text>组合逻辑</span></a><ol class=nav-child><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%9F%BA%E6%9C%AC%E9%97%A8><span class=nav-number>2.1.1.</span> <span class=nav-text>基本门</span></a><li class="nav-item nav-level-3"><a class=nav-link href=#%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8><span class=nav-number>2.1.2.</span> <span class=nav-text>多路选择器</span></a></ol></ol></ol></div></div><!--/noindex--><div class="site-overview-wrap sidebar-panel"><div class="site-author animated" itemprop=author itemscope itemtype=http://schema.org/Person><img alt=oz1010 class=site-author-image itemprop=image src=/images/avatar.jpg><p class=site-author-name itemprop=name>oz1010<div class=site-description itemprop=description>普通而有趣的技术员</div></div><div class="site-state-wrap animated"><nav class=site-state><div class="site-state-item site-state-posts"><a href=/archives/> <span class=site-state-item-count>42</span> <span class=site-state-item-name>日志</span> </a></div><div class="site-state-item site-state-categories"><a href=/categories/> <span class=site-state-item-count>16</span> <span class=site-state-item-name>分类</span></a></div><div class="site-state-item site-state-tags"><a href=/tags/> <span class=site-state-item-count>4</span> <span class=site-state-item-name>标签</span></a></div></nav></div><div class="links-of-author animated"><span class=links-of-author-item> <a rel="noopener me" title="GitHub → https://github.com/oz1010" href=https://github.com/oz1010 target=_blank><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class=links-of-author-item> <a rel="noopener me" title="E-Mail → mailto:alfdxl@163.com" href=mailto:alfdxl@163.com target=_blank><i class="fa fa-envelope fa-fw"></i>E-Mail</a> </span></div><div class="cc-license animated" itemprop=license><a class=cc-opacity href=https://creativecommons.org/licenses/by-nc-sa/4.0/ rel=noopener target=_blank><img alt="Creative Commons" src=https://cdnjs.cloudflare.com/ajax/libs/creativecommons-vocabulary/2020.11.3/assets/license_badges/small/by_nc_sa.svg></a></div></div></div></div></aside></div><div class="main-inner post posts-expand"><div class=post-block><article class=post-content itemscope itemtype=http://schema.org/Article lang=zh-CN><link href=https://oz1010.github.com/2024/04/08/Verilog-%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80%E4%BD%BF%E7%94%A8/ itemprop=mainEntityOfPage><span hidden itemprop=author itemscope itemtype=http://schema.org/Person> <meta content=/images/avatar.jpg itemprop=image> <meta content=oz1010 itemprop=name> </span><span hidden itemprop=publisher itemscope itemtype=http://schema.org/Organization> <meta content="oz1010's blog" itemprop=name> <meta content=普通而有趣的技术员 itemprop=description> </span><span hidden itemprop=post itemscope itemtype=http://schema.org/CreativeWork> <meta content="Verilog-硬件描述语言使用 | oz1010's blog" itemprop=name> <meta itemprop=description> </span><header class=post-header><h1 itemprop="name headline" class=post-title>Verilog-硬件描述语言使用</h1><div class=post-meta-container><div class=post-meta><span class=post-meta-item> <span class=post-meta-item-icon> <i class="far fa-calendar"></i> </span> <span class=post-meta-item-text>发表于</span> <time itemprop="dateCreated datePublished" title="创建时间：2024-04-08 11:34:41" datetime=2024-04-08T11:34:41+08:00>2024-04-08</time> </span><span class=post-meta-item> <span class=post-meta-item-icon> <i class="far fa-calendar-check"></i> </span> <span class=post-meta-item-text>更新于</span> <time title="修改时间：2025-10-22 15:13:44" datetime=2025-10-22T15:13:44+08:00 itemprop=dateModified>2025-10-22</time> </span><span class=post-meta-item> <span class=post-meta-item-icon> <i class="far fa-folder"></i> </span> <span class=post-meta-item-text>分类于</span> <span itemprop=about itemscope itemtype=http://schema.org/Thing> <a href=/categories/%E7%A1%AC%E4%BB%B6/ itemprop=url rel=index><span itemprop=name>硬件</span></a> </span> </span><span class=post-meta-break></span><span class=post-meta-item title=本文字数> <span class=post-meta-item-icon> <i class="far fa-file-word"></i> </span> <span class=post-meta-item-text>本文字数：</span> <span>5k</span> </span><span class=post-meta-item title=阅读时长> <span class=post-meta-item-icon> <i class="far fa-clock"></i> </span> <span class=post-meta-item-text>阅读时长 ≈</span> <span>18 分钟</span> </span></div></div></header><div class=post-body itemprop=articleBody><h1 id=语言简介>语言简介</h1><p>Verilog在线学习<a href=https://hdlbits.01xz.net/wiki/Main_Page rel=noopener target=_blank>HDLBits主页</a><h2 id=基本语句>基本语句</h2><h3 id=常量>常量</h3><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br></pre><td class=code><pre><span class=line>3'b101 	// binary 101</span><br><span class=line>4'hf 	// binary 1111</span><br><span class=line>4'd10	// binary 1010</span><br></pre></table></figure><h3 id=线wire>线wire</h3><p>物理线路没有方向，但建模上需要指定方向。<p>创造一个模型，有三个输入和四个输出<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br></pre><td class=code><pre><span class=line>a -> w</span><br><span class=line>b -> x</span><br><span class=line>b -> y</span><br><span class=line>c -> z</span><br></pre></table></figure><p><img src=https://hdlbits.01xz.net/mw/images/1/15/Wire4.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input a,b,c,</span><br><span class=line>    output w,x,y,z );</span><br><span class=line>    </span><br><span class=line>    assign w=a;</span><br><span class=line>    assign x=b;</span><br><span class=line>    assign y=b;</span><br><span class=line>    assign z=c;</span><br><span class=line></span><br><span class=line>	// If we're certain about the width of each signal, using </span><br><span class=line>	// the concatenation operator is equivalent and shorter:</span><br><span class=line>	// assign {w,x,y,z} = {a,b,b,c};</span><br><span class=line></span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=非门inverter>非门Inverter</h3><p>电路中产生一个非门<p><img src=https://hdlbits.01xz.net/mw/images/9/9e/Notgate.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br></pre><td class=code><pre><span class=line>module top_module( input in, output out );</span><br><span class=line>	assign out = !in;</span><br><span class=line>	// similar</span><br><span class=line>	// 	assign out = ~in;</span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=与门and-gate>与门AND gate</h3><p>电路中产生一个与门<p><img src=https://hdlbits.01xz.net/mw/images/7/78/Andgate.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input a, </span><br><span class=line>    input b, </span><br><span class=line>    output out );</span><br><span class=line></span><br><span class=line>    assign out = a & b;</span><br><span class=line>    </span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=或非门nor-gate>或非门Nor gate</h3><p>电路中产生一个或非门<p><img src=https://hdlbits.01xz.net/mw/images/5/5b/Norgate.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input a, </span><br><span class=line>    input b, </span><br><span class=line>    output out );</span><br><span class=line></span><br><span class=line>    assign out = ~(a | b);</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=异或非门xnor-gate>异或非门XNOR gate</h3><p>电路中产生一个异或非门<p><img src=https://hdlbits.01xz.net/mw/images/6/6d/Xnorgate.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input a, </span><br><span class=line>    input b, </span><br><span class=line>    output out );</span><br><span class=line></span><br><span class=line>    assign out = ~(a ^ b);</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=声明线declaring-wires>声明线Declaring wires</h3><p><img src=https://hdlbits.01xz.net/mw/images/3/3a/Wiredecl2.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br></pre><td class=code><pre><span class=line>`default_nettype none</span><br><span class=line>module top_module(</span><br><span class=line>    input a,</span><br><span class=line>    input b,</span><br><span class=line>    input c,</span><br><span class=line>    input d,</span><br><span class=line>    output out,</span><br><span class=line>    output out_n   ); </span><br><span class=line></span><br><span class=line>    wire w1, w2, w3;    </span><br><span class=line>    assign out = w3;</span><br><span class=line>    assign out_n = ~w3;</span><br><span class=line>  </span><br><span class=line>    assign w3 = w1 | w2;</span><br><span class=line>    assign w1 = a & b;</span><br><span class=line>    assign w2 = c & d;</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=芯片>7458芯片</h3><p><img src=https://hdlbits.01xz.net/mw/images/e/e1/7458.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br></pre><td class=code><pre><span class=line>module top_module ( </span><br><span class=line>    input p1a, p1b, p1c, p1d, p1e, p1f,</span><br><span class=line>    output p1y,</span><br><span class=line>    input p2a, p2b, p2c, p2d,</span><br><span class=line>    output p2y );</span><br><span class=line></span><br><span class=line>	wire wp11,wp12;</span><br><span class=line>    assign p1y = wp11 | wp12;</span><br><span class=line>    assign wp11 = p1a & p1b & p1c;</span><br><span class=line>    assign wp12 = p1f & p1e & p1d;</span><br><span class=line>    </span><br><span class=line>    wire wp21,wp22;</span><br><span class=line>    assign p2y = wp21 | wp22;</span><br><span class=line>    assign wp21 = p2a & p2b;</span><br><span class=line>    assign wp22 = p2c & p2d;</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h2 id=向量vector>向量Vector</h2><h3 id=基本使用>基本使用</h3><p>声明语法：<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>type [upper:lower] vector_name;</span><br></pre></table></figure><p>类型可以是wire, reg等等<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br></pre><td class=code><pre><span class=line>wire [7:0] w;         // 8-bit wire</span><br><span class=line>reg  [4:1] x;         // 4-bit reg</span><br><span class=line>output reg [0:0] y;   // 1-bit reg that is also an output port (this is still a vector)</span><br><span class=line>input wire [3:-2] z;  // 6-bit wire input (negative ranges are allowed)</span><br><span class=line>output [3:0] a;       // 4-bit output wire. Type is 'wire' unless specified otherwise.</span><br><span class=line>wire [0:7] b;         // 8-bit wire where b[0] is the most-significant bit.</span><br></pre></table></figure><p>隐含声明可能导致意想不到的结果<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br></pre><td class=code><pre><span class=line>wire [2:0] a, c;   // Two vectors</span><br><span class=line>assign a = 3'b101;  // a = 101</span><br><span class=line>assign b = a;       // b =   1  implicitly-created wire</span><br><span class=line>assign c = b;       // c = 001  &lt;-- bug</span><br><span class=line>my_module i1 (d,e); // d and e are implicitly one-bit wide if not declared.</span><br><span class=line>                    // This could be a bug if the port was intended to be a </span><br></pre></table></figure><p>unpacked数组维度跟在名称后，packed数组维度放在名称前<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br></pre><td class=code><pre><span class=line>reg [7:0] mem [255:0];   // 256 unpacked elements, each of which is a 8-bit packed vector of reg.</span><br><span class=line>reg mem2 [28:0];         // 29 unpacked elements, each of which is a 1-bit reg.</span><br></pre></table></figure><p>描绘如下电路<p><img src=https://hdlbits.01xz.net/mw/images/a/ae/Vector0.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br></pre><td class=code><pre><span class=line>module top_module ( </span><br><span class=line>    input wire [2:0] vec,</span><br><span class=line>    output wire [2:0] outv,</span><br><span class=line>    output wire o2,</span><br><span class=line>    output wire o1,</span><br><span class=line>    output wire o0  ); // Module body starts after module declaration</span><br><span class=line></span><br><span class=line>    assign {o2,o1,o0} = vec[2:0];</span><br><span class=line>    assign outv = vec;</span><br><span class=line>    </span><br><span class=line>    // This is ok too</span><br><span class=line>   	//assign o0 = vec[0];</span><br><span class=line>	//assign o1 = vec[1];</span><br><span class=line>	//assign o2 = vec[2];</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><p>将字数据（2字节）按高低位分离<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br></pre><td class=code><pre><span class=line>`default_nettype none     // Disable implicit nets. Reduces some types of bugs.</span><br><span class=line>module top_module( </span><br><span class=line>    input wire [15:0] in,</span><br><span class=line>    output wire [7:0] out_hi,</span><br><span class=line>    output wire [7:0] out_lo );</span><br><span class=line></span><br><span class=line>    assign out_hi = in[15:8];</span><br><span class=line>    assign out_lo = in[7:0];</span><br><span class=line>    </span><br><span class=line>    // Concatenation operator also works: assign {out_hi, out_lo} = in;</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=向量门>向量门</h3><p>按位与<code>&</code>和逻辑与<code>&</code>对于N-bit位输入来说，会产生不同结果。前者会产生N-bit位输出，而后者只产生1-bit位输出（作为布尔值，非0值为true，0值为false）。<p>描绘如下电路，<code>out_not</code>高5-3位为<code>b</code>的非，其余为<code>a</code>的非。<p><img src=https://hdlbits.01xz.net/mw/images/1/1b/Vectorgates.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input [2:0] a,</span><br><span class=line>    input [2:0] b,</span><br><span class=line>    output [2:0] out_or_bitwise,</span><br><span class=line>    output out_or_logical,</span><br><span class=line>    output [5:0] out_not</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>    assign out_or_bitwise = a | b;</span><br><span class=line>    assign out_or_logical = a || b;</span><br><span class=line>    // ! is logical inverse</span><br><span class=line>    assign out_not = {~b, ~a};</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=颠倒8位>颠倒8位</h3><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br><span class=line>27</span><br><span class=line>28</span><br><span class=line>29</span><br><span class=line>30</span><br><span class=line>31</span><br><span class=line>32</span><br><span class=line>33</span><br><span class=line>34</span><br><span class=line>35</span><br><span class=line>36</span><br><span class=line>37</span><br><span class=line>38</span><br><span class=line>39</span><br><span class=line>40</span><br><span class=line>41</span><br><span class=line>42</span><br><span class=line>43</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input [7:0] in,</span><br><span class=line>	output [7:0] out</span><br><span class=line>);</span><br><span class=line>	assign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7]};</span><br><span class=line>	//assign {out[0],out[1],out[2],out[3],out[4],out[5],out[6],out[7]} = in;</span><br><span class=line>	</span><br><span class=line>	/*</span><br><span class=line>	// I know you're dying to know how to use a loop to do this:</span><br><span class=line></span><br><span class=line>	// Create a combinational always block. This creates combinational logic that computes the same result</span><br><span class=line>	// as sequential code. for-loops describe circuit *behaviour*, not *structure*, so they can only be used </span><br><span class=line>	// inside procedural blocks (e.g., always block).</span><br><span class=line>	// The circuit created (wires and gates) does NOT do any iteration: It only produces the same result</span><br><span class=line>	// AS IF the iteration occurred. In reality, a logic synthesizer will do the iteration at compile time to</span><br><span class=line>	// figure out what circuit to produce. (In contrast, a Verilog simulator will execute the loop sequentially</span><br><span class=line>	// during simulation.)</span><br><span class=line>	always @(*) begin	</span><br><span class=line>		for (int i=0; i&lt;8; i++)	// int is a SystemVerilog type. Use integer for pure Verilog.</span><br><span class=line>			out[i] = in[8-i-1];</span><br><span class=line>	end</span><br><span class=line></span><br><span class=line></span><br><span class=line>	// It is also possible to do this with a generate-for loop. Generate loops look like procedural for loops,</span><br><span class=line>	// but are quite different in concept, and not easy to understand. Generate loops are used to make instantiations</span><br><span class=line>	// of "things" (Unlike procedural loops, it doesn't describe actions). These "things" are assign statements,</span><br><span class=line>	// module instantiations, net/variable declarations, and procedural blocks (things you can create when NOT inside </span><br><span class=line>	// a procedure). Generate loops (and genvars) are evaluated entirely at compile time. You can think of generate</span><br><span class=line>	// blocks as a form of preprocessing to generate more code, which is then run though the logic synthesizer.</span><br><span class=line>	// In the example below, the generate-for loop first creates 8 assign statements at compile time, which is then</span><br><span class=line>	// synthesized.</span><br><span class=line>	// Note that because of its intended usage (generating code at compile time), there are some restrictions</span><br><span class=line>	// on how you use them. Examples: 1. Quartus requires a generate-for loop to have a named begin-end block</span><br><span class=line>	// attached (in this example, named "my_block_name"). 2. Inside the loop body, genvars are read only.</span><br><span class=line>	generate</span><br><span class=line>		genvar i;</span><br><span class=line>		for (i=0; i&lt;8; i = i+1) begin: my_block_name</span><br><span class=line>			assign out[i] = in[8-i-1];</span><br><span class=line>		end</span><br><span class=line>	endgenerate</span><br><span class=line>	*/</span><br><span class=line>	</span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=重复操作>重复操作</h3><p>声明语法：<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>{num{vector}}</span><br></pre></table></figure><p>示例<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br></pre><td class=code><pre><span class=line>{5{1'b1}}           // 5'b11111 (or 5'd31 or 5'h1f)</span><br><span class=line>{2{a,b,c}}          // The same as {a,b,c,a,b,c}</span><br><span class=line>{3'd5, {2{3'd6}}}   // 9'b101_110_110. It's a concatenation of 101 with</span><br><span class=line>                    // the second vector, which is two copies of 3'b110.</span><br></pre></table></figure><p>将8位数据扩展为32位，高24位为符号位（bit[7]），余下8位为输入<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input [7:0] in,</span><br><span class=line>	output [31:0] out</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>	// Concatenate two things together:</span><br><span class=line>	// 1: {in[7]} repeated 24 times (24 bits)</span><br><span class=line>	// 2: in[7:0] (8 bits)</span><br><span class=line>	assign out = { {24{in[7]}}, in };</span><br><span class=line>	</span><br><span class=line>endmodule</span><br></pre></table></figure><p>描述电路<p><img src=https://hdlbits.01xz.net/mw/images/a/ac/Vector5.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input a, b, c, d, e,</span><br><span class=line>	output [24:0] out</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>	wire [24:0] top, bottom;</span><br><span class=line>	assign top    = { {5{a}}, {5{b}}, {5{c}}, {5{d}}, {5{e}} };</span><br><span class=line>	assign bottom = {5{a,b,c,d,e}};</span><br><span class=line>	assign out = ~top ^ bottom;	// Bitwise XNOR</span><br><span class=line></span><br><span class=line>	// This could be done on one line:</span><br><span class=line>	// assign out = ~{ {5{a}}, {5{b}}, {5{c}}, {5{d}}, {5{e}} } ^ {5{a,b,c,d,e}};</span><br><span class=line>	</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h2 id=模块module>模块Module</h2><h3 id=基本使用-1>基本使用</h3><p>基本语法<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br></pre><td class=code><pre><span class=line>module mod_a ( input in1, input in2, output out );</span><br><span class=line>    // Module body</span><br><span class=line>endmodule</span><br></pre></table></figure><p>线与模块端口连接有两种方式：通过位置和通过名称<p>通过位置连接，模块实例<code>instance1</code>三个端口分别连接线<code>wa</code>, <code>wb</code>, <code>wc</code>：<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>mod_a instance1 ( wa, wb, wc );</span><br></pre></table></figure><p>通过名称连接，模块实例<code>instance2</code>三个端口名称与对应线连接：<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>mod_a instance2 ( .out(wc), .in1(wa), .in2(wb) );</span><br></pre></table></figure><p>描述电路，其中模块<code>mod_a</code>在其他地方描述<p><img src=https://hdlbits.01xz.net/mw/images/c/c0/Module.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input a,</span><br><span class=line>	input b,</span><br><span class=line>	output out</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>	// Create an instance of "mod_a" named "inst1", and connect ports by name:</span><br><span class=line>	mod_a inst1 ( </span><br><span class=line>		.in1(a), 	// Port"in1"connects to wire "a"</span><br><span class=line>		.in2(b),	// Port "in2" connects to wire "b"</span><br><span class=line>		.out(out)	// Port "out" connects to wire "out" </span><br><span class=line>				// (Note: mod_a's port "out" is not related to top_module's wire "out". </span><br><span class=line>				// It is simply coincidence that they have the same name)</span><br><span class=line>	);</span><br><span class=line></span><br><span class=line>/*</span><br><span class=line>	// Create an instance of "mod_a" named "inst2", and connect ports by position:</span><br><span class=line>	mod_a inst2 ( a, b, out );	// The three wires are connected to ports in1, in2, and out, respectively.</span><br><span class=line>*/</span><br><span class=line>	</span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=移位模块>移位模块</h3><p>给已经实现的D触发器（D flip-flop）模块<code>module my_dff ( input clk, input d, output q );</code>，按下图描述电路<p><img src=https://hdlbits.01xz.net/mw/images/6/60/Module_shift.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br></pre><td class=code><pre><span class=line>module top_module ( input clk, input d, output q );</span><br><span class=line>    wire q1,q2;</span><br><span class=line>    </span><br><span class=line>    my_dff d1 (clk, d, q1);</span><br><span class=line>    my_dff d2 (clk, q1, q2);</span><br><span class=line>    my_dff d3 (clk, q2, q);</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=位移位器>8位移位器</h3><p>描绘电路<p><img src=https://hdlbits.01xz.net/mw/images/7/76/Module_shift8.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input clk,</span><br><span class=line>	input [7:0] d,</span><br><span class=line>	input [1:0] sel,</span><br><span class=line>	output reg [7:0] q</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>	wire [7:0] o1, o2, o3;		// output of each my_dff8</span><br><span class=line>	</span><br><span class=line>	// Instantiate three my_dff8s</span><br><span class=line>	my_dff8 d1 ( clk, d, o1 );</span><br><span class=line>	my_dff8 d2 ( clk, o1, o2 );</span><br><span class=line>	my_dff8 d3 ( clk, o2, o3 );</span><br><span class=line></span><br><span class=line>	// This is one way to make a 4-to-1 multiplexer</span><br><span class=line>	always @(*) begin		// Combinational always block</span><br><span class=line>		case(sel)</span><br><span class=line>			2'h0: q = d;</span><br><span class=line>			2'h1: q = o1;</span><br><span class=line>			2'h2: q = o2;</span><br><span class=line>			2'h3: q = o3;</span><br><span class=line>		endcase</span><br><span class=line>	end</span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=全加器>全加器</h3><p>add16全加器已经定义<code>module add16 ( input[15:0] **a**, input[15:0] **b**, input **cin**, output[15:0] **sum**, output **cout** );</code>，它包含16个add1全加器，描述电路<p><img src=https://hdlbits.01xz.net/mw/images/f/f3/Module_fadd.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>    input [31:0] a,</span><br><span class=line>    input [31:0] b,</span><br><span class=line>    output [31:0] sum</span><br><span class=line>);</span><br><span class=line>	wire o1,o2;</span><br><span class=line>    </span><br><span class=line>    add16 inst1(a[15:0],b[15:0],0,sum[15:0],o1);</span><br><span class=line>    add16 inst2(a[31:16],b[31:16],o1,sum[31:16],o2);</span><br><span class=line>endmodule</span><br><span class=line></span><br><span class=line>module add1 ( input a, input b, input cin,   output sum, output cout );</span><br><span class=line>// Full adder module here</span><br><span class=line>    assign sum = cin ? ~(a^b) : a^b;</span><br><span class=line>    assign cout = cin ? a|b : a&b;</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=加减器>加减器</h3><p>减法器由全加器变化而来，只需将对第二个操作数取补码即可（反码加一）。等效的电路可以有两种效果：<code>a+b+0</code>和<code>a+~b+1</code>。<p><img src=https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br></pre><td class=code><pre><span class=line>module top_module(</span><br><span class=line>    input [31:0] a,</span><br><span class=line>    input [31:0] b,</span><br><span class=line>    input sub,</span><br><span class=line>    output [31:0] sum</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>    wire o1,o2;</span><br><span class=line>    wire [31:0] b1 = b^{32{sub}};</span><br><span class=line>    </span><br><span class=line>    add16 inst1(a[15:0],b1[15:0],sub,sum[15:0],o1);</span><br><span class=line>    add16 inst2(a[31:16],b1[31:16],o1,sum[31:16],o2);</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h2 id=过程procedure>过程Procedure</h2><p>对于综合硬件，有两种相关always块：<ul><li>组合型：<code>always @(*)</code><li>时序型：<code>always @(posedge clk)</code></ul><p>块语句需要使用<code>begin</code>和<code>end</code>标记出来，若语句只有“单句”时，块标记可以省略。<h3 id=always块>Always块</h3><p>对于简单的场景，组合型always块等价于assign语句。<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br></pre><td class=code><pre><span class=line>assign out1 = a & b | c ^ d;</span><br><span class=line>always @(*) out2 = a & b | c ^ d;</span><br></pre></table></figure><p>assign语句左边符号对应的类型是net（例如：wire），而过程赋值对应的类型是variable（例如：reg）。两者的差异不会对综合的电路产生任何影响，只是一种不成文的约定。<p>在VHDL中有三种赋值类型：<ul><li>持续赋值<code>assign x = y;</code><li>过程阻塞赋值，在过程中使用<code>x = y;</code><li>过程非阻塞赋值，在过程中使用<code>x &lt;= y;</code></ul><p>在组合alsways块中，使用阻塞赋值。在时序always块中，使用非阻塞赋值。<p>使用三种方式，用异或门构建电路。值得注意的是，第三种方式产生的结果会因为有触发器而产生延时。<p><img src=https://hdlbits.01xz.net/mw/images/4/40/Alwaysff.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module(</span><br><span class=line>    input clk,</span><br><span class=line>    input a,</span><br><span class=line>    input b,</span><br><span class=line>    output wire out_assign,</span><br><span class=line>    output reg out_always_comb,</span><br><span class=line>    output reg out_always_ff   );</span><br><span class=line></span><br><span class=line>    assign out_assign = a^b;</span><br><span class=line>    always @(*) out_always_comb = a^b;</span><br><span class=line>    always @(posedge clk) out_always_ff &lt;= a^b;</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=if语句>if语句</h3><p>描绘一个2-1选择器<p><img src=https://hdlbits.01xz.net/mw/images/9/9d/Always_if_mux.png><p>对应的值表<table><thead><tr class=header><th style="text-align: left;">sel_b1<th style="text-align: left;">sel_b2<th style="text-align: left;">out_assign out_always<tbody><tr class=odd><td style="text-align: left;">0<td style="text-align: left;">0<td style="text-align: left;">a<tr class=even><td style="text-align: left;">0<td style="text-align: left;">1<td style="text-align: left;">a<tr class=odd><td style="text-align: left;">1<td style="text-align: left;">0<td style="text-align: left;">a<tr class=even><td style="text-align: left;">1<td style="text-align: left;">1<td style="text-align: left;">b</table><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module(</span><br><span class=line>    input a,</span><br><span class=line>    input b,</span><br><span class=line>    input sel_b1,</span><br><span class=line>    input sel_b2,</span><br><span class=line>    output wire out_assign,</span><br><span class=line>    output reg out_always   ); </span><br><span class=line></span><br><span class=line>    assign out_assign = sel_b1&sel_b2 ? b : a;</span><br><span class=line>    </span><br><span class=line>    always @(*) begin</span><br><span class=line>        if (sel_b1&sel_b2) begin</span><br><span class=line>            out_always = b;</span><br><span class=line>        end</span><br><span class=line>        else begin</span><br><span class=line>            out_always = a;</span><br><span class=line>        end</span><br><span class=line>    end</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=if语句锁存>if语句锁存</h3><p>修复下图错误，当<code>cpu_overheated</code>时，产生关闭信号（<code>shut_off_computer</code>设置为1）。<p>修改前，错误的示意图<p><img src=https://hdlbits.01xz.net/mw/images/d/d1/Always_if2.png><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module (</span><br><span class=line>    input      cpu_overheated,</span><br><span class=line>    output reg shut_off_computer,</span><br><span class=line>    input      arrived,</span><br><span class=line>    input      gas_tank_empty,</span><br><span class=line>    output reg keep_driving  ); //</span><br><span class=line></span><br><span class=line>    always @(*) begin</span><br><span class=line>        if (cpu_overheated)</span><br><span class=line>           shut_off_computer = 1;</span><br><span class=line>    end</span><br><span class=line></span><br><span class=line>    always @(*) begin</span><br><span class=line>        if (~arrived)</span><br><span class=line>           keep_driving = ~gas_tank_empty;</span><br><span class=line>    end</span><br><span class=line></span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><p>修改后<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module (</span><br><span class=line>    input      cpu_overheated,</span><br><span class=line>    output reg shut_off_computer,</span><br><span class=line>    input      arrived,</span><br><span class=line>    input      gas_tank_empty,</span><br><span class=line>    output reg keep_driving  ); //</span><br><span class=line></span><br><span class=line>    always @(*) begin</span><br><span class=line>        if (cpu_overheated)</span><br><span class=line>           shut_off_computer = 1;</span><br><span class=line>        else</span><br><span class=line>           shut_off_computer = 0;</span><br><span class=line>    end</span><br><span class=line></span><br><span class=line>    always @(*) begin</span><br><span class=line>        if (~arrived)</span><br><span class=line>           keep_driving = ~gas_tank_empty;</span><br><span class=line>        else</span><br><span class=line>           keep_driving = 0;</span><br><span class=line>    end</span><br><span class=line></span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=case语句>case语句</h3><p>基本语法<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br></pre><td class=code><pre><span class=line>case (cond)</span><br><span class=line>	2'h0: statments0;</span><br><span class=line>	2'h1: statments1;</span><br><span class=line>	...</span><br><span class=line>	default: statmentsx;</span><br><span class=line>endcase</span><br></pre></table></figure><p>建立一个6-1选择器，否则输出0<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module ( </span><br><span class=line>    input [2:0] sel, </span><br><span class=line>    input [3:0] data0,</span><br><span class=line>    input [3:0] data1,</span><br><span class=line>    input [3:0] data2,</span><br><span class=line>    input [3:0] data3,</span><br><span class=line>    input [3:0] data4,</span><br><span class=line>    input [3:0] data5,</span><br><span class=line>    output reg [3:0] out   );//</span><br><span class=line></span><br><span class=line>    always@(*) begin  // This is a combinational circuit</span><br><span class=line>        case(sel)</span><br><span class=line>            4'h0: out = data0;</span><br><span class=line>            4'h1: out = data1;</span><br><span class=line>            4'h2: out = data2;</span><br><span class=line>            4'h3: out = data3;</span><br><span class=line>            4'h4: out = data4;</span><br><span class=line>            4'h5: out = data5;</span><br><span class=line>            default: out = 0;</span><br><span class=line>        endcase</span><br><span class=line>    end</span><br><span class=line></span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><p>构建一个4bits的优先编码器，输出第一个1所在的比特位。<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br><span class=line>27</span><br><span class=line>28</span><br><span class=line>29</span><br><span class=line>30</span><br><span class=line>31</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input [3:0] in,</span><br><span class=line>	output reg [1:0] pos</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>	always @(*) begin			// Combinational always block</span><br><span class=line>		case (in)</span><br><span class=line>			4'h0: pos = 2'h0;	// I like hexadecimal because it saves typing.</span><br><span class=line>			4'h1: pos = 2'h0;</span><br><span class=line>			4'h2: pos = 2'h1;</span><br><span class=line>			4'h3: pos = 2'h0;</span><br><span class=line>			4'h4: pos = 2'h2;</span><br><span class=line>			4'h5: pos = 2'h0;</span><br><span class=line>			4'h6: pos = 2'h1;</span><br><span class=line>			4'h7: pos = 2'h0;</span><br><span class=line>			4'h8: pos = 2'h3;</span><br><span class=line>			4'h9: pos = 2'h0;</span><br><span class=line>			4'ha: pos = 2'h1;</span><br><span class=line>			4'hb: pos = 2'h0;</span><br><span class=line>			4'hc: pos = 2'h2;</span><br><span class=line>			4'hd: pos = 2'h0;</span><br><span class=line>			4'he: pos = 2'h1;</span><br><span class=line>			4'hf: pos = 2'h0;</span><br><span class=line>			default: pos = 2'b0;	// Default case is not strictly necessary because all 16 combinations are covered.</span><br><span class=line>		endcase</span><br><span class=line>	end</span><br><span class=line>	</span><br><span class=line>	// There is an easier way to code this. See the next problem (always_casez).</span><br><span class=line>	</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=casez>casez</h3><p>当部分比特位不关心时，可以使用<code>casez</code>。符号<code>z</code>和<code>?</code>在一下场景都是等价的。与<code>casez</code>类似的是<code>casex</code>，后者使用符号<code>x</code>。<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br></pre><td class=code><pre><span class=line>always @(*) begin</span><br><span class=line>    casez (in[3:0])</span><br><span class=line>        4'bzzz1: out = 0;   // in[3:1] can be anything</span><br><span class=line>        4'bzz1z: out = 1;</span><br><span class=line>        4'b?1??: out = 2;</span><br><span class=line>        4'b1???: out = 3;</span><br><span class=line>        default: out = 0;</span><br><span class=line>    endcase</span><br><span class=line>end</span><br></pre></table></figure><p>构建8bits优先编码器<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module (</span><br><span class=line>    input [7:0] in,</span><br><span class=line>    output reg [2:0] pos );</span><br><span class=line>	</span><br><span class=line>    always @(*) begin</span><br><span class=line>        casez (in[7:0])</span><br><span class=line>            8'h0: pos = 0;</span><br><span class=line>            8'bzzzz_???1: pos = 0;</span><br><span class=line>            8'bzzzz_zz10: pos = 1;</span><br><span class=line>            8'bzzzz_z100: pos = 2;</span><br><span class=line>            8'bzzzz_1000: pos = 3;</span><br><span class=line>            8'bzzz1_0000: pos = 4;</span><br><span class=line>            8'bzz10_0000: pos = 5;</span><br><span class=line>            8'bz100_0000: pos = 6;</span><br><span class=line>            8'b1000_0000: pos = 7;</span><br><span class=line>            default: pos = 3'bzzz;</span><br><span class=line>        endcase</span><br><span class=line>    end</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=键盘扫描码>键盘扫描码</h3><p>处理如下四个按键<table><thead><tr class=header><th style="text-align: left;">Scancode [15:0]<th style="text-align: left;">Arrow key<tbody><tr class=odd><td style="text-align: left;"><code>16'he06b</code><td style="text-align: left;">left arrow<tr class=even><td style="text-align: left;"><code>16'he072</code><td style="text-align: left;">down arrow<tr class=odd><td style="text-align: left;"><code>16'he074</code><td style="text-align: left;">right arrow<tr class=even><td style="text-align: left;"><code>16'he075</code><td style="text-align: left;">up arrow<tr class=odd><td style="text-align: left;">Anything else<td style="text-align: left;">none</table><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br></pre><td class=code><pre><span class=line>// synthesis verilog_input_version verilog_2001</span><br><span class=line>module top_module (</span><br><span class=line>    input [15:0] scancode,</span><br><span class=line>    output reg left,</span><br><span class=line>    output reg down,</span><br><span class=line>    output reg right,</span><br><span class=line>    output reg up  ); </span><br><span class=line></span><br><span class=line>    always @(*) begin</span><br><span class=line>        left = 0; down = 0; right = 0; up = 0;</span><br><span class=line>        case (scancode)</span><br><span class=line>            16'he06b: left = 1;</span><br><span class=line>            16'he072: down = 1;</span><br><span class=line>            16'he074: right = 1;</span><br><span class=line>            16'he075: up = 1;</span><br><span class=line>            default: ;</span><br><span class=line>        endcase</span><br><span class=line>    end</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h2 id=更多特性>更多特性</h2><h3 id=条件>条件</h3><p>三元条件操作符<code>?:</code><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>(condition ? if_true : if_false)</span><br></pre></table></figure><h3 id=逻辑操作简化>逻辑操作简化</h3><p>若需要对向量所有位进行门操作时，正常书写比较冗余，可以对与、或和异或操作简化<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br></pre><td class=code><pre><span class=line>& a[3:0]     // AND: a[3]&a[2]&a[1]&a[0]. Equivalent to (a[3:0] == 4'hf)</span><br><span class=line>| b[3:0]     // OR:  b[3]|b[2]|b[1]|b[0]. Equivalent to (b[3:0] != 4'h0)</span><br><span class=line>^ c[2:0]     // XOR: c[2]^c[1]^c[0]</span><br></pre></table></figure><p>实现奇偶校验位算法<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>    input [7:0] in,</span><br><span class=line>    output parity); </span><br><span class=line></span><br><span class=line>    assign parity = ^in[7:0];</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=bits翻转>100bits翻转</h3><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input [99:0] in,</span><br><span class=line>	output reg [99:0] out</span><br><span class=line>);</span><br><span class=line>	</span><br><span class=line>	always @(*) begin</span><br><span class=line>		for (int i=0;i&lt;$bits(out);i++)		// $bits() is a system function that returns the width of a signal.</span><br><span class=line>			out[i] = in[$bits(out)-i-1];	// $bits(out) is 100 because out is 100 bits wide.</span><br><span class=line>	end</span><br><span class=line>	</span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=比特1计数>比特1计数</h3><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input [254:0] in,</span><br><span class=line>    output [7:0] out );</span><br><span class=line></span><br><span class=line>    always @(*) begin	// Combinational always block</span><br><span class=line>        out = 0;</span><br><span class=line>        for (int i=0; i&lt;$bits(in); i++)</span><br><span class=line>            out += in[i];</span><br><span class=line>    end</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h3 id=bits全加器>100bits全加器</h3><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br><span class=line>27</span><br><span class=line>28</span><br><span class=line>29</span><br><span class=line>30</span><br><span class=line>31</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input [99:0] a, b,</span><br><span class=line>    input cin,</span><br><span class=line>    output [99:0] cout,</span><br><span class=line>    output [99:0] sum );</span><br><span class=line>    </span><br><span class=line>	genvar i;</span><br><span class=line>	generate</span><br><span class=line>	    for (i=0; i&lt;$bits(a); ++i) begin: adder_gen</span><br><span class=line>	        adder_1bit u_adder (</span><br><span class=line>	            .a(a[i]),</span><br><span class=line>	            .b(b[i]),</span><br><span class=line>	            .cin(i==0?cin:cout[i-1]),</span><br><span class=line>	            .sum(sum[i]),</span><br><span class=line>	            .cout(cout[i])</span><br><span class=line>	        );</span><br><span class=line>	    end</span><br><span class=line>	endgenerate</span><br><span class=line>    </span><br><span class=line>endmodule</span><br><span class=line></span><br><span class=line>module adder_1bit (</span><br><span class=line>    input a,b,</span><br><span class=line>    input cin,</span><br><span class=line>    output cout,</span><br><span class=line>    output sum</span><br><span class=line>);</span><br><span class=line>    assign {cout,sum} = a+b+cin;</span><br><span class=line>    // assign sum = cin ? ~(a^b) : a^b;</span><br><span class=line>    // assign cout = cin ? a|b : a&b;</span><br><span class=line>endmodule</span><br></pre></table></figure><h3 id=位bcd码全加器>100位BCD码全加器</h3><p>已经定义1位BCD码全加器<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br></pre><td class=code><pre><span class=line>module bcd_fadd (</span><br><span class=line>    input [3:0] a,</span><br><span class=line>    input [3:0] b,</span><br><span class=line>    input     cin,</span><br><span class=line>    output   cout,</span><br><span class=line>    output [3:0] sum );</span><br></pre></table></figure><figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input [399:0] a, b,</span><br><span class=line>    input cin,</span><br><span class=line>    output cout,</span><br><span class=line>    output [399:0] sum );</span><br><span class=line></span><br><span class=line>    wire [100:0] c;</span><br><span class=line>    assign cout = c[100];</span><br><span class=line>    assign c[0] = cin;</span><br><span class=line></span><br><span class=line>    genvar i;</span><br><span class=line>    generate</span><br><span class=line>        for(i=0; i&lt;100; ++i) begin: bcd_gen</span><br><span class=line>            bcd_fadd u_bcd (</span><br><span class=line>                .a( a[(4*i+3):(4*i)] ),</span><br><span class=line>                .b( b[(4*i+3):(4*i)] ),</span><br><span class=line>                .cin( c[i] ),</span><br><span class=line>                .cout( c[i+1] ),</span><br><span class=line>                .sum( sum[(4*i+3):(4*i)] )</span><br><span class=line>            );</span><br><span class=line>        end</span><br><span class=line>    endgenerate</span><br><span class=line>    </span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><h2 id=仿真>仿真</h2><h3 id=timescale>timescale</h3><p>定义仿真中时间单位的比例。它的作用是指定时序仿真中时间单位的大小，以便仿真器可以正确地模拟设计中的时序行为。<p>基本语法<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>`timescale unit / precision</span><br></pre></table></figure><p>其中，<code>unit</code>是时间单位，可以是<code>1ns</code>、<code>1ps</code>、<code>1us</code>等，表示一个时钟周期的时间长度；<code>precision</code>是时间精度，表示仿真的最小时间单位；<h3 id=num>#num</h3><p>等待num个时间单位后，执行后面的语句。<p>基本语法<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>#num statement</span><br></pre></table></figure><h3 id=task>task</h3><p>Verilog语言中具有类似C语言函数的结构有task和function，他们可以增加代码可读性和重复使用性。Function用来描述组合逻辑，只能有一个返回值，function的内部不能包含时序控制。Task类似procedure，执行一段verilog代码，task中可以有任意数量的输入和输出，task也可以包含时序控制。<p>基本语法<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br></pre><td class=code><pre><span class=line>task TASK_NAME;</span><br><span class=line>endtask</span><br></pre></table></figure><h3 id=ps2键盘设备仿真>PS/2键盘设备仿真</h3><p>当用户按键或松开时，键盘以每帧11位的格式串行传送数据给主机，同时在PS2_CLK时钟信号上传输对应的时钟（一般为10.0–16.7kHz）。第一位是开始位（逻辑0），后面跟8位数据位（低位在前），一个奇偶校验位（奇校验）和一位停止位（逻辑1）。每位都在时钟的 <strong>下降沿</strong> 有效，下图显示了键盘传送一字节数据的时序。在下降沿有效的主要原因是下降沿正好在数据位的中间，因此可以让数据位从开始变化到接收采样时能有一段信号建立时间。<figure><img alt=键盘输出数据时序图 src=https://nju-projectn.github.io/dlco-lecture-note/_images/ps01.png><figcaption aria-hidden=true>键盘输出数据时序图</figcaption></figure><p>键盘通过PS2_DAT引脚发送的信息称为扫描码，每个扫描码可以由单个数据帧或连续多个数据帧构成。当按键被按下时送出的扫描码被称为 <code>通码（Make Code）</code> ，当按键被释放时送出的扫描码称为 <code>断码（Break Code）</code> 。以 <code>W</code> 键为例， <code>W</code> 键的通码是1Dh，如果 <code>W</code> 键被按下，则PS2_DAT引脚将输出一帧数据，其中的8位数据位为1Dh，如果 <code>W</code> 键一直没有释放，则不断输出扫描码1Dh 1Dh … 1Dh，直到有其他键按下或者 <code>W</code> 键被放开。某按键的断码是F0h加此按键的通码，如释放 <code>W</code> 键时输出的断码为F0h 1Dh，分两帧传输。<p>多个键被同时按下时，将逐个输出扫描码，如：先按左 <code>Shift</code> 键（扫描码为12h）、再按 <code>W</code> 键、放开 <code>W</code> 键、再放开左 <code>Shift</code> 键，则此过程送出的全部扫描码为：12h 1Dh F0h 1Dh F0h 12h。<p><strong>键盘扫描码</strong><p>每个键都有唯一的通码和断码。键盘所有键的扫描码组成的集合称为扫描码集。共有三套标准的扫描码集，所有现代的键盘默认使用第二套扫描码。下图显示了键盘各键的扫描码（以十六进制表示），如Caps键的扫描码是58h。 下图可以看出，键盘上各按键的扫描码是随机排列的，如果想迅速的将键盘扫描码转换为ASCII码，一个最简单的方法就是利用查找表 <a href=https://en.wikipedia.org/wiki/Lookup_table rel=noopener target=_blank>LookUp Table, LUT</a> ，扫描码到ASCII码的转换表格请读者自己生成。<figure><img alt=键盘扫描码 src=https://nju-projectn.github.io/dlco-lecture-note/_images/ps02.png><figcaption aria-hidden=true>键盘扫描码</figcaption></figure><figure><img alt=扩展键盘和数字键盘的扫描码 src=https://nju-projectn.github.io/dlco-lecture-note/_images/ps03.png><figcaption aria-hidden=true>扩展键盘和数字键盘的扫描码</figcaption></figure><p>键盘控制器<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br><span class=line>27</span><br><span class=line>28</span><br><span class=line>29</span><br><span class=line>30</span><br><span class=line>31</span><br><span class=line>32</span><br><span class=line>33</span><br><span class=line>34</span><br><span class=line>35</span><br><span class=line>36</span><br><span class=line>37</span><br><span class=line>38</span><br><span class=line>39</span><br><span class=line>40</span><br><span class=line>41</span><br><span class=line>42</span><br><span class=line>43</span><br><span class=line>44</span><br><span class=line>45</span><br><span class=line>46</span><br><span class=line>47</span><br><span class=line>48</span><br><span class=line>49</span><br><span class=line>50</span><br><span class=line>51</span><br><span class=line>52</span><br><span class=line>53</span><br><span class=line>54</span><br><span class=line>55</span><br></pre><td class=code><pre><span class=line>module ps2_keyboard(clk,clrn,ps2_clk,ps2_data,data,</span><br><span class=line>                    ready,nextdata_n,overflow);</span><br><span class=line>    input clk,clrn,ps2_clk,ps2_data;</span><br><span class=line>    input nextdata_n;</span><br><span class=line>    output [7:0] data;</span><br><span class=line>    output reg ready;</span><br><span class=line>    output reg overflow;     // fifo overflow</span><br><span class=line>    // internal signal, for test</span><br><span class=line>    reg [9:0] buffer;        // ps2_data bits</span><br><span class=line>    reg [7:0] fifo[7:0];     // data fifo</span><br><span class=line>    reg [2:0] w_ptr,r_ptr;   // fifo write and read pointers</span><br><span class=line>    reg [3:0] count;  // count ps2_data bits</span><br><span class=line>    // detect falling edge of ps2_clk</span><br><span class=line>    reg [2:0] ps2_clk_sync;</span><br><span class=line></span><br><span class=line>    always @(posedge clk) begin</span><br><span class=line>        ps2_clk_sync &lt;=  {ps2_clk_sync[1:0],ps2_clk};</span><br><span class=line>    end</span><br><span class=line></span><br><span class=line>    wire sampling = ps2_clk_sync[2] & ~ps2_clk_sync[1];</span><br><span class=line></span><br><span class=line>    always @(posedge clk) begin</span><br><span class=line>        if (clrn == 0) begin // reset</span><br><span class=line>            count &lt;= 0; w_ptr &lt;= 0; r_ptr &lt;= 0; overflow &lt;= 0; ready&lt;= 0;</span><br><span class=line>        end</span><br><span class=line>        else begin</span><br><span class=line>            if ( ready ) begin // read to output next data</span><br><span class=line>                if(nextdata_n == 1'b0) //read next data</span><br><span class=line>                begin</span><br><span class=line>                    r_ptr &lt;= r_ptr + 3'b1;</span><br><span class=line>                    if(w_ptr==(r_ptr+1'b1)) //empty</span><br><span class=line>                        ready &lt;= 1'b0;</span><br><span class=line>                end</span><br><span class=line>            end</span><br><span class=line>            if (sampling) begin</span><br><span class=line>              if (count == 4'd10) begin</span><br><span class=line>                if ((buffer[0] == 0) &&  // start bit</span><br><span class=line>                    (ps2_data)       &&  // stop bit</span><br><span class=line>                    (^buffer[9:1])) begin      // odd  parity</span><br><span class=line>                    fifo[w_ptr] &lt;= buffer[8:1];  // kbd scan code</span><br><span class=line>                    w_ptr &lt;= w_ptr+3'b1;</span><br><span class=line>                    ready &lt;= 1'b1;</span><br><span class=line>                    overflow &lt;= overflow | (r_ptr == (w_ptr + 3'b1));</span><br><span class=line>                end</span><br><span class=line>                count &lt;= 0;     // for next</span><br><span class=line>              end else begin</span><br><span class=line>                buffer[count] &lt;= ps2_data;  // store ps2_data</span><br><span class=line>                count &lt;= count + 3'b1;</span><br><span class=line>              end</span><br><span class=line>            end</span><br><span class=line>        end</span><br><span class=line>    end</span><br><span class=line>    assign data = fifo[r_ptr]; //always set output data</span><br><span class=line></span><br><span class=line>endmodule</span><br></pre></table></figure><p>键盘仿真模型<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br><span class=line>27</span><br><span class=line>28</span><br><span class=line>29</span><br><span class=line>30</span><br></pre><td class=code><pre><span class=line>`timescale 1ns / 1ps</span><br><span class=line>module ps2_keyboard_model(</span><br><span class=line>    output reg ps2_clk,</span><br><span class=line>    output reg ps2_data</span><br><span class=line>    );</span><br><span class=line>parameter [31:0] kbd_clk_period = 60;</span><br><span class=line>initial ps2_clk = 1'b1;</span><br><span class=line></span><br><span class=line>task kbd_sendcode;</span><br><span class=line>    input [7:0] code; // key to be sent</span><br><span class=line>    integer i;</span><br><span class=line></span><br><span class=line>    reg[10:0] send_buffer;</span><br><span class=line>    begin</span><br><span class=line>        send_buffer[0]   = 1'b0;  // start bit</span><br><span class=line>        send_buffer[8:1] = code;  // code</span><br><span class=line>        send_buffer[9]   = ~(^code); // odd parity bit</span><br><span class=line>        send_buffer[10]  = 1'b1;  // stop bit</span><br><span class=line>        i = 0;</span><br><span class=line>        while( i &lt; 11) begin</span><br><span class=line>            // set kbd_data</span><br><span class=line>            ps2_data = send_buffer[i];</span><br><span class=line>            #(kbd_clk_period/2) ps2_clk = 1'b0;</span><br><span class=line>            #(kbd_clk_period/2) ps2_clk = 1'b1;</span><br><span class=line>            i = i + 1;</span><br><span class=line>        end</span><br><span class=line>    end</span><br><span class=line>endtask</span><br><span class=line></span><br><span class=line>endmodule</span><br></pre></table></figure><p>键盘测试代码<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br><span class=line>27</span><br><span class=line>28</span><br><span class=line>29</span><br><span class=line>30</span><br><span class=line>31</span><br><span class=line>32</span><br><span class=line>33</span><br><span class=line>34</span><br><span class=line>35</span><br><span class=line>36</span><br><span class=line>37</span><br><span class=line>38</span><br><span class=line>39</span><br><span class=line>40</span><br><span class=line>41</span><br><span class=line>42</span><br><span class=line>43</span><br><span class=line>44</span><br><span class=line>45</span><br><span class=line>46</span><br><span class=line>47</span><br><span class=line>48</span><br><span class=line>49</span><br><span class=line>50</span><br><span class=line>51</span><br><span class=line>52</span><br><span class=line>53</span><br><span class=line>54</span><br></pre><td class=code><pre><span class=line>`timescale 1ns / 1ps</span><br><span class=line>module keyboard_sim;</span><br><span class=line></span><br><span class=line>/* parameter */</span><br><span class=line>parameter [31:0] clock_period = 10;</span><br><span class=line></span><br><span class=line>/* ps2_keyboard interface signals */</span><br><span class=line>reg clk,clrn;</span><br><span class=line>wire [7:0] data;</span><br><span class=line>wire ready,overflow;</span><br><span class=line>wire kbd_clk, kbd_data;</span><br><span class=line>reg nextdata_n;</span><br><span class=line></span><br><span class=line>ps2_keyboard_model model(</span><br><span class=line>    .ps2_clk(kbd_clk),</span><br><span class=line>    .ps2_data(kbd_data)</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>ps2_keyboard inst(</span><br><span class=line>    .clk(clk),</span><br><span class=line>    .clrn(clrn),</span><br><span class=line>    .ps2_clk(kbd_clk),</span><br><span class=line>    .ps2_data(kbd_data),</span><br><span class=line>    .data(data),</span><br><span class=line>    .ready(ready),</span><br><span class=line>    .nextdata_n(nextdata_n),</span><br><span class=line>    .overflow(overflow)</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>initial begin /* clock driver */</span><br><span class=line>    clk = 0;</span><br><span class=line>    forever</span><br><span class=line>        #(clock_period/2) clk = ~clk;</span><br><span class=line>end</span><br><span class=line></span><br><span class=line>initial begin</span><br><span class=line>    clrn = 1'b0;  #20;</span><br><span class=line>    clrn = 1'b1;  #20;</span><br><span class=line>    model.kbd_sendcode(8'h1C); // press 'A'</span><br><span class=line>    #20 nextdata_n =1'b0; #20 nextdata_n =1'b1;//read data</span><br><span class=line>    model.kbd_sendcode(8'hF0); // break code</span><br><span class=line>    #20 nextdata_n =1'b0; #20 nextdata_n =1'b1; //read data</span><br><span class=line>    model.kbd_sendcode(8'h1C); // release 'A'</span><br><span class=line>    #20 nextdata_n =1'b0; #20 nextdata_n =1'b1; //read data</span><br><span class=line>    model.kbd_sendcode(8'h1B); // press 'S'</span><br><span class=line>    #20 model.kbd_sendcode(8'h1B); // keep pressing 'S'</span><br><span class=line>    #20 model.kbd_sendcode(8'h1B); // keep pressing 'S'</span><br><span class=line>    model.kbd_sendcode(8'hF0); // break code</span><br><span class=line>    model.kbd_sendcode(8'h1B); // release 'S'</span><br><span class=line>    #20;</span><br><span class=line>    $stop;</span><br><span class=line>end</span><br><span class=line></span><br><span class=line>endmodule</span><br></pre></table></figure><h1 id=电路>电路</h1><h2 id=组合逻辑>组合逻辑</h2><h3 id=基本门>基本门</h3><p>GND<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>assign out = 1'b0;</span><br></pre></table></figure><p>NOR<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br></pre><td class=code><pre><span class=line>assign out = ~(in1|in2);</span><br></pre></table></figure><h3 id=多路选择器>多路选择器</h3><p>9路选择器<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br></pre><td class=code><pre><span class=line>module top_module( </span><br><span class=line>    input [15:0] a, b, c, d, e, f, g, h, i,</span><br><span class=line>    input [3:0] sel,</span><br><span class=line>    output [15:0] out );</span><br><span class=line></span><br><span class=line>	// Case statements can only be used inside procedural blocks (always block)</span><br><span class=line>	// This is a combinational circuit, so use a combinational always @(*) block.</span><br><span class=line>	always @(*) begin</span><br><span class=line>		out = '1;		// '1 is a special literal syntax for a number with all bits set to 1.</span><br><span class=line>						// '0, 'x, and 'z are also valid.</span><br><span class=line>						// I prefer to assign a default value to 'out' instead of using a</span><br><span class=line>						// default case.</span><br><span class=line>		case (sel)</span><br><span class=line>			4'h0: out = a;</span><br><span class=line>			4'h1: out = b;</span><br><span class=line>			4'h2: out = c;</span><br><span class=line>			4'h3: out = d;</span><br><span class=line>			4'h4: out = e;</span><br><span class=line>			4'h5: out = f;</span><br><span class=line>			4'h6: out = g;</span><br><span class=line>			4'h7: out = h;</span><br><span class=line>			4'h8: out = i;</span><br><span class=line>		endcase</span><br><span class=line>	end</span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure><p>4位256路选择器<figure class="highlight plaintext"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br></pre><td class=code><pre><span class=line>module top_module (</span><br><span class=line>	input [1023:0] in,</span><br><span class=line>	input [7:0] sel,</span><br><span class=line>	output [3:0] out</span><br><span class=line>);</span><br><span class=line></span><br><span class=line>	// We can't part-select multiple bits without an error, but we can select one bit at a time,</span><br><span class=line>	// four times, then concatenate them together.</span><br><span class=line>	assign out = {in[sel*4+3], in[sel*4+2], in[sel*4+1], in[sel*4+0]};</span><br><span class=line></span><br><span class=line>	// Alternatively, "indexed vector part select" works better, but has an unfamiliar syntax:</span><br><span class=line>	// assign out = in[sel*4 +: 4];		// Select starting at index "sel*4", then select a total width of 4 bits with increasing (+:) index number.</span><br><span class=line>	// assign out = in[sel*4+3 -: 4];	// Select starting at index "sel*4+3", then select a total width of 4 bits with decreasing (-:) index number.</span><br><span class=line>	// Note: The width (4 in this case) must be constant.</span><br><span class=line></span><br><span class=line>endmodule</span><br><span class=line></span><br></pre></table></figure></div><footer class=post-footer><div class=post-copyright><ul><li class=post-copyright-author><strong>本文作者： </strong>oz1010<li class=post-copyright-link><strong>本文链接：</strong> <a href=https://oz1010.github.com/2024/04/08/Verilog-%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80%E4%BD%BF%E7%94%A8/ title=Verilog-硬件描述语言使用>https://oz1010.github.com/2024/04/08/Verilog-硬件描述语言使用/</a><li class=post-copyright-license><strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href=https://creativecommons.org/licenses/by-nc-sa/4.0/ rel=noopener target=_blank><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</ul></div><div class=post-nav><div class=post-nav-item><a href=/2024/04/08/Verilator-%E7%94%B5%E8%B7%AFRTL%E4%BB%BF%E7%9C%9F%E5%99%A8%E4%BD%BF%E7%94%A8/ rel=prev title=Verilator-电路RTL仿真器使用> <i class="fa fa-angle-left"></i> Verilator-电路RTL仿真器使用 </a></div><div class=post-nav-item><a href=/2024/04/24/GDB%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/ rel=next title=GDB使用说明> GDB使用说明 <i class="fa fa-angle-right"></i> </a></div></div></footer></article></div><div class="comments utterances-container"></div></div></main><footer class=footer><div class=footer-inner><div class=copyright>© <span itemprop=copyrightYear>2025</span><span class=with-love> <i class="fa fa-heart"></i> </span><span class=author itemprop=copyrightHolder>oz1010</span></div><div class=wordcount><span class=post-meta-item> <span class=post-meta-item-icon> <i class="fa fa-chart-line"></i> </span> <span title=站点总字数>95k</span> </span><span class=post-meta-item> <span class=post-meta-item-icon> <i class="fa fa-coffee"></i> </span> <span title=站点阅读时长>5:46</span> </span></div></div></footer><div class="toggle sidebar-toggle" role=button><span class=toggle-line></span><span class=toggle-line></span><span class=toggle-line></span></div><div class=sidebar-dimmer></div><div aria-label=返回顶部 class=back-to-top role=button><i class="fa fa-arrow-up fa-lg"></i><span>0%</span></div><noscript><div class=noscript-warning>Theme NexT works best with JavaScript enabled</div></noscript><script class=next-config data-name=utterances type=application/json>{"enable":true,"repo":"oz1010/oz1010.github.io-comments","issue_term":"pathname","theme":"github-light"}</script><script defer src=/js/third-party/comments/utterances.js></script>