

================================================================
== Vivado HLS Report for 'hwfreqscale_simple_adder'
================================================================
* Date:           Mon Apr 28 12:41:07 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hwfreqscale_simple_adder
* Solution:       hwfreqscale_simple_adder
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      2.44|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     33|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     101|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     101|     33|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |output_assign_fu_64_p2  |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_134          |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  33|          33|          33|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+----+-----+-----------+
    |           Name           | FF | Bits| Const Bits|
    +--------------------------+----+-----+-----------+
    |ap_CS_fsm                 |   2|    2|          0|
    |frequency_value1data_reg  |   3|   32|         29|
    |frequency_value1vld_reg   |   0|    1|          1|
    |input10data_reg           |  32|   32|          0|
    |input10vld_reg            |   0|    1|          1|
    |input20data_reg           |  32|   32|          0|
    |input20vld_reg            |   0|    1|          1|
    |output_r1data_reg         |  32|   32|          0|
    |output_r1vld_reg          |   0|    1|          1|
    +--------------------------+----+-----+-----------+
    |Total                     | 101|  134|         33|
    +--------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | hwfreqscale_simple_adder | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | hwfreqscale_simple_adder | return value |
|ap_start         |  in |    1| ap_ctrl_hs | hwfreqscale_simple_adder | return value |
|ap_done          | out |    1| ap_ctrl_hs | hwfreqscale_simple_adder | return value |
|ap_idle          | out |    1| ap_ctrl_hs | hwfreqscale_simple_adder | return value |
|ap_ready         | out |    1| ap_ctrl_hs | hwfreqscale_simple_adder | return value |
|input1           |  in |   32|   ap_none  |          input1          |    scalar    |
|input2           |  in |   32|   ap_none  |          input2          |    scalar    |
|output_r         | out |   32|   ap_none  |         output_r         |    pointer   |
|frequency_value  | out |   32|   ap_none  |      frequency_value     |    pointer   |
+-----------------+-----+-----+------------+--------------------------+--------------+

