package Regtable

import spinal.core._
import spinal.lib._
import spinal.lib.bus.amba4.axilite._
import spinal.lib.bus.misc.SizeMapping
import spinal.lib.bus.regif._
import spinal.lib.bus.regif.AccessType._
import scala.collection.script.Start
import spinal.lib.system.dma.sg.DmaSg
class RegTable extends Component{

	val regSData = slave(AxiLite4(log2Up(1 MiB), 32))//地址位宽-数据位宽

	AxiLite4SpecRenamer(regSData)
	
	val bus = BusInterface(regSData, sizeMap = SizeMapping(0x43C00000, 1 MiB))//创建一个总线接口,映射范围是0~1MiB
	//后面的内存映射也可以这样写：BusInterface(IO.regSData,(0x0000, 100 Byte)
	//这个BusInterface是一个object
	//这里的只读和只写对应的是master那边的只读和只写
	val Reg0  = bus.newReg(doc="Ps Write Start signal to Pl,WO")
	val Reg1  = bus.newReg(doc="Pl ends computing and writes end Signal back to Ps,RO")
    val Reg2  = bus.newReg(doc="PS Lights up Led ,test")
	

	val Sumx1Reg=bus.newReg(doc="MedFilter parameter1 32 bits")
	val Sumx2Reg=bus.newReg(doc="MedFilter parameter2 32 bits")
	val Lty_Out_Reg=bus.newReg(doc="Lty Num output")
	val temp_back_mean_Reg=bus.newReg(doc="temp_back_mean (float) 32 bits")
//temp_back_mean=sumX / sumNum;
	val temp_back_thrd_Reg=bus.newReg(doc="temp_back_thrd (float) 32 bits\ntemp_back_thrd= temp_back_mean + Thrd_Times(5) * temp_back_std( sqrt(sumX2/sumNum - temp_back_mean^2));")
//temp_back_thrd= temp_back_mean + Thrd_Times（5) * temp_back_std( sqrt(sumX2/sumNum - temp_back_mean^2));
	val DMA_Reg=bus.newReg(doc="PlanB for DMA Intr Reg")
	val LastReg=bus.newReg(doc="Last Signal")
	val Temp_Back_Std_Reg=bus.newReg(doc="Temp_Back_Std left shifted 12 bits")


	val Start_MedFilter=Reg0.field(Bool(),WO,doc="O:Start medFilter operation").asOutput()
	val Start_Gen_Lty=Reg0.field(Bool(),WO,doc="O:Start mapping triangle").asOutput()
	val Start_Map=Reg0.field(Bool(),WO,doc="O:Start generating Lty").asOutput()
	val Switch_Stream=Reg0.field(Bits(2 bits),WO,doc="Axi Stream port switch:0->MedSort;1->Gen_Lty;2->Map").asOutput()//这里需要改成通过AXIS_SWITCH的端口数自动生成位宽
	val Sign_Flag=Reg1.field(Bool(),WO,doc="O:SignFlag").asOutput()
    
	val Sumx1=Sumx1Reg.field(SInt(32 bits),RO,doc="I:MedFilter parameter1 16 bits").asInput()
	val Sumx2=Sumx2Reg.field(UInt(32 bits),RO,doc="I:MedFilter parameter2 16 bits").asInput()

	val temp_back_mean=temp_back_mean_Reg.field(UInt(16 bits),WO,doc="O:temp_back_mean (double to U16) 16 bits").asOutput()
	val temp_back_thrd=temp_back_thrd_Reg.field(UInt(16 bits),WO,doc="O:temp_back_thrd (double to U16) 16 bits").asOutput()
	//先启动连通域计算和连通域数据接受，连通域那边算完了，拿到连通域的数量，开始收回连通域数据
	val Lty_End=Lty_Out_Reg.field(Bool(),RO).asInput()//连通域计算结束信号
	val Lty_Num=Lty_Out_Reg.field(UInt(16 bits),RO).asInput()//连通域数量

    val LD0123=Reg2.field(Bits(4 bit),WO,doc="O:LED Test").asOutput()
	val LD4567=Reg2.field(Bits(4 bit),WO,doc="O:LED Test").asOutput() 

	val Rx_Intr=DMA_Reg.field(Bits(1 bits),RO,doc="DMA Rx Intr").asInput()
	val Tx_Intr=DMA_Reg.field(Bits(1 bits),RO,doc="DMA Tx Intr").asInput()

	val MedLast=LastReg.field(Bits(1 bits),RO).asInput()
	val MapLast=LastReg.field(Bits(1 bits),RO).asInput()
	val Temp_Back_Std=Temp_Back_Std_Reg.field(Bits(32 bits),WO).asOutput()
	bus.accept(HtmlGenerator("regif.html", "RegTable V1"))
	//git pull 测试哈哈哈哈
}
