Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 12 13:37:34 2021
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 110 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.609        0.000                      0                55808        0.053        0.000                      0                55808        0.264        0.000                       0                 24884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
fpga_clk                         {0.000 25.000}       50.000          20.000          
qosc_clk                         {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
qosc_clk                                                                                                                                                                          15.000        0.000                       0                     2  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz             0.609        0.000                      0                55339        0.055        0.000                      0                55339        2.870        0.000                       0                 24474  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                    0.408        0.000                       0                    51  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz        3.610        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   247  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz  clk_out1_lclk_adcclk_wiz             4.035        0.000                      0                  192        0.053        0.000                      0                  192  
clk_out1_lclk_adcclk_wiz       clk_out3_idelay_discr_clk_wiz        2.225        0.000                      0                   66        0.126        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK_P1V8 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.760ns (24.697%)  route 5.366ns (75.303%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 6.580 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.561    -0.831    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X68Y24         FDRE                                         r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.483 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep__0/Q
                         net (fo=3, routed)           0.924     0.441    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/D[3]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.242     0.683 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_3__14/O
                         net (fo=1, routed)           0.000     0.683    waveform_acq_gen[5].WFM_ACQ/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.140 f  waveform_acq_gen[5].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           1.170     2.310    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/CO[0]
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.105     2.415 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__14/O
                         net (fo=6, routed)           0.380     2.796    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.105     2.901 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__14/O
                         net (fo=5, routed)           1.465     4.366    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.490 r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.343     4.833    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X66Y10         LUT6 (Prop_lut6_I0_O)        0.274     5.107 r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.355     5.461    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.105     5.566 r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.729     6.295    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X65Y25         FDRE                                         r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.377     6.580    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X65Y25         FDRE                                         r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.479     7.059    
                         clock uncertainty           -0.107     6.952    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)       -0.047     6.905    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.466ns (20.645%)  route 5.635ns (79.355%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 6.599 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.508    -0.884    waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X39Y27         FDRE                                         r  waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep__0/Q
                         net (fo=3, routed)           0.809     0.304    waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/D[3]
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     0.409 r  waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.409    waveform_acq_gen[10].WFM_ACQ/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.866 r  waveform_acq_gen[10].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.918     1.784    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.105     1.889 r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__8/O
                         net (fo=1, routed)           0.634     2.523    waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.628 r  waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__8/O
                         net (fo=5, routed)           1.393     4.021    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X24Y14         LUT2 (Prop_lut2_I0_O)        0.105     4.126 r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.668     4.794    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.105     4.899 r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.488     5.387    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X21Y11         LUT6 (Prop_lut6_I1_O)        0.105     5.492 r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.724     6.217    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X30Y22         FDRE                                         r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.396     6.599    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X30Y22         FDRE                                         r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.479     7.078    
                         clock uncertainty           -0.107     6.971    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)       -0.004     6.967    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 i_fmc_a_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/CRSM_0/i_rd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.749ns (24.713%)  route 5.328ns (75.287%))
  Logic Levels:           8  (LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 6.451 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.357    -1.035    clk_125MHz
    SLICE_X45Y102        FDRE                                         r  i_fmc_a_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.348    -0.687 f  i_fmc_a_1_reg[9]/Q
                         net (fo=3, routed)           0.614    -0.072    XDOM_0/CRSM_0/io_ctrl_sel_reg[4]_rep[9]
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.242     0.170 f  XDOM_0/CRSM_0/PG_DPRAM_i_3/O
                         net (fo=72, routed)          1.038     1.208    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][9]
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.313 r  XDOM_0/CRSM_0/i_rd_data[15]_i_59/O
                         net (fo=2, routed)           0.414     1.726    XDOM_0/CRSM_0/i_rd_data[15]_i_59_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.105     1.831 r  XDOM_0/CRSM_0/i_rd_data[5]_i_19/O
                         net (fo=130, routed)         1.185     3.016    XDOM_0/CRSM_0/i_rd_data[5]_i_19_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I4_O)        0.105     3.121 r  XDOM_0/CRSM_0/i_rd_data[4]_i_22/O
                         net (fo=1, routed)           0.000     3.121    XDOM_0/CRSM_0/i_rd_data[4]_i_22_n_0
    SLICE_X46Y86         MUXF7 (Prop_muxf7_I0_O)      0.173     3.294 r  XDOM_0/CRSM_0/i_rd_data_reg[4]_i_11/O
                         net (fo=1, routed)           1.137     4.431    XDOM_0/CRSM_0/i_rd_data_reg[4]_i_11_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.241     4.672 r  XDOM_0/CRSM_0/i_rd_data[4]_i_5/O
                         net (fo=1, routed)           0.000     4.672    XDOM_0/CRSM_0/i_rd_data[4]_i_5_n_0
    SLICE_X40Y98         MUXF7 (Prop_muxf7_I0_O)      0.178     4.850 r  XDOM_0/CRSM_0/i_rd_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.501     5.350    XDOM_0/CRSM_0/i_rd_data_reg[4]_i_2_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.252     5.602 r  XDOM_0/CRSM_0/i_rd_data[4]_i_1/O
                         net (fo=2, routed)           0.440     6.043    XDOM_0/CRSM_0/y_rd_data[4]
    SLICE_X38Y105        FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.248     6.451    XDOM_0/CRSM_0/clk_out1
    SLICE_X38Y105        FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[4]/C
                         clock pessimism              0.470     6.921    
                         clock uncertainty           -0.107     6.814    
    SLICE_X38Y105        FDRE (Setup_fdre_C_D)       -0.012     6.802    XDOM_0/CRSM_0/i_rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.966ns (28.751%)  route 4.872ns (71.249%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 6.511 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          1.054     5.783    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X83Y125        LUT4 (Prop_lut4_I2_O)        0.250     6.033 r  scaler_gen[4].SCALER/n_pedge_out[4]_i_1__19/O
                         net (fo=1, routed)           0.000     6.033    scaler_gen[4].SCALER/n_pedge_out[4]_i_1__19_n_0
    SLICE_X83Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.308     6.511    scaler_gen[4].SCALER/clk_out1
    SLICE_X83Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[4]/C
                         clock pessimism              0.405     6.916    
                         clock uncertainty           -0.107     6.809    
    SLICE_X83Y125        FDRE (Setup_fdre_C_D)        0.032     6.841    scaler_gen[4].SCALER/n_pedge_out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 1.989ns (28.990%)  route 4.872ns (71.010%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 6.511 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          1.054     5.783    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X83Y125        LUT4 (Prop_lut4_I2_O)        0.273     6.056 r  scaler_gen[4].SCALER/n_pedge_out[5]_i_1__19/O
                         net (fo=1, routed)           0.000     6.056    scaler_gen[4].SCALER/n_pedge_out[5]_i_1__19_n_0
    SLICE_X83Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.308     6.511    scaler_gen[4].SCALER/clk_out1
    SLICE_X83Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[5]/C
                         clock pessimism              0.405     6.916    
                         clock uncertainty           -0.107     6.809    
    SLICE_X83Y125        FDRE (Setup_fdre_C_D)        0.069     6.878    scaler_gen[4].SCALER/n_pedge_out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.966ns (29.314%)  route 4.741ns (70.686%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          0.923     5.652    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X67Y125        LUT4 (Prop_lut4_I2_O)        0.250     5.902 r  scaler_gen[4].SCALER/n_pedge_out[13]_i_1__19/O
                         net (fo=1, routed)           0.000     5.902    scaler_gen[4].SCALER/n_pedge_out[13]_i_1__19_n_0
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.222     6.425    scaler_gen[4].SCALER/clk_out1
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[13]/C
                         clock pessimism              0.405     6.830    
                         clock uncertainty           -0.107     6.723    
    SLICE_X67Y125        FDRE (Setup_fdre_C_D)        0.032     6.755    scaler_gen[4].SCALER/n_pedge_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.966ns (29.319%)  route 4.740ns (70.681%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          0.922     5.651    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X67Y125        LUT4 (Prop_lut4_I2_O)        0.250     5.901 r  scaler_gen[4].SCALER/n_pedge_out[8]_i_1__19/O
                         net (fo=1, routed)           0.000     5.901    scaler_gen[4].SCALER/n_pedge_out[8]_i_1__19_n_0
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.222     6.425    scaler_gen[4].SCALER/clk_out1
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[8]/C
                         clock pessimism              0.405     6.830    
                         clock uncertainty           -0.107     6.723    
    SLICE_X67Y125        FDRE (Setup_fdre_C_D)        0.033     6.756    scaler_gen[4].SCALER/n_pedge_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.966ns (29.379%)  route 4.726ns (70.621%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          0.908     5.637    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X67Y125        LUT4 (Prop_lut4_I2_O)        0.250     5.887 r  scaler_gen[4].SCALER/n_pedge_out[10]_i_1__19/O
                         net (fo=1, routed)           0.000     5.887    scaler_gen[4].SCALER/n_pedge_out[10]_i_1__19_n_0
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.222     6.425    scaler_gen[4].SCALER/clk_out1
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[10]/C
                         clock pessimism              0.405     6.830    
                         clock uncertainty           -0.107     6.723    
    SLICE_X67Y125        FDRE (Setup_fdre_C_D)        0.032     6.755    scaler_gen[4].SCALER/n_pedge_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 1.987ns (29.600%)  route 4.726ns (70.400%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          0.908     5.637    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X67Y125        LUT4 (Prop_lut4_I2_O)        0.271     5.908 r  scaler_gen[4].SCALER/n_pedge_out[11]_i_1__19/O
                         net (fo=1, routed)           0.000     5.908    scaler_gen[4].SCALER/n_pedge_out[11]_i_1__19_n_0
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.222     6.425    scaler_gen[4].SCALER/clk_out1
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[11]/C
                         clock pessimism              0.405     6.830    
                         clock uncertainty           -0.107     6.723    
    SLICE_X67Y125        FDRE (Setup_fdre_C_D)        0.069     6.792    scaler_gen[4].SCALER/n_pedge_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.971ns (29.367%)  route 4.741ns (70.633%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           3.810     3.438    scaler_gen[4].SCALER/last_pedge_sum[2]
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.105     3.543 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19/O
                         net (fo=1, routed)           0.000     3.543    scaler_gen[4].SCALER/n_pedge_out[3]_i_3__19_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     3.859 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19/CO[3]
                         net (fo=1, routed)           0.008     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__19_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.967 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     3.967    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__19_n_0
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.067 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.067    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__19_n_0
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.167 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.167    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__19_n_0
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.267 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.267    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__19_n_0
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.367 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.367    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__19_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.467 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000     4.467    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__19_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.729 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__19/O[3]
                         net (fo=33, routed)          0.923     5.652    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X67Y125        LUT4 (Prop_lut4_I2_O)        0.255     5.907 r  scaler_gen[4].SCALER/n_pedge_out[7]_i_1__19/O
                         net (fo=1, routed)           0.000     5.907    scaler_gen[4].SCALER/n_pedge_out[7]_i_1__19_n_0
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.222     6.425    scaler_gen[4].SCALER/clk_out1
    SLICE_X67Y125        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[7]/C
                         clock pessimism              0.405     6.830    
                         clock uncertainty           -0.107     6.723    
    SLICE_X67Y125        FDRE (Setup_fdre_C_D)        0.069     6.792    scaler_gen[4].SCALER/n_pedge_out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  0.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.126%)  route 0.245ns (59.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.567    -0.623    waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X8Y83          FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/Q
                         net (fo=1, routed)           0.245    -0.215    waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X0Y17         RAMB36E1                                     r  waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.879    -0.813    waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    -0.566    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.270    waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.126%)  route 0.245ns (59.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.567    -0.623    waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X8Y83          FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[7]/Q
                         net (fo=1, routed)           0.245    -0.215    waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y17         RAMB36E1                                     r  waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.879    -0.813    waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    -0.566    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.270    waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.265ns (61.784%)  route 0.164ns (38.216%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.561    -0.629    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X48Y53         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[9]/Q
                         net (fo=2, routed)           0.164    -0.324    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_conf[9]
    SLICE_X47Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.200 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.200    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max0[10]
    SLICE_X47Y53         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.834    -0.859    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X47Y53         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]/C
                         clock pessimism              0.497    -0.361    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.105    -0.256    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.631    -0.559    waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y19          FDRE                                         r  waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.292    waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.946    -0.746    waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.503    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.155    -0.348    waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.631    -0.559    waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y19          FDRE                                         r  waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[41]/Q
                         net (fo=1, routed)           0.103    -0.292    waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[41]
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.946    -0.746    waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.503    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155    -0.348    waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.660    -0.530    waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X76Y9          FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[21]/Q
                         net (fo=1, routed)           0.103    -0.263    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB36_X2Y1          RAMB36E1                                     r  waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.975    -0.717    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y1          RAMB36E1                                     r  waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.474    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155    -0.319    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.660    -0.530    waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X76Y9          FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[23]/Q
                         net (fo=1, routed)           0.103    -0.263    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB36_X2Y1          RAMB36E1                                     r  waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.975    -0.717    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y1          RAMB36E1                                     r  waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.474    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.155    -0.319    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.748%)  route 0.119ns (23.252%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.561    -0.629    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X39Y148        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]/Q
                         net (fo=2, routed)           0.119    -0.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]
    SLICE_X39Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.210 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.210    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.171 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.170    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.116 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.116    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]_i_1_n_7
    SLICE_X39Y150        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.918    -0.774    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X39Y150        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                         clock pessimism              0.497    -0.277    
    SLICE_X39Y150        FDRE (Hold_fdre_C_D)         0.105    -0.172    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.126%)  route 0.245ns (59.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.570    -0.620    waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X8Y88          FDRE                                         r  waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/Q
                         net (fo=1, routed)           0.245    -0.212    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X0Y18         RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.881    -0.811    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    -0.564    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.268    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.626    -0.564    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/Q
                         net (fo=1, routed)           0.103    -0.296    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       0.941    -0.751    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.508    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.353    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y1      waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y1      waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y2      waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y2      waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y4      waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y4      waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y3      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y3      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y38     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y55     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y55     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y65      waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y19   IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.000       0.529      OLOGIC_X1Y78     PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.822ns (20.116%)  route 3.264ns (79.884%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          0.381     1.294    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.128     1.422 r  PULSER_0/out_bits[3]_inv_i_1/O
                         net (fo=1, routed)           1.554     2.976    PULSER_0/out_bits[3]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)       -0.175     6.586    PULSER_0/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.694ns (17.227%)  route 3.335ns (82.773%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 r  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 r  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.006     2.919    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y78         FDRE                                         r  PULSER_0/out_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X84Y78         FDRE                                         r  PULSER_0/out_bits_reg[7]/C
                         clock pessimism              0.401     6.873    
                         clock uncertainty           -0.121     6.752    
    SLICE_X84Y78         FDRE (Setup_fdre_C_D)       -0.015     6.737    PULSER_0/out_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.799ns (20.294%)  route 3.138ns (79.706%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.810     2.722    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y88         LUT5 (Prop_lut5_I4_O)        0.105     2.827 r  PULSER_0/out_bits[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.827    PULSER_0/out_bits[0]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)        0.072     6.833    PULSER_0/out_bits_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          6.833    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.799ns (20.340%)  route 3.129ns (79.660%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.801     2.713    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  PULSER_0/out_bits[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.818    PULSER_0/out_bits[1]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)        0.076     6.837    PULSER_0/out_bits_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.812ns (20.556%)  route 3.138ns (79.444%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.810     2.722    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y88         LUT5 (Prop_lut5_I2_O)        0.118     2.840 r  PULSER_0/out_bits[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.840    PULSER_0/out_bits[2]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)        0.106     6.867    PULSER_0/out_bits_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[5]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.812ns (20.603%)  route 3.129ns (79.397%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.801     2.713    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y88         LUT4 (Prop_lut4_I3_O)        0.118     2.831 r  PULSER_0/out_bits[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.831    PULSER_0/out_bits[5]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)        0.106     6.867    PULSER_0/out_bits_reg[5]_inv
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[4]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.799ns (22.212%)  route 2.798ns (77.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.470     2.382    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y88         LUT5 (Prop_lut5_I4_O)        0.105     2.487 r  PULSER_0/out_bits[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.487    PULSER_0/out_bits[4]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)        0.074     6.835    PULSER_0/out_bits_reg[4]_inv
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[6]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.800ns (22.234%)  route 2.798ns (77.766%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.521    -0.209    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.105    -0.104 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.454     0.350    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.455 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.353     0.808    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.105     0.913 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.470     2.382    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y88         LUT5 (Prop_lut5_I4_O)        0.106     2.488 r  PULSER_0/out_bits[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.488    PULSER_0/out_bits[6]_inv_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.338     6.481    PULSER_0/clk_out3
    SLICE_X84Y88         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/C
                         clock pessimism              0.401     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y88         FDSE (Setup_fdse_C_D)        0.106     6.867    PULSER_0/out_bits_reg[6]_inv
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.458ns (42.433%)  route 1.978ns (57.567%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 6.378 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y100        FDRE                                         r  PULSER_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[3]/Q
                         net (fo=4, routed)           1.194     0.463    PULSER_0/cnt_reg_n_0_[3]
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.105     0.568 r  PULSER_0/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.568    PULSER_0/cnt0_carry_i_3_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.025 r  PULSER_0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    PULSER_0/cnt0_carry_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.285 r  PULSER_0/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.784     2.069    PULSER_0/PEDGE_TRIG/cnt0[7]
    SLICE_X50Y101        LUT6 (Prop_lut6_I2_O)        0.257     2.326 r  PULSER_0/PEDGE_TRIG/cnt[9]_i_1__28/O
                         net (fo=1, routed)           0.000     2.326    PULSER_0/cnt[9]
    SLICE_X50Y101        FDRE                                         r  PULSER_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.235     6.378    PULSER_0/clk_out3
    SLICE_X50Y101        FDRE                                         r  PULSER_0/cnt_reg[9]/C
                         clock pessimism              0.484     6.862    
                         clock uncertainty           -0.121     6.741    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.072     6.813    PULSER_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.652ns (49.155%)  route 1.709ns (50.845%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 6.378 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y100        FDRE                                         r  PULSER_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379    -0.731 f  PULSER_0/cnt_reg[3]/Q
                         net (fo=4, routed)           1.194     0.463    PULSER_0/cnt_reg_n_0_[3]
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.105     0.568 r  PULSER_0/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.568    PULSER_0/cnt0_carry_i_3_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.025 r  PULSER_0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    PULSER_0/cnt0_carry_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.123 r  PULSER_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSER_0/cnt0_carry__0_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.221 r  PULSER_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.221    PULSER_0/cnt0_carry__1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.486 r  PULSER_0/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.515     2.001    PULSER_0/PEDGE_TRIG/cnt0[13]
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.250     2.251 r  PULSER_0/PEDGE_TRIG/cnt[15]_i_1__28/O
                         net (fo=1, routed)           0.000     2.251    PULSER_0/cnt[15]
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.235     6.378    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[15]/C
                         clock pessimism              0.484     6.862    
                         clock uncertainty           -0.121     6.741    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)        0.032     6.773    PULSER_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                  4.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.562    -0.659    PULSER_0/trig_sync/clk_out3
    SLICE_X15Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  PULSER_0/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.463    PULSER_0/trig_sync/ff[0]
    SLICE_X15Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.831    -0.897    PULSER_0/trig_sync/clk_out3
    SLICE_X15Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
                         clock pessimism              0.238    -0.659    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.075    -0.584    PULSER_0/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.757%)  route 0.167ns (47.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.556    -0.665    PULSER_0/clk_out3
    SLICE_X51Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.167    -0.357    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  PULSER_0/PEDGE_TRIG/cnt[9]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.312    PULSER_0/cnt[9]
    SLICE_X50Y101        FDRE                                         r  PULSER_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.826    -0.903    PULSER_0/clk_out3
    SLICE_X50Y101        FDRE                                         r  PULSER_0/cnt_reg[9]/C
                         clock pessimism              0.251    -0.652    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.120    -0.532    PULSER_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.062%)  route 0.227ns (54.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.556    -0.665    PULSER_0/clk_out3
    SLICE_X51Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.227    -0.297    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X50Y102        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  PULSER_0/PEDGE_TRIG/cnt[13]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.252    PULSER_0/cnt[13]
    SLICE_X50Y102        FDRE                                         r  PULSER_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.826    -0.903    PULSER_0/clk_out3
    SLICE_X50Y102        FDRE                                         r  PULSER_0/cnt_reg[13]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.121    -0.528    PULSER_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.870%)  route 0.229ns (55.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.556    -0.665    PULSER_0/clk_out3
    SLICE_X51Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.229    -0.295    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X50Y102        LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  PULSER_0/PEDGE_TRIG/cnt[10]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.250    PULSER_0/cnt[10]
    SLICE_X50Y102        FDRE                                         r  PULSER_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.826    -0.903    PULSER_0/clk_out3
    SLICE_X50Y102        FDRE                                         r  PULSER_0/cnt_reg[10]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.120    -0.529    PULSER_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.441%)  route 0.233ns (55.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.556    -0.665    PULSER_0/clk_out3
    SLICE_X51Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.233    -0.291    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X50Y102        LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  PULSER_0/PEDGE_TRIG/cnt[11]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.246    PULSER_0/cnt[11]
    SLICE_X50Y102        FDRE                                         r  PULSER_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.826    -0.903    PULSER_0/clk_out3
    SLICE_X50Y102        FDRE                                         r  PULSER_0/cnt_reg[11]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.121    -0.528    PULSER_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.748%)  route 0.204ns (52.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.556    -0.665    PULSER_0/clk_out3
    SLICE_X51Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.204    -0.320    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  PULSER_0/PEDGE_TRIG/cnt[5]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.275    PULSER_0/cnt[5]
    SLICE_X49Y100        FDRE                                         r  PULSER_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.826    -0.903    PULSER_0/clk_out3
    SLICE_X49Y100        FDRE                                         r  PULSER_0/cnt_reg[5]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092    -0.557    PULSER_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 PULSER_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.284%)  route 0.191ns (50.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.557    -0.664    PULSER_0/clk_out3
    SLICE_X52Y100        FDRE                                         r  PULSER_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  PULSER_0/cnt_reg[1]/Q
                         net (fo=8, routed)           0.191    -0.331    PULSER_0/PEDGE_TRIG/Q[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.286 r  PULSER_0/PEDGE_TRIG/cnt[1]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.286    PULSER_0/cnt[1]
    SLICE_X52Y100        FDRE                                         r  PULSER_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.827    -0.901    PULSER_0/clk_out3
    SLICE_X52Y100        FDRE                                         r  PULSER_0/cnt_reg[1]/C
                         clock pessimism              0.237    -0.664    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.091    -0.573    PULSER_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.661    -0.559    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.382 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.242    -0.141    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_0[6]
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.933    -0.796    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.271    -0.525    
    SLICE_X85Y30         FDRE (Hold_fdre_C_D)         0.076    -0.449    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.556    -0.665    PULSER_0/clk_out3
    SLICE_X51Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.231    -0.293    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  PULSER_0/PEDGE_TRIG/cnt[7]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.248    PULSER_0/cnt[7]
    SLICE_X49Y101        FDRE                                         r  PULSER_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.826    -0.903    PULSER_0/clk_out3
    SLICE_X49Y101        FDRE                                         r  PULSER_0/cnt_reg[7]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.092    -0.557    PULSER_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.664    -0.556    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177    -0.379 r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.242    -0.138    adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_0[2]
    SLICE_X85Y16         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.936    -0.793    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y16         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                         clock pessimism              0.271    -0.522    
    SLICE_X85Y16         FDRE (Hold_fdre_C_D)         0.072    -0.450    adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         8.000       6.529      OLOGIC_X1Y78     PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y21   IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y22   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.433ns (15.504%)  route 2.360ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 6.532 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.586    -0.870    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y18         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDRE (Prop_fdre_C_Q)         0.433    -0.437 r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.360     1.923    adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X83Y71         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.329     6.532    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y71         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.663    
                         clock uncertainty           -0.646     6.017    
    SLICE_X83Y71         FDRE (Setup_fdre_C_D)       -0.059     5.958    adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.433ns (14.624%)  route 2.528ns (85.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 6.680 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.584    -0.872    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y20         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDRE (Prop_fdre_C_Q)         0.433    -0.439 r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.528     2.089    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y41         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.477     6.680    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y41         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.811    
                         clock uncertainty           -0.646     6.165    
    SLICE_X84Y41         FDRE (Setup_fdre_C_D)       -0.012     6.153    adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.153    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.379ns (13.951%)  route 2.338ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.512 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.588    -0.868    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y16         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y16         FDRE (Prop_fdre_C_Q)         0.379    -0.489 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.338     1.848    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X69Y75         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.309     6.512    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X69Y75         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.643    
                         clock uncertainty           -0.646     5.997    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)       -0.059     5.938    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.379ns (13.335%)  route 2.463ns (86.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.587    -0.869    adc_discr_iface_gen[8].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y32         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y32         FDRE (Prop_fdre_C_Q)         0.379    -0.490 r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           2.463     1.973    adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X84Y47         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.478     6.681    adc_discr_iface_gen[8].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y47         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X84Y47         FDRE (Setup_fdre_C_D)       -0.015     6.151    adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.379ns (14.379%)  route 2.257ns (85.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.512 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.586    -0.870    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X81Y16         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDRE (Prop_fdre_C_Q)         0.379    -0.491 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.257     1.766    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X69Y75         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.309     6.512    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X69Y75         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.643    
                         clock uncertainty           -0.646     5.997    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)       -0.042     5.955    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.379ns (13.476%)  route 2.433ns (86.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.584    -0.872    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.433     1.940    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.468     6.671    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.802    
                         clock uncertainty           -0.646     6.156    
    SLICE_X84Y29         FDRE (Setup_fdre_C_D)       -0.012     6.144    adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.379ns (14.310%)  route 2.270ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 6.536 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.591    -0.865    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out3
    SLICE_X81Y11         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_fdre_C_Q)         0.379    -0.486 r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.270     1.783    adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X81Y65         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.333     6.536    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out1
    SLICE_X81Y65         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.667    
                         clock uncertainty           -0.646     6.021    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)       -0.032     5.989    adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          5.989    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.379ns (13.786%)  route 2.370ns (86.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.588    -0.868    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y16         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y16         FDRE (Prop_fdre_C_Q)         0.379    -0.489 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.370     1.881    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X82Y42         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.478     6.681    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y42         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)       -0.047     6.119    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.433ns (15.688%)  route 2.327ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 6.679 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.592    -0.864    adc_discr_iface_gen[22].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y13         FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDRE (Prop_fdre_C_Q)         0.433    -0.431 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.327     1.896    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.476     6.679    adc_discr_iface_gen[22].ADC_DISCR_CHAN/clk_out1
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.810    
                         clock uncertainty           -0.646     6.164    
    SLICE_X80Y42         FDRE (Setup_fdre_C_D)       -0.012     6.152    adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.152    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.379ns (14.574%)  route 2.221ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 6.544 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.596    -0.860    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y6          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y6          FDRE (Prop_fdre_C_Q)         0.379    -0.481 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.221     1.740    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1[6]
    SLICE_X82Y54         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.341     6.544    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y54         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.675    
                         clock uncertainty           -0.646     6.029    
    SLICE_X82Y54         FDRE (Setup_fdre_C_D)       -0.032     5.997    adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  4.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.304ns (22.447%)  route 1.050ns (77.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.466    -1.391    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y22         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.304    -1.087 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.050    -0.037    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y42         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.596    -0.796    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y42         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -0.927    
                         clock uncertainty            0.646    -0.281    
    SLICE_X84Y42         FDRE (Hold_fdre_C_D)         0.191    -0.090    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.347ns (26.085%)  route 0.983ns (73.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.464    -1.393    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y26         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y26         FDRE (Prop_fdre_C_Q)         0.347    -1.046 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           0.983    -0.063    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.597    -0.795    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out1
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -0.926    
                         clock uncertainty            0.646    -0.280    
    SLICE_X85Y46         FDRE (Hold_fdre_C_D)         0.148    -0.132    adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.347ns (25.946%)  route 0.990ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474    -1.383    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y13         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDRE (Prop_fdre_C_Q)         0.347    -1.036 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           0.990    -0.046    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X82Y31         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.586    -0.806    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y31         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism             -0.131    -0.937    
                         clock uncertainty            0.646    -0.291    
    SLICE_X82Y31         FDRE (Hold_fdre_C_D)         0.162    -0.129    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.304ns (21.634%)  route 1.101ns (78.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.468    -1.389    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y20         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y20         FDRE (Prop_fdre_C_Q)         0.304    -1.085 r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.101     0.016    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X84Y41         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.595    -0.797    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y41         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism             -0.131    -0.928    
                         clock uncertainty            0.646    -0.282    
    SLICE_X84Y41         FDRE (Hold_fdre_C_D)         0.201    -0.081    adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.347ns (24.840%)  route 1.050ns (75.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.475    -1.382    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y11         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y11         FDRE (Prop_fdre_C_Q)         0.347    -1.035 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.050     0.015    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X76Y44         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.589    -0.803    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out1
    SLICE_X76Y44         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -0.934    
                         clock uncertainty            0.646    -0.288    
    SLICE_X76Y44         FDRE (Hold_fdre_C_D)         0.201    -0.087    adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.347ns (26.966%)  route 0.940ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.466    -1.391    adc_discr_iface_gen[10].ADC_DISCR_CHAN/CLK
    SLICE_X84Y28         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.347    -1.044 r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           0.940    -0.104    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X80Y50         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.451    -0.941    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out1
    SLICE_X80Y50         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -1.072    
                         clock uncertainty            0.646    -0.426    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.201    -0.225    adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.304ns (21.074%)  route 1.139ns (78.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.475    -1.382    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y11         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y11         FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.139     0.060    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.594    -0.798    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out1
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism             -0.131    -0.929    
                         clock uncertainty            0.646    -0.283    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.201    -0.082    adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.304ns (20.780%)  route 1.159ns (79.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.466    -1.391    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y22         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.304    -1.087 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.159     0.072    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X84Y46         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.597    -0.795    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y46         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -0.926    
                         clock uncertainty            0.646    -0.280    
    SLICE_X84Y46         FDRE (Hold_fdre_C_D)         0.204    -0.076    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.347ns (24.032%)  route 1.097ns (75.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.471    -1.386    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out3
    SLICE_X80Y35         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.347    -1.039 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.097     0.058    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X80Y34         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.587    -0.805    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out1
    SLICE_X80Y34         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -0.936    
                         clock uncertainty            0.646    -0.290    
    SLICE_X80Y34         FDRE (Hold_fdre_C_D)         0.195    -0.095    adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.304ns (20.682%)  route 1.166ns (79.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.466    -1.391    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y22         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.304    -1.087 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.166     0.079    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y46         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.597    -0.795    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y46         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism             -0.131    -0.926    
                         clock uncertainty            0.646    -0.280    
    SLICE_X84Y46         FDRE (Hold_fdre_C_D)         0.204    -0.076    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.379ns (8.612%)  route 4.022ns (91.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.366    -1.026    XDOM_0/clk_out1
    SLICE_X55Y96         FDRE                                         r  XDOM_0/discr_io_reset_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.647 r  XDOM_0/discr_io_reset_reg[19]/Q
                         net (fo=2, routed)           4.022     3.375    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478     6.621    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.752    
                         clock uncertainty           -0.646     6.106    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.600    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.433ns (9.919%)  route 3.932ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.366    -1.026    XDOM_0/clk_out1
    SLICE_X54Y96         FDRE                                         r  XDOM_0/discr_io_reset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.433    -0.593 r  XDOM_0/discr_io_reset_reg[23]/Q
                         net (fo=2, routed)           3.932     3.339    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.379ns (8.857%)  route 3.900ns (91.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.366    -1.026    XDOM_0/clk_out1
    SLICE_X55Y96         FDRE                                         r  XDOM_0/discr_io_reset_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.647 r  XDOM_0/discr_io_reset_reg[18]/Q
                         net (fo=2, routed)           3.900     3.253    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.379ns (9.145%)  route 3.765ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 6.617 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.357    -1.035    XDOM_0/clk_out1
    SLICE_X44Y101        FDRE                                         r  XDOM_0/discr_io_reset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.656 r  XDOM_0/discr_io_reset_reg[14]/Q
                         net (fo=2, routed)           3.765     3.110    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474     6.617    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.748    
                         clock uncertainty           -0.646     6.102    
    ILOGIC_X1Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.596    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.379ns (9.213%)  route 3.735ns (90.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.614 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.357    -1.035    XDOM_0/clk_out1
    SLICE_X44Y101        FDRE                                         r  XDOM_0/discr_io_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.656 r  XDOM_0/discr_io_reset_reg[15]/Q
                         net (fo=2, routed)           3.735     3.079    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.471     6.614    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.745    
                         clock uncertainty           -0.646     6.099    
    ILOGIC_X1Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.593    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.433ns (10.576%)  route 3.661ns (89.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.366    -1.026    XDOM_0/clk_out1
    SLICE_X54Y96         FDRE                                         r  XDOM_0/discr_io_reset_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.433    -0.593 r  XDOM_0/discr_io_reset_reg[22]/Q
                         net (fo=2, routed)           3.661     3.068    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.379ns (9.287%)  route 3.702ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 6.612 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.357    -1.035    XDOM_0/clk_out1
    SLICE_X44Y101        FDRE                                         r  XDOM_0/discr_io_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.656 r  XDOM_0/discr_io_reset_reg[13]/Q
                         net (fo=2, routed)           3.702     3.046    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469     6.612    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.743    
                         clock uncertainty           -0.646     6.097    
    ILOGIC_X1Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.591    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.379ns (9.453%)  route 3.631ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 6.610 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.357    -1.035    XDOM_0/clk_out1
    SLICE_X44Y101        FDRE                                         r  XDOM_0/discr_io_reset_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.656 r  XDOM_0/discr_io_reset_reg[12]/Q
                         net (fo=2, routed)           3.631     2.975    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.467     6.610    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.741    
                         clock uncertainty           -0.646     6.095    
    ILOGIC_X1Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.589    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.433ns (10.803%)  route 3.575ns (89.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.366    -1.026    XDOM_0/clk_out1
    SLICE_X54Y96         FDRE                                         r  XDOM_0/discr_io_reset_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.433    -0.593 r  XDOM_0/discr_io_reset_reg[21]/Q
                         net (fo=2, routed)           3.575     2.982    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.477     6.620    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.751    
                         clock uncertainty           -0.646     6.105    
    ILOGIC_X1Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.599    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.599    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.433ns (10.940%)  route 3.525ns (89.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.366    -1.026    XDOM_0/clk_out1
    SLICE_X54Y96         FDRE                                         r  XDOM_0/discr_io_reset_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.433    -0.593 r  XDOM_0/discr_io_reset_reg[20]/Q
                         net (fo=2, routed)           3.525     2.932    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.476     6.619    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.750    
                         clock uncertainty           -0.646     6.104    
    ILOGIC_X1Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.598    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  2.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.431ns (33.096%)  route 0.871ns (66.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.110ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.248    -1.549    XDOM_0/clk_out1
    SLICE_X38Y103        FDRE                                         r  XDOM_0/pulser_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.347    -1.202 r  XDOM_0/pulser_width_reg[15]/Q
                         net (fo=2, routed)           0.871    -0.331    PULSER_0/PEDGE_TRIG/cnt_reg[15][15]
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.084    -0.247 r  PULSER_0/PEDGE_TRIG/cnt[15]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.247    PULSER_0/cnt[15]
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[15]/C
                         clock pessimism             -0.131    -1.241    
                         clock uncertainty            0.646    -0.595    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.222    -0.373    PULSER_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.304ns (21.264%)  route 1.126ns (78.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X45Y44         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[2]/Q
                         net (fo=1, routed)           1.126     0.035    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.431ns (28.478%)  route 1.082ns (71.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.110ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.248    -1.549    XDOM_0/clk_out1
    SLICE_X38Y103        FDRE                                         r  XDOM_0/pulser_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.347    -1.202 r  XDOM_0/pulser_width_reg[14]/Q
                         net (fo=2, routed)           1.082    -0.120    PULSER_0/PEDGE_TRIG/cnt_reg[15][14]
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.084    -0.036 r  PULSER_0/PEDGE_TRIG/cnt[14]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.036    PULSER_0/cnt[14]
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y102        FDRE                                         r  PULSER_0/cnt_reg[14]/C
                         clock pessimism             -0.131    -1.241    
                         clock uncertainty            0.646    -0.595    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.222    -0.373    PULSER_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.347ns (22.302%)  route 1.209ns (77.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.399    -1.398    XDOM_0/clk_out1
    SLICE_X46Y40         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.347    -1.051 r  XDOM_0/discr_bitslip_1_reg[4]/Q
                         net (fo=1, routed)           1.209     0.158    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y40         ISERDESE2                                    r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y40         ISERDESE2                                    r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    ILOGIC_X1Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.197    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.304ns (19.600%)  route 1.247ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -1.401ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.396    -1.401    XDOM_0/clk_out1
    SLICE_X44Y34         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.304    -1.097 r  XDOM_0/discr_bitslip_1_reg[6]/Q
                         net (fo=1, routed)           1.247     0.150    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.587    -0.869    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -1.000    
                         clock uncertainty            0.646    -0.354    
    ILOGIC_X1Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.207    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.347ns (22.263%)  route 1.212ns (77.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X42Y46         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.347    -1.048 r  XDOM_0/discr_bitslip_1_reg[1]/Q
                         net (fo=1, routed)           1.212     0.164    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.304ns (19.385%)  route 1.264ns (80.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.400    -1.397    XDOM_0/clk_out1
    SLICE_X43Y39         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.304    -1.093 r  XDOM_0/discr_bitslip_1_reg[9]/Q
                         net (fo=1, routed)           1.264     0.171    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y36         ISERDESE2                                    r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.594    -0.862    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y36         ISERDESE2                                    r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.993    
                         clock uncertainty            0.646    -0.347    
    ILOGIC_X1Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.200    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.304ns (18.898%)  route 1.305ns (81.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X43Y43         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[7]/Q
                         net (fo=1, routed)           1.305     0.214    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.598    -0.858    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.989    
                         clock uncertainty            0.646    -0.343    
    ILOGIC_X1Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.196    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.304ns (18.849%)  route 1.309ns (81.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.399    -1.398    XDOM_0/clk_out1
    SLICE_X43Y38         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.304    -1.094 r  XDOM_0/discr_bitslip_1_reg[5]/Q
                         net (fo=1, routed)           1.309     0.215    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y38         ISERDESE2                                    r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.595    -0.861    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y38         ISERDESE2                                    r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.992    
                         clock uncertainty            0.646    -0.346    
    ILOGIC_X1Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.199    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.388ns (24.378%)  route 1.204ns (75.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.110ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=24472, routed)       1.248    -1.549    XDOM_0/clk_out1
    SLICE_X41Y100        FDRE                                         r  XDOM_0/pulser_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  XDOM_0/pulser_width_reg[3]/Q
                         net (fo=2, routed)           1.204    -0.041    PULSER_0/PEDGE_TRIG/cnt_reg[15][3]
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.084     0.043 r  PULSER_0/PEDGE_TRIG/cnt[3]_i_1__52/O
                         net (fo=1, routed)           0.000     0.043    PULSER_0/cnt[3]
    SLICE_X49Y100        FDRE                                         r  PULSER_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.346    -1.110    PULSER_0/clk_out3
    SLICE_X49Y100        FDRE                                         r  PULSER_0/cnt_reg[3]/C
                         clock pessimism             -0.131    -1.241    
                         clock uncertainty            0.646    -0.595    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.222    -0.373    PULSER_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.416    





