Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jan 21 05:13:36 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree         2           
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2871)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2782)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2871)
---------------------------------------------------
 There are 2871 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.551        0.000                      0                15708        0.034        0.000                      0                15708       11.250        0.000                       0                  6386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.551        0.000                      0                15035        0.034        0.000                      0                15035       11.250        0.000                       0                  6386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.881        0.000                      0                  673        0.416        0.000                      0                  673  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.983ns  (logic 0.375ns (6.268%)  route 5.608ns (93.732%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 27.647 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        2.318    16.112    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X42Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.236 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           1.203    17.438    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.150    17.588 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           0.895    18.483    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias
    SLICE_X42Y79         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.468    27.647    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    27.647    
                         clock uncertainty           -0.377    27.270    
    SLICE_X42Y79         FDRE (Setup_fdre_C_D)       -0.236    27.034    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         27.034    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 1.885ns (12.341%)  route 13.390ns (87.659%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 27.827 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.427    15.860    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X72Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.894    16.877    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X69Y21         LUT3 (Prop_lut3_I1_O)        0.117    16.994 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           1.289    18.284    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.648    27.827    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.230    28.056    
                         clock uncertainty           -0.377    27.680    
    RAMB18_X4Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    26.906    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.266ns  (logic 1.921ns (12.583%)  route 13.345ns (87.417%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 27.827 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.427    15.860    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X72Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.868    16.851    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X70Y21         LUT3 (Prop_lut3_I1_O)        0.153    17.004 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           1.271    18.275    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.648    27.827    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.230    28.056    
                         clock uncertainty           -0.377    27.680    
    RAMB18_X4Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    26.911    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 1.892ns (12.094%)  route 13.753ns (87.906%))
  Logic Levels:           10  (LUT1=1 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.819    16.251    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X86Y18         LUT5 (Prop_lut5_I0_O)        0.124    16.375 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.831    17.206    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X84Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.330 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.324    18.654    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_739
    SLICE_X88Y30         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.552    27.732    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X88Y30         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]/C
                         clock pessimism              0.230    27.961    
                         clock uncertainty           -0.377    27.584    
    SLICE_X88Y30         FDRE (Setup_fdre_C_CE)      -0.205    27.379    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]
  -------------------------------------------------------------------
                         required time                         27.379    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 1.892ns (12.094%)  route 13.753ns (87.906%))
  Logic Levels:           10  (LUT1=1 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.819    16.251    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X86Y18         LUT5 (Prop_lut5_I0_O)        0.124    16.375 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.831    17.206    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X84Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.330 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.324    18.654    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_739
    SLICE_X88Y30         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.552    27.732    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X88Y30         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]/C
                         clock pessimism              0.230    27.961    
                         clock uncertainty           -0.377    27.584    
    SLICE_X88Y30         FDRE (Setup_fdre_C_CE)      -0.205    27.379    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]
  -------------------------------------------------------------------
                         required time                         27.379    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 1.892ns (12.408%)  route 13.356ns (87.592%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 27.827 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.427    15.860    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X72Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.894    16.877    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X69Y21         LUT3 (Prop_lut3_I1_O)        0.124    17.001 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, routed)           1.256    18.257    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.648    27.827    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.230    28.056    
                         clock uncertainty           -0.377    27.680    
    RAMB18_X4Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    27.114    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         27.114    
                         arrival time                         -18.257    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.241ns  (logic 1.892ns (12.414%)  route 13.349ns (87.586%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 27.827 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.427    15.860    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X72Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.868    16.851    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X70Y21         LUT3 (Prop_lut3_I1_O)        0.124    16.975 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           1.274    18.250    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.648    27.827    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X4Y10         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.230    28.056    
                         clock uncertainty           -0.377    27.680    
    RAMB18_X4Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    27.114    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         27.114    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.011ns  (logic 1.887ns (12.571%)  route 13.124ns (87.429%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 27.827 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 f  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.427    15.860    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X72Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.764    16.747    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X71Y22         LUT3 (Prop_lut3_I1_O)        0.119    16.866 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           1.153    18.020    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X4Y11         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.648    27.827    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X4Y11         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.230    28.056    
                         clock uncertainty           -0.377    27.680    
    RAMB18_X4Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    26.906    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.465ns  (logic 1.892ns (12.234%)  route 13.573ns (87.766%))
  Logic Levels:           10  (LUT1=1 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.819    16.251    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X86Y18         LUT5 (Prop_lut5_I0_O)        0.124    16.375 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.831    17.206    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X84Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.330 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.144    18.474    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_739
    SLICE_X88Y29         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.552    27.732    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X88Y29         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]/C
                         clock pessimism              0.230    27.961    
                         clock uncertainty           -0.377    27.584    
    SLICE_X88Y29         FDRE (Setup_fdre_C_CE)      -0.205    27.379    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]
  -------------------------------------------------------------------
                         required time                         27.379    
                         arrival time                         -18.474    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.465ns  (logic 1.892ns (12.234%)  route 13.573ns (87.766%))
  Logic Levels:           10  (LUT1=1 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.715     3.009    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q
                         net (fo=3, routed)           2.356     5.821    design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]
    SLICE_X67Y72         LUT1 (Prop_lut1_I0_O)        0.118     5.939 r  design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg_n_0_[19]_hold_fix/O
                         net (fo=2, routed)           2.461     8.400    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg_n_0_[19]_hold_fix_1_alias
    SLICE_X70Y27         LUT5 (Prop_lut5_I4_O)        0.326     8.726 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_3/O
                         net (fo=43, routed)          1.075     9.801    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_29
    SLICE_X71Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15/O
                         net (fo=2, routed)           1.443    11.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_15_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.492 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5/O
                         net (fo=9, routed)           1.167    12.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tx_buffer[7]_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.783 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17/O
                         net (fo=1, routed)           0.581    13.364    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_17_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.587    14.075    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.199 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          1.110    15.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X73Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.432 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.819    16.251    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X86Y18         LUT5 (Prop_lut5_I0_O)        0.124    16.375 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.831    17.206    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X84Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.330 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.144    18.474    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_739
    SLICE_X88Y29         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.552    27.732    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X88Y29         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]/C
                         clock pessimism              0.230    27.961    
                         clock uncertainty           -0.377    27.584    
    SLICE_X88Y29         FDRE (Setup_fdre_C_CE)      -0.205    27.379    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]
  -------------------------------------------------------------------
                         required time                         27.379    
                         arrival time                         -18.474    
  -------------------------------------------------------------------
                         slack                                  8.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.595     0.931    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y44         FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.106     1.178    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[21]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.905     1.271    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.144    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/user_sdram_controller/saved_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_sdram_controller/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.184ns (45.273%)  route 0.222ns (54.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.731     1.067    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.112 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.267     1.380    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.406 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         0.550     1.955    design_1_i/caravel_0/inst/mprj/user_sdram_controller/clk
    SLICE_X51Y30         FDRE                                         r  design_1_i/caravel_0/inst/mprj/user_sdram_controller/saved_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     2.096 r  design_1_i/caravel_0/inst/mprj/user_sdram_controller/saved_data_q_reg[11]/Q
                         net (fo=1, routed)           0.222     2.319    design_1_i/caravel_0/inst/mprj/user_sdram_controller/saved_data_q[11]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.043     2.362 r  design_1_i/caravel_0/inst/mprj/user_sdram_controller/data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.362    design_1_i/caravel_0/inst/mprj/user_sdram_controller/data_d[11]
    SLICE_X48Y30         FDRE                                         r  design_1_i/caravel_0/inst/mprj/user_sdram_controller/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.036     1.402    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.458 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.300     1.758    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.787 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         0.819     2.606    design_1_i/caravel_0/inst/mprj/user_sdram_controller/clk
    SLICE_X48Y30         FDRE                                         r  design_1_i/caravel_0/inst/mprj/user_sdram_controller/data_q_reg[11]/C
                         clock pessimism             -0.386     2.220    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.107     2.327    design_1_i/caravel_0/inst/mprj/user_sdram_controller/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.595     0.931    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y44         FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/Q
                         net (fo=1, routed)           0.108     1.179    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[27]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.905     1.271    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     1.144    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.583     0.919    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.277    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y45         RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.852     1.218    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X58Y45         RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X58Y45         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.242    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y3   design_1_i/caravel_0/inst/mprj/user_bram/Bank0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4   design_1_i/caravel_0/inst/mprj/user_bram/Bank0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3   design_1_i/caravel_0/inst/mprj/user_bram/Bank1/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y6   design_1_i/caravel_0/inst/mprj/user_bram/Bank1/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y4   design_1_i/caravel_0/inst/mprj/user_bram/Bank2/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5   design_1_i/caravel_0/inst/mprj/user_bram/Bank2/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4   design_1_i/caravel_0/inst/mprj/user_bram/Bank3/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5   design_1_i/caravel_0/inst/mprj/user_bram/Bank3/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y12  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y12  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X62Y31  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.894ns (21.407%)  route 3.282ns (78.593%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        2.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 17.873 - 12.500 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         0.627     7.126    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X51Y47         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    15.571    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    15.671 f  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    16.299    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    16.390 f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.483    17.873    design_1_i/caravel_0/inst/mprj/user_bram/clk
    SLICE_X51Y47         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    17.988    
                         clock uncertainty           -0.377    17.611    
    SLICE_X51Y47         FDCE (Recov_fdce_C_CLR)     -0.604    17.007    design_1_i/caravel_0/inst/mprj/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         17.007    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             13.351ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.335ns  (logic 1.246ns (9.344%)  route 12.089ns (90.656%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 30.440 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.848    16.285    design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/rst_hold_fix_1_alias
    SLICE_X58Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.550    30.440    design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/clk
    SLICE_X58Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[16]/C
                         clock pessimism              0.115    30.555    
                         clock uncertainty           -0.377    30.178    
    SLICE_X58Y37         FDCE (Recov_fdce_C_CLR)     -0.543    29.635    design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         29.635    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                 13.351    

Slack (MET) :             13.351ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.335ns  (logic 1.246ns (9.344%)  route 12.089ns (90.656%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 30.440 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.848    16.285    design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/rst_hold_fix_1_alias
    SLICE_X58Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.550    30.440    design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/clk
    SLICE_X58Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[18]/C
                         clock pessimism              0.115    30.555    
                         clock uncertainty           -0.377    30.178    
    SLICE_X58Y37         FDCE (Recov_fdce_C_CLR)     -0.543    29.635    design_1_i/caravel_0/inst/mprj/fir_DUT/booth_U/dout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         29.635    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                 13.351    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[17]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[17]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[18]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[18]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[19]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[19]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[20]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[20]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[21]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[21]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[22]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[22]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 1.246ns (9.469%)  route 11.912ns (90.531%))
  Logic Levels:           3  (LUT1=2 LUT4=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 30.442 - 25.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.656     2.950    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           1.215     4.621    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.118     4.739 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_1[0]_hold_fix/O
                         net (fo=2, routed)           1.441     6.179    design_1_i/caravel_0/inst/housekeeping/hkspi/la_out_storage_reg[65]_1[0]_hold_fix_1_alias
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.320     6.499 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         3.586    10.085    design_1_i/caravel_0/inst/housekeeping/hkspi/rst
    SLICE_X22Y29         LUT1 (Prop_lut1_I0_O)        0.352    10.437 f  design_1_i/caravel_0/inst/housekeeping/hkspi/rst_hold_fix/O
                         net (fo=533, routed)         5.671    16.108    design_1_i/caravel_0/inst/mprj/fir_DUT/rst_hold_fix_1_alias
    SLICE_X60Y37         FDCE                                         f  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.892    28.071    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100    28.171 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.627    28.799    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.890 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=914, routed)         1.552    30.442    design_1_i/caravel_0/inst/mprj/fir_DUT/clk
    SLICE_X60Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[23]/C
                         clock pessimism              0.115    30.557    
                         clock uncertainty           -0.377    30.180    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.629    29.551    design_1_i/caravel_0/inst/mprj/fir_DUT/sum_reg[23]
  -------------------------------------------------------------------
                         required time                         29.551    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                 13.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][1]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X32Y16         FDCE (Remov_fdce_C_CLR)     -0.129     2.463    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][2]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X32Y16         FDCE (Remov_fdce_C_CLR)     -0.129     2.463    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][4]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X32Y16         FDCE (Remov_fdce_C_CLR)     -0.129     2.463    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][6]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X32Y16         FDCE (Remov_fdce_C_CLR)     -0.129     2.463    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X33Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X33Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][0]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X33Y16         FDCE (Remov_fdce_C_CLR)     -0.154     2.438    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X33Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X33Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][10]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X33Y16         FDCE (Remov_fdce_C_CLR)     -0.154     2.438    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.210ns (10.577%)  route 1.775ns (89.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.284     2.879    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X33Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.823     2.622    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X33Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][12]/C
                         clock pessimism             -0.030     2.592    
    SLICE_X33Y16         FDCE (Remov_fdce_C_CLR)     -0.154     2.438    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.210ns (10.322%)  route 1.824ns (89.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.333     2.928    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y18         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.821     2.620    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y18         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][3]/C
                         clock pessimism             -0.030     2.590    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.129     2.461    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.210ns (10.322%)  route 1.824ns (89.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.333     2.928    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y18         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.821     2.620    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y18         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][5]/C
                         clock pessimism             -0.030     2.590    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.129     2.461    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.210ns (10.322%)  route 1.824ns (89.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        0.558     0.894    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=3, routed)           0.492     1.549    design_1_i/caravel_0/inst/housekeeping/hkspi/sm_tdata_reg[0][0]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.046     1.595 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=105, routed)         1.333     2.928    design_1_i/caravel_0/inst/mprj/user_bram/rst
    SLICE_X32Y18         FDCE                                         f  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5195, routed)        1.111     1.477    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.533 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1__2/O
                         net (fo=1, routed)           0.237     1.770    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.799 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=280, routed)         0.821     2.620    design_1_i/caravel_0/inst/mprj/user_bram/Sys_clk
    SLICE_X32Y18         FDCE                                         r  design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][7]/C
                         clock pessimism             -0.030     2.590    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.129     2.461    design_1_i/caravel_0/inst/mprj/user_bram/bdi_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.467    





