// Seed: 2292507843
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2
);
  real id_4;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd94,
    parameter id_8 = 32'd49
) (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 _id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri0 _id_8,
    input tri0 id_9
);
  logic [id_3 : id_3  <  id_8] id_11;
  ;
  logic id_12 = id_1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
endmodule
