Protel Design System Design Rule Check
PCB File : C:\Repositorio_Remoto\SleepDream_V2\02 - PCB\PCB1.PcbDoc
Date     : 02/04/2025
Time     : 10:25:37

Processing Rule : Clearance Constraint (Gap=5mil) (WithinRoom('BGA') or WithinRoom('LDO')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad C114-1(1355mil,1250mil) on Top Layer And Pad C114-2(1331.378mil,1250mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C3-2(1096mil,1285.717mil) on Top Layer And Pad L2-2(1096.283mil,1314mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad L1-1(1095.874mil,1342.284mil) on Top Layer And Pad L2-2(1096.283mil,1314mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-1(1584.898mil,1377.5mil) on Top Layer And Pad U100-2(1565.213mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.471mil < 10mil) Between Pad U100-1(1584.898mil,1377.5mil) on Top Layer And Pad U100-32(1613.5mil,1348.898mil) on Top Layer [Top Solder] Mask Sliver [9.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-10(1418.5mil,1329.213mil) on Top Layer And Pad U100-11(1418.5mil,1309.528mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-10(1418.5mil,1329.213mil) on Top Layer And Pad U100-9(1418.5mil,1348.898mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-11(1418.5mil,1309.528mil) on Top Layer And Pad U100-12(1418.5mil,1289.842mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-12(1418.5mil,1289.842mil) on Top Layer And Pad U100-13(1418.5mil,1270.158mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-13(1418.5mil,1270.158mil) on Top Layer And Pad U100-14(1418.5mil,1250.472mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-14(1418.5mil,1250.472mil) on Top Layer And Pad U100-15(1418.5mil,1230.787mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-15(1418.5mil,1230.787mil) on Top Layer And Pad U100-16(1418.5mil,1211.102mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.471mil < 10mil) Between Pad U100-16(1418.5mil,1211.102mil) on Top Layer And Pad U100-17(1447.102mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [9.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-17(1447.102mil,1182.5mil) on Top Layer And Pad U100-18(1466.787mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-18(1466.787mil,1182.5mil) on Top Layer And Pad U100-19(1486.472mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-19(1486.472mil,1182.5mil) on Top Layer And Pad U100-20(1506.158mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-2(1565.213mil,1377.5mil) on Top Layer And Pad U100-3(1545.528mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-20(1506.158mil,1182.5mil) on Top Layer And Pad U100-21(1525.842mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-21(1525.842mil,1182.5mil) on Top Layer And Pad U100-22(1545.528mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-22(1545.528mil,1182.5mil) on Top Layer And Pad U100-23(1565.213mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-23(1565.213mil,1182.5mil) on Top Layer And Pad U100-24(1584.898mil,1182.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.471mil < 10mil) Between Pad U100-24(1584.898mil,1182.5mil) on Top Layer And Pad U100-25(1613.5mil,1211.102mil) on Top Layer [Top Solder] Mask Sliver [9.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-25(1613.5mil,1211.102mil) on Top Layer And Pad U100-26(1613.5mil,1230.787mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-26(1613.5mil,1230.787mil) on Top Layer And Pad U100-27(1613.5mil,1250.472mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-27(1613.5mil,1250.472mil) on Top Layer And Pad U100-28(1613.5mil,1270.158mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-28(1613.5mil,1270.158mil) on Top Layer And Pad U100-29(1613.5mil,1289.842mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-29(1613.5mil,1289.842mil) on Top Layer And Pad U100-30(1613.5mil,1309.528mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-3(1545.528mil,1377.5mil) on Top Layer And Pad U100-4(1525.842mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-30(1613.5mil,1309.528mil) on Top Layer And Pad U100-31(1613.5mil,1329.213mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-31(1613.5mil,1329.213mil) on Top Layer And Pad U100-32(1613.5mil,1348.898mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-4(1525.842mil,1377.5mil) on Top Layer And Pad U100-5(1506.158mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-5(1506.158mil,1377.5mil) on Top Layer And Pad U100-6(1486.472mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-6(1486.472mil,1377.5mil) on Top Layer And Pad U100-7(1466.787mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U100-7(1466.787mil,1377.5mil) on Top Layer And Pad U100-8(1447.102mil,1377.5mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.471mil < 10mil) Between Pad U100-8(1447.102mil,1377.5mil) on Top Layer And Pad U100-9(1418.5mil,1348.898mil) on Top Layer [Top Solder] Mask Sliver [9.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.098mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.952mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.952mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.896mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.896mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.789mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.789mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.646mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [8.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.646mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [8.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.646mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [8.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.646mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [8.646mil]
Rule Violations :43

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1093.221mil,1373.047mil) on Top Overlay And Pad L1-2(1095.874mil,1377.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.614mil < 10mil) Between Arc (1469mil,1057.5mil) on Top Overlay And Pad X101-1(1444.669mil,1057.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.445mil < 10mil) Between Arc (1924.205mil,1412.394mil) on Top Overlay And Pad C400-2(1946.913mil,1377mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Arc (2298.11mil,1347.465mil) on Top Overlay And Pad U200-2(2297.004mil,1324.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.923mil < 10mil) Between Pad AE100-1(1239.89mil,1250mil) on Top Layer And Track (1229.467mil,1238.496mil)(1229.467mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad AE100-1(1239.89mil,1250mil) on Top Layer And Track (1229.467mil,1238.496mil)(1296.517mil,1238.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad AE100-2(1263mil,1250mil) on Top Layer And Track (1229.467mil,1238.496mil)(1296.517mil,1238.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad AE100-3(1286.11mil,1250mil) on Top Layer And Track (1229.467mil,1238.496mil)(1296.517mil,1238.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Pad AE100-3(1286.11mil,1250mil) on Top Layer And Track (1296.517mil,1238.496mil)(1296.517mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad AE100-4(1286.11mil,1270mil) on Top Layer And Track (1229.467mil,1281.475mil)(1296.517mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Pad AE100-4(1286.11mil,1270mil) on Top Layer And Track (1296.517mil,1238.496mil)(1296.517mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad AE100-5(1263mil,1270mil) on Top Layer And Track (1229.467mil,1281.475mil)(1296.517mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.923mil < 10mil) Between Pad AE100-6(1239.89mil,1270mil) on Top Layer And Track (1229.467mil,1238.496mil)(1229.467mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad AE100-6(1239.89mil,1270mil) on Top Layer And Track (1229.467mil,1281.475mil)(1296.517mil,1281.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1577mil,1503.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1616mil,1427.488mil)(1616mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1616mil,1503.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1617mil,1427.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1655mil,1428mil)(1655mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.203mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1655mil,1504mil)(1695mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C100-1(1636mil,1483.205mil) on Top Layer And Track (1656mil,1427.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1577mil,1427.488mil)(1617mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1616mil,1427.488mil)(1616mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1616mil,1427.488mil)(1656mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1617mil,1427.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1655mil,1428mil)(1655mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1655mil,1428mil)(1695mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C100-2(1636mil,1447.772mil) on Top Layer And Track (1656mil,1427.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1539mil,1503.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1577mil,1427.488mil)(1577mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1577mil,1503.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1579mil,1427.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1616mil,1427.488mil)(1616mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1616mil,1503.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C101-1(1597mil,1483.205mil) on Top Layer And Track (1617mil,1427.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1539mil,1427.488mil)(1579mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1577mil,1427.488mil)(1577mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1577mil,1427.488mil)(1617mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1579mil,1427.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1616mil,1427.488mil)(1616mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1616mil,1427.488mil)(1656mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C101-2(1597mil,1447.772mil) on Top Layer And Track (1617mil,1427.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C102-1(1314.284mil,1352mil) on Top Layer And Track (1294mil,1294mil)(1294mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C102-1(1314.284mil,1352mil) on Top Layer And Track (1294mil,1332mil)(1294mil,1372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C102-1(1314.284mil,1352mil) on Top Layer And Track (1294mil,1332mil)(1370mil,1332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C102-1(1314.284mil,1352mil) on Top Layer And Track (1294mil,1334mil)(1370mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C102-1(1314.284mil,1352mil) on Top Layer And Track (1294mil,1372mil)(1370mil,1372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C102-2(1349.717mil,1352mil) on Top Layer And Track (1294mil,1332mil)(1370mil,1332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C102-2(1349.717mil,1352mil) on Top Layer And Track (1294mil,1334mil)(1370mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C102-2(1349.717mil,1352mil) on Top Layer And Track (1294mil,1372mil)(1370mil,1372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C102-2(1349.717mil,1352mil) on Top Layer And Track (1370mil,1294mil)(1370mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C102-2(1349.717mil,1352mil) on Top Layer And Track (1370mil,1332mil)(1370mil,1372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C103-1(1314.284mil,1314mil) on Top Layer And Track (1294mil,1294mil)(1294mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C103-1(1314.284mil,1314mil) on Top Layer And Track (1294mil,1294mil)(1370mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C103-1(1314.284mil,1314mil) on Top Layer And Track (1294mil,1332mil)(1294mil,1372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C103-1(1314.284mil,1314mil) on Top Layer And Track (1294mil,1332mil)(1370mil,1332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C103-1(1314.284mil,1314mil) on Top Layer And Track (1294mil,1334mil)(1370mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C103-2(1349.717mil,1314mil) on Top Layer And Track (1294mil,1294mil)(1370mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C103-2(1349.717mil,1314mil) on Top Layer And Track (1294mil,1332mil)(1370mil,1332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C103-2(1349.717mil,1314mil) on Top Layer And Track (1294mil,1334mil)(1370mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C103-2(1349.717mil,1314mil) on Top Layer And Track (1370mil,1294mil)(1370mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C103-2(1349.717mil,1314mil) on Top Layer And Track (1370mil,1332mil)(1370mil,1372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.721mil < 10mil) Between Pad C104-1(1740.716mil,1137mil) on Top Layer And Track (1685mil,1116mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.721mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C104-1(1740.716mil,1137mil) on Top Layer And Track (1685mil,1117mil)(1761mil,1117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C104-1(1740.716mil,1137mil) on Top Layer And Track (1685mil,1157mil)(1761mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C104-1(1740.716mil,1137mil) on Top Layer And Track (1686mil,1157mil)(1762mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.721mil < 10mil) Between Pad C104-1(1740.716mil,1137mil) on Top Layer And Track (1725mil,1040mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.721mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C104-1(1740.716mil,1137mil) on Top Layer And Track (1761mil,1117mil)(1761mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1685mil,1116mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1685mil,1117mil)(1685mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1685mil,1117mil)(1761mil,1117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1685mil,1157mil)(1761mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1686mil,1157mil)(1686mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1686mil,1157mil)(1762mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.817mil < 10mil) Between Pad C104-2(1705.283mil,1137mil) on Top Layer And Track (1725mil,1040mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1685mil,1157mil)(1761mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1686mil,1157mil)(1762mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1686mil,1196mil)(1762mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1686mil,1197mil)(1762mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1761mil,1117mil)(1761mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1762mil,1157mil)(1762mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C105-1(1741.716mil,1177mil) on Top Layer And Track (1762mil,1196mil)(1762mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C105-2(1706.283mil,1177mil) on Top Layer And Track (1685mil,1157mil)(1761mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C105-2(1706.283mil,1177mil) on Top Layer And Track (1686mil,1157mil)(1686mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C105-2(1706.283mil,1177mil) on Top Layer And Track (1686mil,1157mil)(1762mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C105-2(1706.283mil,1177mil) on Top Layer And Track (1686mil,1196mil)(1686mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C105-2(1706.283mil,1177mil) on Top Layer And Track (1686mil,1196mil)(1762mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C105-2(1706.283mil,1177mil) on Top Layer And Track (1686mil,1197mil)(1762mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C106-1(1314.284mil,1195mil) on Top Layer And Track (1294mil,1137mil)(1294mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C106-1(1314.284mil,1195mil) on Top Layer And Track (1294mil,1175mil)(1294mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C106-1(1314.284mil,1195mil) on Top Layer And Track (1294mil,1175mil)(1370mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C106-1(1314.284mil,1195mil) on Top Layer And Track (1294mil,1177mil)(1370mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C106-1(1314.284mil,1195mil) on Top Layer And Track (1294mil,1215mil)(1370mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C106-2(1349.717mil,1195mil) on Top Layer And Track (1294mil,1175mil)(1370mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C106-2(1349.717mil,1195mil) on Top Layer And Track (1294mil,1177mil)(1370mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C106-2(1349.717mil,1195mil) on Top Layer And Track (1294mil,1215mil)(1370mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C106-2(1349.717mil,1195mil) on Top Layer And Track (1370mil,1137mil)(1370mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C106-2(1349.717mil,1195mil) on Top Layer And Track (1370mil,1175mil)(1370mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C107-1(1314.284mil,1157mil) on Top Layer And Track (1294mil,1137mil)(1294mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C107-1(1314.284mil,1157mil) on Top Layer And Track (1294mil,1137mil)(1370mil,1137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C107-1(1314.284mil,1157mil) on Top Layer And Track (1294mil,1175mil)(1294mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C107-1(1314.284mil,1157mil) on Top Layer And Track (1294mil,1175mil)(1370mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C107-1(1314.284mil,1157mil) on Top Layer And Track (1294mil,1177mil)(1370mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C107-2(1349.717mil,1157mil) on Top Layer And Track (1294mil,1137mil)(1370mil,1137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C107-2(1349.717mil,1157mil) on Top Layer And Track (1294mil,1175mil)(1370mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C107-2(1349.717mil,1157mil) on Top Layer And Track (1294mil,1177mil)(1370mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C107-2(1349.717mil,1157mil) on Top Layer And Track (1370mil,1137mil)(1370mil,1177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C107-2(1349.717mil,1157mil) on Top Layer And Track (1370mil,1175mil)(1370mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C108-1(1504mil,1066.284mil) on Top Layer And Track (1484mil,1046mil)(1484mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C108-1(1504mil,1066.284mil) on Top Layer And Track (1484mil,1046mil)(1524mil,1046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C108-1(1504mil,1066.284mil) on Top Layer And Track (1524mil,1046mil)(1524mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C108-2(1504mil,1101.717mil) on Top Layer And Track (1484mil,1046mil)(1484mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C108-2(1504mil,1101.717mil) on Top Layer And Track (1484mil,1122mil)(1524mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C108-2(1504mil,1101.717mil) on Top Layer And Track (1524mil,1046mil)(1524mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C109-1(1705mil,1060.284mil) on Top Layer And Track (1685mil,1040mil)(1685mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C109-1(1705mil,1060.284mil) on Top Layer And Track (1685mil,1040mil)(1725mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C109-1(1705mil,1060.284mil) on Top Layer And Track (1725mil,1040mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C109-2(1705mil,1095.717mil) on Top Layer And Track (1685mil,1040mil)(1685mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C109-2(1705mil,1095.717mil) on Top Layer And Track (1685mil,1116mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.329mil < 10mil) Between Pad C109-2(1705mil,1095.717mil) on Top Layer And Track (1685mil,1117mil)(1761mil,1117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C109-2(1705mil,1095.717mil) on Top Layer And Track (1725mil,1040mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C1-1(2514.107mil,1449.678mil) on Top Layer And Track (2458.107mil,1469.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C1-1(2514.107mil,1449.678mil) on Top Layer And Track (2494.107mil,1393.962mil)(2494.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C1-1(2514.107mil,1449.678mil) on Top Layer And Track (2494.107mil,1469.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C1-1(2514.107mil,1449.678mil) on Top Layer And Track (2534.107mil,1393.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C1-1(2514.107mil,1449.678mil) on Top Layer And Track (2534.107mil,1469.962mil)(2534.107mil,1509.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C110-1(1703mil,1367.716mil) on Top Layer And Track (1683mil,1312mil)(1683mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C110-1(1703mil,1367.716mil) on Top Layer And Track (1683mil,1388mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C110-1(1703mil,1367.716mil) on Top Layer And Track (1721mil,1312.205mil)(1721mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.359mil < 10mil) Between Pad C110-1(1703mil,1367.716mil) on Top Layer And Track (1721mil,1388.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C110-1(1703mil,1367.716mil) on Top Layer And Track (1723mil,1312mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1683mil,1312mil)(1683mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1683mil,1312mil)(1723mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.078mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1686mil,1236.5mil)(1686mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.078mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.829mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1686mil,1311.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1721mil,1312.205mil)(1721mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.027mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1721mil,1312.205mil)(1761mil,1312.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C110-2(1703mil,1332.283mil) on Top Layer And Track (1723mil,1312mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad C111-1(1675mil,1483.716mil) on Top Layer And Track (1616mil,1503.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C111-1(1675mil,1483.716mil) on Top Layer And Track (1655mil,1428mil)(1655mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C111-1(1675mil,1483.716mil) on Top Layer And Track (1655mil,1504mil)(1695mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C111-1(1675mil,1483.716mil) on Top Layer And Track (1656mil,1427.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C111-1(1675mil,1483.716mil) on Top Layer And Track (1695mil,1428mil)(1695mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.203mil < 10mil) Between Pad C111-2(1675mil,1448.283mil) on Top Layer And Track (1616mil,1427.488mil)(1656mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C111-2(1675mil,1448.283mil) on Top Layer And Track (1655mil,1428mil)(1655mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C111-2(1675mil,1448.283mil) on Top Layer And Track (1655mil,1428mil)(1695mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C111-2(1675mil,1448.283mil) on Top Layer And Track (1656mil,1427.488mil)(1656mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C111-2(1675mil,1448.283mil) on Top Layer And Track (1695mil,1428mil)(1695mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.36mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1721mil,1388.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1759mil,1312mil)(1759mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1759mil,1388mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1761mil,1312.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1797mil,1312mil)(1797mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1797mil,1388mil)(1837mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C112-1(1779mil,1367.716mil) on Top Layer And Track (1799mil,1312mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.829mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1686mil,1311.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.027mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1721mil,1312.205mil)(1761mil,1312.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1759mil,1312mil)(1759mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1759mil,1312mil)(1799mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1761mil,1312.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1797mil,1312mil)(1797mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1797mil,1312mil)(1837mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C112-2(1779mil,1332.283mil) on Top Layer And Track (1799mil,1312mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.027mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1683mil,1388mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1721mil,1312.205mil)(1721mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1721mil,1388.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1723mil,1312mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1759mil,1312mil)(1759mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.027mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1759mil,1388mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C113-1(1741mil,1367.921mil) on Top Layer And Track (1761mil,1312.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.359mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1683mil,1312mil)(1723mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.033mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1686mil,1311.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1721mil,1312.205mil)(1721mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1721mil,1312.205mil)(1761mil,1312.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1723mil,1312mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1759mil,1312mil)(1759mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.359mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1759mil,1312mil)(1799mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C113-2(1741mil,1332.488mil) on Top Layer And Track (1761mil,1312.205mil)(1761mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C1-2(2514.107mil,1414.245mil) on Top Layer And Track (2494.107mil,1393.962mil)(2494.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C1-2(2514.107mil,1414.245mil) on Top Layer And Track (2494.107mil,1393.962mil)(2534.107mil,1393.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C1-2(2514.107mil,1414.245mil) on Top Layer And Track (2534.107mil,1393.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2222.902mil,1461.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2261.902mil,1385.962mil)(2261.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2261.902mil,1461.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2262.902mil,1385.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2300.902mil,1385.962mil)(2300.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2300.902mil,1461.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C200-1(2281.902mil,1441.678mil) on Top Layer And Track (2301.902mil,1385.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2222.902mil,1385.962mil)(2262.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2261.902mil,1385.962mil)(2261.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2261.902mil,1385.962mil)(2301.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2262.902mil,1385.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2300.902mil,1385.962mil)(2300.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2300.902mil,1385.962mil)(2340.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C200-2(2281.902mil,1406.245mil) on Top Layer And Track (2301.902mil,1385.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2183.902mil,1461.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2222.902mil,1385.962mil)(2222.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2222.902mil,1461.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2223.902mil,1385.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2261.902mil,1385.962mil)(2261.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2261.902mil,1461.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C201-1(2242.902mil,1441.678mil) on Top Layer And Track (2262.902mil,1385.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2183.902mil,1385.962mil)(2223.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2222.902mil,1385.962mil)(2222.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2222.902mil,1385.962mil)(2262.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2223.902mil,1385.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2261.902mil,1385.962mil)(2261.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2261.902mil,1385.962mil)(2301.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C201-2(2242.902mil,1406.245mil) on Top Layer And Track (2262.902mil,1385.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.335mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2144.107mil,1461.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2183.902mil,1385.962mil)(2183.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2183.902mil,1461.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.841mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2184.107mil,1385.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2222.902mil,1385.962mil)(2222.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2222.902mil,1461.962mil)(2262.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C202-1(2203.902mil,1441.678mil) on Top Layer And Track (2223.902mil,1385.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.335mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2144.107mil,1385.962mil)(2184.107mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2183.902mil,1385.962mil)(2183.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2183.902mil,1385.962mil)(2223.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.841mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2184.107mil,1385.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2222.902mil,1385.962mil)(2222.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2222.902mil,1385.962mil)(2262.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C202-2(2203.902mil,1406.245mil) on Top Layer And Track (2223.902mil,1385.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2248.107mil,1066.473mil)(2288.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2286.107mil,1066.473mil)(2286.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2286.107mil,1066.473mil)(2326.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2288.107mil,1066.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2325.107mil,1066.473mil)(2325.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2325.107mil,1066.473mil)(2365.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C203-1(2306.107mil,1086.757mil) on Top Layer And Track (2326.107mil,1066.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2248.107mil,1142.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2286.107mil,1066.473mil)(2286.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2286.107mil,1142.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2288.107mil,1066.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2325.107mil,1066.473mil)(2325.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2325.107mil,1142.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C203-2(2306.107mil,1122.19mil) on Top Layer And Track (2326.107mil,1066.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C204-1(2345.107mil,1086.757mil) on Top Layer And Track (2286.107mil,1066.473mil)(2326.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C204-1(2345.107mil,1086.757mil) on Top Layer And Track (2325.107mil,1066.473mil)(2325.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C204-1(2345.107mil,1086.757mil) on Top Layer And Track (2325.107mil,1066.473mil)(2365.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C204-1(2345.107mil,1086.757mil) on Top Layer And Track (2326.107mil,1066.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.439mil < 10mil) Between Pad C204-1(2345.107mil,1086.757mil) on Top Layer And Track (2364.501mil,1034.34mil)(2364.501mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C204-1(2345.107mil,1086.757mil) on Top Layer And Track (2365.107mil,1066.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2286.107mil,1142.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2325.107mil,1066.473mil)(2325.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2325.107mil,1142.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2326.107mil,1066.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.439mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2364.501mil,1034.34mil)(2364.501mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.165mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2364.501mil,1142.607mil)(2413.713mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C204-2(2345.107mil,1122.19mil) on Top Layer And Track (2365.107mil,1066.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C205-1(2164.107mil,1441.678mil) on Top Layer And Track (2144.107mil,1385.962mil)(2144.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C205-1(2164.107mil,1441.678mil) on Top Layer And Track (2144.107mil,1461.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.625mil < 10mil) Between Pad C205-1(2164.107mil,1441.678mil) on Top Layer And Track (2144.528mil,1385.962mil)(2144.528mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.841mil < 10mil) Between Pad C205-1(2164.107mil,1441.678mil) on Top Layer And Track (2183.902mil,1385.962mil)(2183.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.335mil < 10mil) Between Pad C205-1(2164.107mil,1441.678mil) on Top Layer And Track (2183.902mil,1461.962mil)(2223.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C205-1(2164.107mil,1441.678mil) on Top Layer And Track (2184.107mil,1385.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2097.756mil,1385.962mil)(2144.528mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.188mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2144.107mil,1385.962mil)(2144.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2144.107mil,1385.962mil)(2184.107mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.625mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2144.528mil,1385.962mil)(2144.528mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.841mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2183.902mil,1385.962mil)(2183.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.335mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2183.902mil,1385.962mil)(2223.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C205-2(2164.107mil,1406.245mil) on Top Layer And Track (2184.107mil,1385.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C206-1(2499.823mil,1304.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C206-1(2499.823mil,1304.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C206-1(2499.823mil,1304.962mil) on Top Layer And Track (2444.107mil,1324.962mil)(2520.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad C206-1(2499.823mil,1304.962mil) on Top Layer And Track (2444.107mil,1325.962mil)(2520.107mil,1325.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C206-1(2499.823mil,1304.962mil) on Top Layer And Track (2520.107mil,1244.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C206-1(2499.823mil,1304.962mil) on Top Layer And Track (2520.107mil,1284.962mil)(2520.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C206-2(2464.39mil,1304.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2444.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C206-2(2464.39mil,1304.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2444.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C206-2(2464.39mil,1304.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C206-2(2464.39mil,1304.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C206-2(2464.39mil,1304.962mil) on Top Layer And Track (2444.107mil,1324.962mil)(2520.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad C206-2(2464.39mil,1304.962mil) on Top Layer And Track (2444.107mil,1325.962mil)(2520.107mil,1325.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2261.902mil,1461.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2300.902mil,1385.962mil)(2300.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2300.902mil,1461.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2301.902mil,1385.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.143mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2339mil,1386mil)(2339mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.281mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2339mil,1462mil)(2379mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C207-1(2320.902mil,1441.678mil) on Top Layer And Track (2340.902mil,1385.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2261.902mil,1385.962mil)(2301.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2300.902mil,1385.962mil)(2300.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2300.902mil,1385.962mil)(2340.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2301.902mil,1385.962mil)(2301.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.143mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2339mil,1386mil)(2339mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.219mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2339mil,1386mil)(2379mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C207-2(2320.902mil,1406.245mil) on Top Layer And Track (2340.902mil,1385.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2520.107mil,1204.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2520.107mil,1244.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C208-1(2499.823mil,1264.962mil) on Top Layer And Track (2520.107mil,1284.962mil)(2520.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1204.962mil)(2444.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2444.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2444.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C208-2(2464.39mil,1264.962mil) on Top Layer And Track (2444.107mil,1284.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.135mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2443.107mil,1203.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2444.107mil,1204.962mil)(2520.107mil,1204.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.194mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2481.107mil,1127.962mil)(2481.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2481.107mil,1203.962mil)(2521.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.135mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2483.107mil,1127.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2520.107mil,1204.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C209-1(2499.823mil,1224.962mil) on Top Layer And Track (2520.107mil,1244.962mil)(2520.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2443.107mil,1203.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2444.107mil,1204.962mil)(2444.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2444.107mil,1204.962mil)(2520.107mil,1204.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2444.107mil,1284.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2444.107mil,1244.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.135mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2481.107mil,1127.962mil)(2481.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.135mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2481.107mil,1203.962mil)(2521.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.194mil < 10mil) Between Pad C209-2(2464.39mil,1224.962mil) on Top Layer And Track (2483.107mil,1127.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C2-1(2513.823mil,1489.962mil) on Top Layer And Track (2458.107mil,1469.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C2-1(2513.823mil,1489.962mil) on Top Layer And Track (2458.107mil,1509.962mil)(2534.107mil,1509.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.076mil < 10mil) Between Pad C2-1(2513.823mil,1489.962mil) on Top Layer And Track (2494.107mil,1393.962mil)(2494.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.076mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C2-1(2513.823mil,1489.962mil) on Top Layer And Track (2494.107mil,1469.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C2-1(2513.823mil,1489.962mil) on Top Layer And Track (2534.107mil,1393.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C2-1(2513.823mil,1489.962mil) on Top Layer And Track (2534.107mil,1469.962mil)(2534.107mil,1509.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C210-1(2463.107mil,1148.245mil) on Top Layer And Track (2443.107mil,1127.962mil)(2443.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C210-1(2463.107mil,1148.245mil) on Top Layer And Track (2443.107mil,1127.962mil)(2483.107mil,1127.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C210-1(2463.107mil,1148.245mil) on Top Layer And Track (2481.107mil,1127.962mil)(2481.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C210-1(2463.107mil,1148.245mil) on Top Layer And Track (2481.107mil,1127.962mil)(2521.107mil,1127.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C210-1(2463.107mil,1148.245mil) on Top Layer And Track (2483.107mil,1127.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2443.107mil,1127.962mil)(2443.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2443.107mil,1203.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2444.107mil,1204.962mil)(2444.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.329mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2444.107mil,1204.962mil)(2520.107mil,1204.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2481.107mil,1127.962mil)(2481.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2481.107mil,1203.962mil)(2521.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C210-2(2463.107mil,1183.678mil) on Top Layer And Track (2483.107mil,1127.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C211-1(2501.107mil,1148.245mil) on Top Layer And Track (2443.107mil,1127.962mil)(2483.107mil,1127.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C211-1(2501.107mil,1148.245mil) on Top Layer And Track (2481.107mil,1127.962mil)(2481.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C211-1(2501.107mil,1148.245mil) on Top Layer And Track (2481.107mil,1127.962mil)(2521.107mil,1127.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C211-1(2501.107mil,1148.245mil) on Top Layer And Track (2483.107mil,1127.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C211-1(2501.107mil,1148.245mil) on Top Layer And Track (2521.107mil,1127.962mil)(2521.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2443.107mil,1203.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.329mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2444.107mil,1204.962mil)(2520.107mil,1204.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2481.107mil,1127.962mil)(2481.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2481.107mil,1203.962mil)(2521.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2483.107mil,1127.962mil)(2483.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2520.107mil,1204.962mil)(2520.107mil,1244.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C211-2(2501.107mil,1183.678mil) on Top Layer And Track (2521.107mil,1127.962mil)(2521.107mil,1203.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2209.107mil,1066.473mil)(2249.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2248.107mil,1066.473mil)(2248.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2248.107mil,1066.473mil)(2288.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2249.107mil,1066.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2286.107mil,1066.473mil)(2286.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2286.107mil,1066.473mil)(2326.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C212-1(2268.107mil,1086.757mil) on Top Layer And Track (2288.107mil,1066.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2209.107mil,1142.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2248.107mil,1066.473mil)(2248.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2248.107mil,1142.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2249.107mil,1066.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2286.107mil,1066.473mil)(2286.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2286.107mil,1142.473mil)(2326.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C212-2(2268.107mil,1122.19mil) on Top Layer And Track (2288.107mil,1066.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2131.107mil,1066.473mil)(2171.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2170.107mil,1066.473mil)(2170.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2170.107mil,1066.473mil)(2210.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2171.107mil,1066.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2209.107mil,1066.473mil)(2209.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2209.107mil,1066.473mil)(2249.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C213-1(2190.107mil,1086.757mil) on Top Layer And Track (2210.107mil,1066.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2131.107mil,1142.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2170.107mil,1066.473mil)(2170.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2170.107mil,1142.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2171.107mil,1066.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2209.107mil,1066.473mil)(2209.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2209.107mil,1142.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C213-2(2190.107mil,1122.19mil) on Top Layer And Track (2210.107mil,1066.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2170.107mil,1066.473mil)(2210.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2209.107mil,1066.473mil)(2209.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2209.107mil,1066.473mil)(2249.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2210.107mil,1066.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2248.107mil,1066.473mil)(2248.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2248.107mil,1066.473mil)(2288.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C214-1(2229.107mil,1086.757mil) on Top Layer And Track (2249.107mil,1066.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2170.107mil,1142.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2209.107mil,1066.473mil)(2209.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2209.107mil,1142.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2210.107mil,1066.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2248.107mil,1066.473mil)(2248.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2248.107mil,1142.473mil)(2288.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C214-2(2229.107mil,1122.19mil) on Top Layer And Track (2249.107mil,1066.473mil)(2249.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C215-1(2389.107mil,1060.56mil) on Top Layer And Track (2325.107mil,1066.473mil)(2365.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C215-1(2389.107mil,1060.56mil) on Top Layer And Track (2364.501mil,1034.34mil)(2364.501mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.589mil < 10mil) Between Pad C215-1(2389.107mil,1060.56mil) on Top Layer And Track (2364.501mil,1034.34mil)(2413.713mil,1034.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C215-1(2389.107mil,1060.56mil) on Top Layer And Track (2365.107mil,1066.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C215-1(2389.107mil,1060.56mil) on Top Layer And Track (2413.713mil,1034.34mil)(2413.713mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.671mil < 10mil) Between Pad C215-2(2389.107mil,1116.387mil) on Top Layer And Track (2325.107mil,1142.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C215-2(2389.107mil,1116.387mil) on Top Layer And Track (2364.501mil,1034.34mil)(2364.501mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.589mil < 10mil) Between Pad C215-2(2389.107mil,1116.387mil) on Top Layer And Track (2364.501mil,1142.607mil)(2413.713mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C215-2(2389.107mil,1116.387mil) on Top Layer And Track (2365.107mil,1066.473mil)(2365.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C215-2(2389.107mil,1116.387mil) on Top Layer And Track (2413.713mil,1034.34mil)(2413.713mil,1142.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C2-2(2478.39mil,1489.962mil) on Top Layer And Track (2458.107mil,1469.962mil)(2458.107mil,1509.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C2-2(2478.39mil,1489.962mil) on Top Layer And Track (2458.107mil,1469.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C2-2(2478.39mil,1489.962mil) on Top Layer And Track (2458.107mil,1509.962mil)(2534.107mil,1509.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad C2-2(2478.39mil,1489.962mil) on Top Layer And Track (2494.107mil,1393.962mil)(2494.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad C2-2(2478.39mil,1489.962mil) on Top Layer And Track (2494.107mil,1469.962mil)(2534.107mil,1469.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (1978mil,1386mil)(2018mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (2018mil,1386mil)(2058mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.152mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (2058.107mil,1385.678mil)(2058.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (2058.107mil,1385.678mil)(2098.107mil,1385.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C300-1(2038mil,1406.284mil) on Top Layer And Track (2058mil,1386mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (1978mil,1462mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.722mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (1989.866mil,1461.394mil)(2098.134mil,1461.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.722mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (2018mil,1462mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.152mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (2058.107mil,1385.678mil)(2058.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (2058.107mil,1461.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C300-2(2038mil,1441.717mil) on Top Layer And Track (2058mil,1386mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (1989.866mil,1461.394mil)(2098.134mil,1461.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (1989.866mil,1510.606mil)(2098.134mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2018mil,1462mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.265mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2058.107mil,1385.678mil)(2058.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.265mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2058.107mil,1461.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2058mil,1386mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.211mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2097.756mil,1385.962mil)(2097.756mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.211mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.211mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2097.756mil,1496.872mil)(2144.528mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.211mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.968mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2098.107mil,1385.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.589mil < 10mil) Between Pad C304-1(2071.913mil,1486mil) on Top Layer And Track (2098.134mil,1461.394mil)(2098.134mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (1978mil,1462mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.589mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (1989.866mil,1461.394mil)(1989.866mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (1989.866mil,1461.394mil)(2098.134mil,1461.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (1989.866mil,1510.606mil)(2098.134mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.943mil < 10mil) Between Pad C304-2(2016.087mil,1486mil) on Top Layer And Track (2018mil,1462mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C308-1(1853.795mil,1483.716mil) on Top Layer And Track (1795.795mil,1504mil)(1835.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C308-1(1853.795mil,1483.716mil) on Top Layer And Track (1833.795mil,1428mil)(1833.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C308-1(1853.795mil,1483.716mil) on Top Layer And Track (1833.795mil,1504mil)(1873.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C308-1(1853.795mil,1483.716mil) on Top Layer And Track (1835.795mil,1428mil)(1835.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C308-1(1853.795mil,1483.716mil) on Top Layer And Track (1873.795mil,1428mil)(1873.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C308-2(1853.795mil,1448.283mil) on Top Layer And Track (1795.795mil,1428mil)(1835.795mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C308-2(1853.795mil,1448.283mil) on Top Layer And Track (1833.795mil,1428mil)(1833.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C308-2(1853.795mil,1448.283mil) on Top Layer And Track (1833.795mil,1428mil)(1873.795mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C308-2(1853.795mil,1448.283mil) on Top Layer And Track (1835.795mil,1428mil)(1835.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C308-2(1853.795mil,1448.283mil) on Top Layer And Track (1873.795mil,1428mil)(1873.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C309-1(1815.795mil,1483.716mil) on Top Layer And Track (1795.795mil,1428mil)(1795.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C309-1(1815.795mil,1483.716mil) on Top Layer And Track (1795.795mil,1504mil)(1835.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C309-1(1815.795mil,1483.716mil) on Top Layer And Track (1833.795mil,1428mil)(1833.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C309-1(1815.795mil,1483.716mil) on Top Layer And Track (1833.795mil,1504mil)(1873.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C309-1(1815.795mil,1483.716mil) on Top Layer And Track (1835.795mil,1428mil)(1835.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C309-2(1815.795mil,1448.283mil) on Top Layer And Track (1795.795mil,1428mil)(1795.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C309-2(1815.795mil,1448.283mil) on Top Layer And Track (1795.795mil,1428mil)(1835.795mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C309-2(1815.795mil,1448.283mil) on Top Layer And Track (1833.795mil,1428mil)(1833.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C309-2(1815.795mil,1448.283mil) on Top Layer And Track (1833.795mil,1428mil)(1873.795mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C309-2(1815.795mil,1448.283mil) on Top Layer And Track (1835.795mil,1428mil)(1835.795mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.589mil < 10mil) Between Pad C400-1(1891.087mil,1377mil) on Top Layer And Track (1864.866mil,1352.394mil)(1864.866mil,1401.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C400-1(1891.087mil,1377mil) on Top Layer And Track (1864.866mil,1352.394mil)(1973.134mil,1352.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C400-1(1891.087mil,1377mil) on Top Layer And Track (1864.866mil,1401.606mil)(1973.134mil,1401.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C400-2(1946.913mil,1377mil) on Top Layer And Track (1864.866mil,1352.394mil)(1973.134mil,1352.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad C400-2(1946.913mil,1377mil) on Top Layer And Track (1864.866mil,1401.606mil)(1973.134mil,1401.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.589mil < 10mil) Between Pad C400-2(1946.913mil,1377mil) on Top Layer And Track (1973.134mil,1352.394mil)(1973.134mil,1401.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.455mil < 10mil) Between Pad C400-2(1946.913mil,1377mil) on Top Layer And Track (1978mil,1386mil)(1978mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.455mil < 10mil) Between Pad C400-2(1946.913mil,1377mil) on Top Layer And Track (1978mil,1386mil)(2018mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C401-1(1998mil,1406.284mil) on Top Layer And Track (1978mil,1386mil)(1978mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C401-1(1998mil,1406.284mil) on Top Layer And Track (1978mil,1386mil)(2018mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C401-1(1998mil,1406.284mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C401-1(1998mil,1406.284mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C401-1(1998mil,1406.284mil) on Top Layer And Track (2018mil,1386mil)(2058mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (1978mil,1386mil)(1978mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (1978mil,1462mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.722mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (1989.866mil,1461.394mil)(1989.866mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.722mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.722mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (1989.866mil,1461.394mil)(2098.134mil,1461.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.722mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (2018mil,1386mil)(2018mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C401-2(1998mil,1441.717mil) on Top Layer And Track (2018mil,1462mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C402-1(1808mil,1054mil) on Top Layer And Track (1788mil,1033.716mil)(1788mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C402-1(1808mil,1054mil) on Top Layer And Track (1788mil,1033.716mil)(1828mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C402-1(1808mil,1054mil) on Top Layer And Track (1826mil,1033.716mil)(1826mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C402-1(1808mil,1054mil) on Top Layer And Track (1826mil,1033.716mil)(1866mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C402-1(1808mil,1054mil) on Top Layer And Track (1828mil,1033.716mil)(1828mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C402-2(1808mil,1089.433mil) on Top Layer And Track (1788mil,1033.716mil)(1788mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C402-2(1808mil,1089.433mil) on Top Layer And Track (1788mil,1109.716mil)(1828mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C402-2(1808mil,1089.433mil) on Top Layer And Track (1826mil,1033.716mil)(1826mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C402-2(1808mil,1089.433mil) on Top Layer And Track (1826mil,1109.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C402-2(1808mil,1089.433mil) on Top Layer And Track (1828mil,1033.716mil)(1828mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1788mil,1033.716mil)(1828mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1826mil,1033.716mil)(1826mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1826mil,1033.716mil)(1866mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1828mil,1033.716mil)(1828mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1864mil,1033.716mil)(1864mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1864mil,1033.716mil)(1904mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C403-1(1846mil,1054mil) on Top Layer And Track (1866mil,1033.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1788mil,1109.716mil)(1828mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1826mil,1033.716mil)(1826mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1826mil,1109.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1828mil,1033.716mil)(1828mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1864mil,1033.716mil)(1864mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1864mil,1109.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad C403-2(1846mil,1089.433mil) on Top Layer And Track (1866mil,1033.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.247mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.247mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.077mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2058.107mil,1385.678mil)(2098.107mil,1385.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2097.756mil,1385.962mil)(2097.756mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.006mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2097.756mil,1385.962mil)(2144.528mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2098.107mil,1385.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2106.732mil,1448.836mil)(2121.107mil,1433.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2121.107mil,1433.088mil)(2121.107mil,1448.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2121.107mil,1433.088mil)(2136.855mil,1448.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2144.107mil,1385.962mil)(2144.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.868mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2144.107mil,1385.962mil)(2184.107mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.923mil < 10mil) Between Pad D200-1(2121.107mil,1409.466mil) on Top Layer And Track (2144.528mil,1385.962mil)(2144.528mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.475mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (1989.866mil,1461.394mil)(2098.134mil,1461.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2058.107mil,1461.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2097.756mil,1385.962mil)(2097.756mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.916mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2097.756mil,1496.872mil)(2144.528mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2098.107mil,1385.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.475mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2098.134mil,1461.394mil)(2098.134mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2106.732mil,1448.836mil)(2121.107mil,1433.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2106.732mil,1448.836mil)(2136.855mil,1448.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2121.107mil,1433.088mil)(2121.107mil,1448.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2121.107mil,1433.088mil)(2136.855mil,1448.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2144.107mil,1385.962mil)(2144.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2144.107mil,1461.962mil)(2184.107mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.923mil < 10mil) Between Pad D200-2(2121.107mil,1472.458mil) on Top Layer And Track (2144.528mil,1385.962mil)(2144.528mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.966mil < 10mil) Between Pad J1-1(1480.055mil,1522mil) on Top Layer And Track (1539mil,1427.488mil)(1539mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.966mil < 10mil) Between Pad J1-1(1480.055mil,1522mil) on Top Layer And Track (1539mil,1503.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad L100-1(1741.716mil,1216mil) on Top Layer And Track (1686mil,1196mil)(1762mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad L100-1(1741.716mil,1216mil) on Top Layer And Track (1686mil,1197mil)(1762mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.545mil < 10mil) Between Pad L100-1(1741.716mil,1216mil) on Top Layer And Track (1686mil,1236.5mil)(1836mil,1236.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad L100-1(1741.716mil,1216mil) on Top Layer And Track (1686mil,1236mil)(1762mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad L100-1(1741.716mil,1216mil) on Top Layer And Track (1762mil,1157mil)(1762mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad L100-1(1741.716mil,1216mil) on Top Layer And Track (1762mil,1196mil)(1762mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1157mil)(1686mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1196mil)(1686mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1196mil)(1762mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1197mil)(1762mil,1197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.829mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1236.5mil)(1686mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.545mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1236.5mil)(1836mil,1236.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad L100-2(1706.283mil,1216mil) on Top Layer And Track (1686mil,1236mil)(1762mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1683mil,1312mil)(1723mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.25mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1686mil,1236.5mil)(1686mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.25mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1686mil,1236.5mil)(1836mil,1236.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1686mil,1236mil)(1762mil,1236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.25mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1686mil,1311.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.955mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1721mil,1312.205mil)(1721mil,1388.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.955mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1721mil,1312.205mil)(1761mil,1312.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-1(1721mil,1274mil) on Top Layer And Track (1723mil,1312mil)(1723mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.25mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1686mil,1236.5mil)(1836mil,1236.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.25mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1686mil,1311.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1759mil,1312mil)(1799mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1797mil,1312mil)(1797mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1797mil,1312mil)(1837mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1799mil,1312mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.25mil < 10mil) Between Pad L101-2(1801mil,1274mil) on Top Layer And Track (1836mil,1236.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.829mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1686mil,1311.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1759mil,1312mil)(1799mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1797mil,1312mil)(1797mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1797mil,1312mil)(1837mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1799mil,1312mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.194mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1836mil,1236.5mil)(1836mil,1311.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP100-1(1817mil,1332.284mil) on Top Layer And Track (1837mil,1312mil)(1837mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad NP100-2(1817mil,1367.717mil) on Top Layer And Track (1759mil,1388mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP100-2(1817mil,1367.717mil) on Top Layer And Track (1797mil,1312mil)(1797mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad NP100-2(1817mil,1367.717mil) on Top Layer And Track (1797mil,1388mil)(1837mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad NP100-2(1817mil,1367.717mil) on Top Layer And Track (1799mil,1312mil)(1799mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP100-2(1817mil,1367.717mil) on Top Layer And Track (1837mil,1312mil)(1837mil,1388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad NP200-1(2464.39mil,1345.962mil) on Top Layer And Track (2444.107mil,1324.962mil)(2520.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad NP200-1(2464.39mil,1345.962mil) on Top Layer And Track (2444.107mil,1325.962mil)(2444.107mil,1365.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP200-1(2464.39mil,1345.962mil) on Top Layer And Track (2444.107mil,1325.962mil)(2520.107mil,1325.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP200-1(2464.39mil,1345.962mil) on Top Layer And Track (2444.107mil,1365.962mil)(2520.107mil,1365.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad NP200-2(2499.823mil,1345.962mil) on Top Layer And Track (2444.107mil,1324.962mil)(2520.107mil,1324.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP200-2(2499.823mil,1345.962mil) on Top Layer And Track (2444.107mil,1325.962mil)(2520.107mil,1325.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad NP200-2(2499.823mil,1345.962mil) on Top Layer And Track (2444.107mil,1365.962mil)(2520.107mil,1365.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad NP200-2(2499.823mil,1345.962mil) on Top Layer And Track (2520.107mil,1325.962mil)(2520.107mil,1365.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R1-1(1559mil,1483.205mil) on Top Layer And Track (1539mil,1427.488mil)(1539mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R1-1(1559mil,1483.205mil) on Top Layer And Track (1539mil,1503.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R1-1(1559mil,1483.205mil) on Top Layer And Track (1577mil,1427.488mil)(1577mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad R1-1(1559mil,1483.205mil) on Top Layer And Track (1577mil,1503.488mil)(1617mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R1-1(1559mil,1483.205mil) on Top Layer And Track (1579mil,1427.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R1-2(1559mil,1447.772mil) on Top Layer And Track (1539mil,1427.488mil)(1539mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R1-2(1559mil,1447.772mil) on Top Layer And Track (1539mil,1427.488mil)(1579mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R1-2(1559mil,1447.772mil) on Top Layer And Track (1577mil,1427.488mil)(1577mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad R1-2(1559mil,1447.772mil) on Top Layer And Track (1577mil,1427.488mil)(1617mil,1427.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R1-2(1559mil,1447.772mil) on Top Layer And Track (1579mil,1427.488mil)(1579mil,1503.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2092.107mil,1066.473mil)(2132.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2131.107mil,1066.473mil)(2131.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2131.107mil,1066.473mil)(2171.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2132.107mil,1066.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2170.107mil,1066.473mil)(2170.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2170.107mil,1066.473mil)(2210.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R200-1(2151.107mil,1086.757mil) on Top Layer And Track (2171.107mil,1066.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2092.107mil,1142.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2131.107mil,1066.473mil)(2131.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2131.107mil,1142.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2132.107mil,1066.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2170.107mil,1066.473mil)(2170.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2170.107mil,1142.473mil)(2210.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R200-2(2151.107mil,1122.19mil) on Top Layer And Track (2171.107mil,1066.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.044mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (1989.866mil,1461.394mil)(2098.134mil,1461.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2018mil,1462mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2058.107mil,1385.678mil)(2058.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2058.107mil,1461.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.152mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2058mil,1386mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.695mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2097.756mil,1385.962mil)(2097.756mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2098.107mil,1385.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.293mil < 10mil) Between Pad R201-1(2078.107mil,1441.395mil) on Top Layer And Track (2098.134mil,1461.394mil)(2098.134mil,1510.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2018mil,1386mil)(2058mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2058.107mil,1385.678mil)(2058.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2058.107mil,1385.678mil)(2098.107mil,1385.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.152mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2058mil,1386mil)(2058mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.695mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2097.756mil,1385.962mil)(2097.756mil,1496.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.029mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2097.756mil,1385.962mil)(2144.528mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R201-2(2078.107mil,1405.962mil) on Top Layer And Track (2098.107mil,1385.678mil)(2098.107mil,1461.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2053.107mil,1066.473mil)(2093.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2092.107mil,1066.473mil)(2092.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2092.107mil,1066.473mil)(2132.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2093.107mil,1066.473mil)(2093.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2131.107mil,1066.473mil)(2131.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2131.107mil,1066.473mil)(2171.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R202-1(2112.107mil,1086.757mil) on Top Layer And Track (2132.107mil,1066.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2053.107mil,1142.473mil)(2093.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2092.107mil,1066.473mil)(2092.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2092.107mil,1142.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2093.107mil,1066.473mil)(2093.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2131.107mil,1066.473mil)(2131.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2131.107mil,1142.473mil)(2171.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R202-2(2112.107mil,1122.19mil) on Top Layer And Track (2132.107mil,1066.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R203-1(2073.107mil,1086.757mil) on Top Layer And Track (2053.107mil,1066.473mil)(2053.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R203-1(2073.107mil,1086.757mil) on Top Layer And Track (2053.107mil,1066.473mil)(2093.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R203-1(2073.107mil,1086.757mil) on Top Layer And Track (2092.107mil,1066.473mil)(2092.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R203-1(2073.107mil,1086.757mil) on Top Layer And Track (2092.107mil,1066.473mil)(2132.107mil,1066.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R203-1(2073.107mil,1086.757mil) on Top Layer And Track (2093.107mil,1066.473mil)(2093.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R203-2(2073.107mil,1122.19mil) on Top Layer And Track (2053.107mil,1066.473mil)(2053.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R203-2(2073.107mil,1122.19mil) on Top Layer And Track (2053.107mil,1142.473mil)(2093.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R203-2(2073.107mil,1122.19mil) on Top Layer And Track (2092.107mil,1066.473mil)(2092.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Pad R203-2(2073.107mil,1122.19mil) on Top Layer And Track (2092.107mil,1142.473mil)(2132.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R203-2(2073.107mil,1122.19mil) on Top Layer And Track (2093.107mil,1066.473mil)(2093.107mil,1142.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R204-1(2074.107mil,1338.962mil) on Top Layer And Track (2054.107mil,1283.245mil)(2054.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R204-1(2074.107mil,1338.962mil) on Top Layer And Track (2054.107mil,1359.245mil)(2094.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R204-1(2074.107mil,1338.962mil) on Top Layer And Track (2094.107mil,1283.245mil)(2094.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Pad R204-2(2074.107mil,1303.528mil) on Top Layer And Track (2054.107mil,1206.962mil)(2054.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.612mil < 10mil) Between Pad R204-2(2074.107mil,1303.528mil) on Top Layer And Track (2054.107mil,1282.962mil)(2094.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R204-2(2074.107mil,1303.528mil) on Top Layer And Track (2054.107mil,1283.245mil)(2054.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R204-2(2074.107mil,1303.528mil) on Top Layer And Track (2054.107mil,1283.245mil)(2094.107mil,1283.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Pad R204-2(2074.107mil,1303.528mil) on Top Layer And Track (2094.107mil,1206.962mil)(2094.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R204-2(2074.107mil,1303.528mil) on Top Layer And Track (2094.107mil,1283.245mil)(2094.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R205-1(2074.107mil,1227.245mil) on Top Layer And Track (2054.107mil,1206.962mil)(2054.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R205-1(2074.107mil,1227.245mil) on Top Layer And Track (2054.107mil,1206.962mil)(2094.107mil,1206.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R205-1(2074.107mil,1227.245mil) on Top Layer And Track (2094.107mil,1206.962mil)(2094.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R205-2(2074.107mil,1262.678mil) on Top Layer And Track (2054.107mil,1206.962mil)(2054.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R205-2(2074.107mil,1262.678mil) on Top Layer And Track (2054.107mil,1282.962mil)(2094.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Pad R205-2(2074.107mil,1262.678mil) on Top Layer And Track (2054.107mil,1283.245mil)(2054.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.612mil < 10mil) Between Pad R205-2(2074.107mil,1262.678mil) on Top Layer And Track (2054.107mil,1283.245mil)(2094.107mil,1283.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R205-2(2074.107mil,1262.678mil) on Top Layer And Track (2094.107mil,1206.962mil)(2094.107mil,1282.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Pad R205-2(2074.107mil,1262.678mil) on Top Layer And Track (2094.107mil,1283.245mil)(2094.107mil,1359.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.219mil < 10mil) Between Pad R2-1(2359mil,1441.716mil) on Top Layer And Track (2300.902mil,1461.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R2-1(2359mil,1441.716mil) on Top Layer And Track (2339mil,1386mil)(2339mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R2-1(2359mil,1441.716mil) on Top Layer And Track (2339mil,1462mil)(2379mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.143mil < 10mil) Between Pad R2-1(2359mil,1441.716mil) on Top Layer And Track (2340.902mil,1385.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R2-1(2359mil,1441.716mil) on Top Layer And Track (2379mil,1386mil)(2379mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.281mil < 10mil) Between Pad R2-2(2359mil,1406.283mil) on Top Layer And Track (2300.902mil,1385.962mil)(2340.902mil,1385.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R2-2(2359mil,1406.283mil) on Top Layer And Track (2339mil,1386mil)(2339mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R2-2(2359mil,1406.283mil) on Top Layer And Track (2339mil,1386mil)(2379mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.143mil < 10mil) Between Pad R2-2(2359mil,1406.283mil) on Top Layer And Track (2340.902mil,1385.962mil)(2340.902mil,1461.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R2-2(2359mil,1406.283mil) on Top Layer And Track (2379mil,1386mil)(2379mil,1462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1826mil,1109.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1864mil,1033.716mil)(1864mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1864mil,1109.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1866mil,1033.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1903mil,1033.716mil)(1903mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1903mil,1109.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R400-1(1884mil,1089.433mil) on Top Layer And Track (1904mil,1033.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1826mil,1033.716mil)(1866mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1864mil,1033.716mil)(1864mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1864mil,1033.716mil)(1904mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1866mil,1033.716mil)(1866mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1903mil,1033.716mil)(1903mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1903mil,1033.716mil)(1943mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R400-2(1884mil,1054mil) on Top Layer And Track (1904mil,1033.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad R401-1(1961mil,1089.433mil) on Top Layer And Track (1903mil,1109.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R401-1(1961mil,1089.433mil) on Top Layer And Track (1941mil,1033.716mil)(1941mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R401-1(1961mil,1089.433mil) on Top Layer And Track (1941mil,1109.716mil)(1981mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R401-1(1961mil,1089.433mil) on Top Layer And Track (1943mil,1033.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R401-1(1961mil,1089.433mil) on Top Layer And Track (1981mil,1033.716mil)(1981mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad R401-2(1961mil,1054mil) on Top Layer And Track (1903mil,1033.716mil)(1943mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R401-2(1961mil,1054mil) on Top Layer And Track (1941mil,1033.716mil)(1941mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R401-2(1961mil,1054mil) on Top Layer And Track (1941mil,1033.716mil)(1981mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R401-2(1961mil,1054mil) on Top Layer And Track (1943mil,1033.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R401-2(1961mil,1054mil) on Top Layer And Track (1981mil,1033.716mil)(1981mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1864mil,1109.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1903mil,1033.716mil)(1903mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1903mil,1109.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1904mil,1033.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1941mil,1033.716mil)(1941mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1941mil,1109.716mil)(1981mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R402-1(1923mil,1089.433mil) on Top Layer And Track (1943mil,1033.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.807mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1864mil,1033.716mil)(1904mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1903mil,1033.716mil)(1903mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1903mil,1033.716mil)(1943mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1904mil,1033.716mil)(1904mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.045mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1941mil,1033.716mil)(1941mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1941mil,1033.716mil)(1981mil,1033.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.045mil < 10mil) Between Pad R402-2(1923mil,1054mil) on Top Layer And Track (1943mil,1033.716mil)(1943mil,1109.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.306mil < 10mil) Between Pad TP4-1(2160mil,1518mil) on Bottom Layer And Text "LOW" (2176.556mil,1490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U1-A1(2422.422mil,1449.647mil) on Top Layer And Track (2405.158mil,1449.647mil)(2405.158mil,1466.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U1-A1(2422.422mil,1449.647mil) on Top Layer And Track (2405.158mil,1466.91mil)(2422.422mil,1466.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U1-C3(2461.792mil,1410.277mil) on Top Layer And Track (2461.792mil,1393.013mil)(2479.056mil,1393.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U1-C3(2461.792mil,1410.277mil) on Top Layer And Track (2479.056mil,1393.013mil)(2479.056mil,1410.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U400-10(1884.756mil,1263.496mil) on Top Layer And Text "L101" (1857.344mil,1265.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U400-9(1884.756mil,1294.992mil) on Top Layer And Text "L101" (1857.344mil,1265.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.384mil < 10mil) Between Pad X100-1(1555.787mil,1080mil) on Top Layer And Track (1484mil,1046mil)(1524mil,1046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.378mil < 10mil) Between Pad X100-1(1555.787mil,1080mil) on Top Layer And Track (1484mil,1122mil)(1524mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.384mil < 10mil) Between Pad X100-1(1555.787mil,1080mil) on Top Layer And Track (1524mil,1046mil)(1524mil,1122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad X100-1(1555.787mil,1080mil) on Top Layer And Track (1587.677mil,1050.472mil)(1622.323mil,1050.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad X100-1(1555.787mil,1080mil) on Top Layer And Track (1587.677mil,1109.528mil)(1622.323mil,1109.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1587.677mil,1050.472mil)(1622.323mil,1050.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1587.677mil,1109.528mil)(1622.323mil,1109.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.384mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1685mil,1040mil)(1685mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.746mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1685mil,1040mil)(1725mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.746mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.384mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1685mil,1116mil)(1725mil,1116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.384mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1685mil,1117mil)(1685mil,1157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.384mil < 10mil) Between Pad X100-2(1654.213mil,1080mil) on Top Layer And Track (1685mil,1117mil)(1761mil,1117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.384mil]
Rule Violations :729

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.109mil < 10mil) Between Text "CLK" (1691.084mil,1402.392mil) on Bottom Overlay And Track (1531mil,1412.5mil)(1811mil,1412.5mil) on Bottom Overlay Silk Text to Silk Clearance [5.108mil]
   Violation between Silk To Silk Clearance Constraint: (6.109mil < 10mil) Between Text "GND" (1384.556mil,1402.391mil) on Bottom Overlay And Track (1322mil,1413.5mil)(1509.5mil,1413.5mil) on Bottom Overlay Silk Text to Silk Clearance [6.109mil]
   Violation between Silk To Silk Clearance Constraint: (5.109mil < 10mil) Between Text "GND" (1587.556mil,1402.391mil) on Bottom Overlay And Track (1531mil,1412.5mil)(1811mil,1412.5mil) on Bottom Overlay Silk Text to Silk Clearance [5.109mil]
   Violation between Silk To Silk Clearance Constraint: (5.109mil < 10mil) Between Text "RST" (1639.375mil,1402.391mil) on Bottom Overlay And Track (1531mil,1412.5mil)(1811mil,1412.5mil) on Bottom Overlay Silk Text to Silk Clearance [5.109mil]
   Violation between Silk To Silk Clearance Constraint: (6.109mil < 10mil) Between Text "RX" (1489mil,1402.392mil) on Bottom Overlay And Track (1322mil,1413.5mil)(1509.5mil,1413.5mil) on Bottom Overlay Silk Text to Silk Clearance [6.108mil]
   Violation between Silk To Silk Clearance Constraint: (5.109mil < 10mil) Between Text "SWIO" (1742.903mil,1402.391mil) on Bottom Overlay And Track (1531mil,1412.5mil)(1811mil,1412.5mil) on Bottom Overlay Silk Text to Silk Clearance [5.109mil]
   Violation between Silk To Silk Clearance Constraint: (6.109mil < 10mil) Between Text "TX" (1437mil,1402.392mil) on Bottom Overlay And Track (1322mil,1413.5mil)(1509.5mil,1413.5mil) on Bottom Overlay Silk Text to Silk Clearance [6.108mil]
   Violation between Silk To Silk Clearance Constraint: (5.109mil < 10mil) Between Text "VCC" (1794.611mil,1321.362mil) on Bottom Overlay And Track (1531mil,1412.5mil)(1811mil,1412.5mil) on Bottom Overlay Silk Text to Silk Clearance [5.108mil]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room LDO (Bounding Region = (1918.102mil, 1436.016mil, 1955.898mil, 1487.984mil) (False)
Rule Violations :0

Processing Rule : Room BGA (Bounding Region = (2407mil, 1398mil, 2475mil, 1464mil) (False)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 780
Waived Violations : 0
Time Elapsed        : 00:00:01