
Loading design for application trce from file test403_impl3_map.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:17:47 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o test403_impl3.tw1 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml test403_impl3_map.ncd test403_impl3.prf 
Design file:     test403_impl3_map.ncd
Preference file: test403_impl3.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "Clk_FPGA" 125.000000 MHz ;
            553 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.767ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cpt_614__i12  (from Clk_FPGA_c +)
   Destination:    FF         Data in        cpt_614__i12  (to Clk_FPGA_c +)
                   FF                        cpt_614__i11

   Delay:               3.822ns  (24.2% logic, 75.8% route), 5 logic levels.

 Constraint Details:

      3.822ns physical path delay SLICE_0 to SLICE_0 meets
      8.000ns delay constraint less
      0.411ns LSR_SET requirement (totaling 7.589ns) by 3.767ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.273    SLICE_0.CLK to     SLICE_0.Q1 SLICE_0 (from Clk_FPGA_c)
ROUTE         2   e 0.663     SLICE_0.Q1 to   SLICE_425.B1 cpt[12]
CTOF_DEL    ---     0.163   SLICE_425.B1 to   SLICE_425.F1 SLICE_425
ROUTE         1   e 0.663   SLICE_425.F1 to   SLICE_349.A1 n7781
CTOF_DEL    ---     0.163   SLICE_349.A1 to   SLICE_349.F1 SLICE_349
ROUTE         1   e 0.245   SLICE_349.F1 to   SLICE_349.C0 n7340
CTOF_DEL    ---     0.163   SLICE_349.C0 to   SLICE_349.F0 SLICE_349
ROUTE         1   e 0.663   SLICE_349.F0 to    SLICE_66.D1 n7338
CTOF_DEL    ---     0.163    SLICE_66.D1 to    SLICE_66.F1 SLICE_66
ROUTE        14   e 0.663    SLICE_66.F1 to    SLICE_0.LSR cpt_23__N_49 (to Clk_FPGA_c)
                  --------
                    3.822   (24.2% logic, 75.8% route), 5 logic levels.

Report:  236.239MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "Clk_FPGA" 125.000000    |             |             |
MHz ;                                   |  125.000 MHz|  236.239 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 553 paths, 1 nets, and 2398 connections (66.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:17:47 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o test403_impl3.tw1 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml test403_impl3_map.ncd test403_impl3.prf 
Design file:     test403_impl3_map.ncd
Preference file: test403_impl3.prf
Device,speed:    LFE3-70EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "Clk_FPGA" 125.000000 MHz ;
            553 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cpt_614__i12  (from Clk_FPGA_c +)
   Destination:    FF         Data in        cpt_614__i12  (to Clk_FPGA_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay SLICE_0 to SLICE_0 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    SLICE_0.CLK to     SLICE_0.Q1 SLICE_0 (from Clk_FPGA_c)
ROUTE         2   e 0.078     SLICE_0.Q1 to     SLICE_0.A1 cpt[12]
CTOF_DEL    ---     0.058     SLICE_0.A1 to     SLICE_0.F1 SLICE_0
ROUTE         1   e 0.001     SLICE_0.F1 to    SLICE_0.DI1 n113 (to Clk_FPGA_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "Clk_FPGA" 125.000000    |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 553 paths, 1 nets, and 2398 connections (66.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

