{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696228955070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696228955071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 00:42:34 2023 " "Processing started: Mon Oct  2 00:42:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696228955071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696228955071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisplayDriverALU4_4FP -c DisplayDriverALU4_4FP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DisplayDriverALU4_4FP -c DisplayDriverALU4_4FP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696228955071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696228955179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDriverALU4_4FP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayDriverALU4_4FP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDriverALU4_4FP-rtl " "Found design unit 1: DisplayDriverALU4_4FP-rtl" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696228959976 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriverALU4_4FP " "Found entity 1: DisplayDriverALU4_4FP" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696228959976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696228959976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDto7Segs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BCDto7Segs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Segs-rtl " "Found design unit 1: BCDto7Segs-rtl" {  } { { "BCDto7Segs.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/BCDto7Segs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696228959977 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Segs " "Found entity 1: BCDto7Segs" {  } { { "BCDto7Segs.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/BCDto7Segs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696228959977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696228959977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisplayDriverALU4_4FP " "Elaborating entity \"DisplayDriverALU4_4FP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696228960005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Number8 DisplayDriverALU4_4FP.vhd(37) " "Verilog HDL or VHDL warning at DisplayDriverALU4_4FP.vhd(37): object \"r_Number8\" assigned a value but never read" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696228960007 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_MultOp DisplayDriverALU4_4FP.vhd(47) " "Verilog HDL or VHDL warning at DisplayDriverALU4_4FP.vhd(47): object \"r_MultOp\" assigned a value but never read" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696228960007 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_SegsConn1 DisplayDriverALU4_4FP.vhd(94) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(94): signal \"r_SegsConn1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_SegsConn2 DisplayDriverALU4_4FP.vhd(95) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(95): signal \"r_SegsConn2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_SegsConn3 DisplayDriverALU4_4FP.vhd(96) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(96): signal \"r_SegsConn3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_SegsConn4 DisplayDriverALU4_4FP.vhd(97) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(97): signal \"r_SegsConn4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Show DisplayDriverALU4_4FP.vhd(112) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(112): signal \"r_Show\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Segs1 DisplayDriverALU4_4FP.vhd(114) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(114): signal \"r_Segs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Segs2 DisplayDriverALU4_4FP.vhd(117) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(117): signal \"r_Segs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Segs3 DisplayDriverALU4_4FP.vhd(120) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(120): signal \"r_Segs3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Segs4 DisplayDriverALU4_4FP.vhd(123) " "VHDL Process Statement warning at DisplayDriverALU4_4FP.vhd(123): signal \"r_Segs4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayDriverALU4_4FP.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696228960008 "|DisplayDriverALU4_4FP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Segs BCDto7Segs:DisplayDecoder1 " "Elaborating entity \"BCDto7Segs\" for hierarchy \"BCDto7Segs:DisplayDecoder1\"" {  } { { "DisplayDriverALU4_4FP.vhd" "DisplayDecoder1" { Text "/home/lord448/altera/VHDLComponents/DisplayDriverALU4_4FP/DisplayDriverALU4_4FP.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696228960013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696228960372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696228960669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696228960669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696228960688 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696228960688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696228960688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696228960688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696228960692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 00:42:40 2023 " "Processing ended: Mon Oct  2 00:42:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696228960692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696228960692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696228960692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696228960692 ""}
