# Brief summary

Contains a simple Python package to associate raw Verilog signals in the verilator output with well-defined interfaces.
