{
  "Top": "sha3_256_hw",
  "RtlTop": "sha3_256_hw",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha3_256_hw_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "inlen": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "inlen",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha3_256_hw"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha3_256_hw",
    "Version": "1.0",
    "DisplayName": "Sha3_256_hw",
    "Revision": "2114201068",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha3_256_hw_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/fips202.c",
      "..\/..\/fips202.h",
      "..\/..\/sha3_256.c"
    ],
    "TestBench": ["..\/..\/sha3_256_tb.c"],
    "Vhdl": [
      "impl\/vhdl\/sha3_256_hw_control_r_s_axi.vhd",
      "impl\/vhdl\/sha3_256_hw_control_s_axi.vhd",
      "impl\/vhdl\/sha3_256_hw_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha3_256_hw_gmem_m_axi.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sha3_256_hw_mul_32ns_34ns_65_2_1.vhd",
      "impl\/vhdl\/sha3_256_hw_s_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1.vhd",
      "impl\/vhdl\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.vhd",
      "impl\/vhdl\/sha3_256_hw_urem_32ns_9ns_8_36_seq_1.vhd",
      "impl\/vhdl\/sha3_256_hw_urem_32ns_9ns_32_36_seq_1.vhd",
      "impl\/vhdl\/sha3_256_hw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha3_256_hw_control_r_s_axi.v",
      "impl\/verilog\/sha3_256_hw_control_s_axi.v",
      "impl\/verilog\/sha3_256_hw_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha3_256_hw_gmem_m_axi.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.dat",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v",
      "impl\/verilog\/sha3_256_hw_mul_32ns_34ns_65_2_1.v",
      "impl\/verilog\/sha3_256_hw_s_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1.v",
      "impl\/verilog\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.v",
      "impl\/verilog\/sha3_256_hw_urem_32ns_9ns_8_36_seq_1.v",
      "impl\/verilog\/sha3_256_hw_urem_32ns_9ns_32_36_seq_1.v",
      "impl\/verilog\/sha3_256_hw.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/data\/sha3_256_hw.mdd",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/data\/sha3_256_hw.tcl",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/data\/sha3_256_hw.yaml",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw.c",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw.h",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw_hw.h",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw_linux.c",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha3_256_hw.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inlen",
          "access": "W",
          "description": "Data signal of inlen",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inlen",
              "access": "W",
              "description": "Bit 31 to 0 of inlen"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inlen"
        }]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "in"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha3_256_hw",
      "BindInstances": "s_U icmp_ln477_fu_342_p2 grp_fu_336_p0 urem_32ns_9ns_32_36_seq_1_U8 empty_fu_357_p3 empty_30_fu_375_p2 select_ln477_fu_380_p3 mul_32ns_34ns_65_2_1_U7 add_ln477_2_fu_427_p2 sub_ln467_fu_444_p2 icmp_ln477_1_fu_457_p2 icmp_ln478_fu_483_p2 add_ln478_fu_489_p2 icmp_ln26_fu_495_p2 select_ln479_fu_501_p3 select_ln479_1_fu_544_p3 add_ln478_1_fu_509_p2 select_ln478_fu_515_p3 shl_ln27_fu_565_p2 r_1_fu_571_p2 add_ln26_fu_532_p2 icmp_ln26_1_fu_538_p2 xor_ln480_fu_577_p2 j_3_fu_582_p2 add_ln486_fu_463_p2 urem_32ns_9ns_8_36_seq_1_U9 icmp_ln486_fu_612_p2 i_6_fu_617_p2 shl_ln488_fu_677_p2 xor_ln488_fu_683_p2 shl_ln490_fu_700_p2 xor_ln490_fu_710_p2 xor_ln491_fu_728_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "sha3_256_hw_Pipeline_VITIS_LOOP_472_1",
          "InstanceName": "grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296",
          "BindInstances": "icmp_ln472_fu_54_p2 add_ln472_fu_60_p2"
        },
        {
          "ModuleName": "KeccakF1600_StatePermute",
          "InstanceName": "grp_KeccakF1600_StatePermute_fu_302",
          "BindInstances": "icmp_ln127_fu_820_p2 xor_ln131_fu_852_p2 xor_ln131_1_fu_858_p2 xor_ln131_2_fu_864_p2 BCa_fu_870_p2 xor_ln132_fu_876_p2 xor_ln132_1_fu_882_p2 xor_ln132_2_fu_888_p2 BCe_fu_894_p2 xor_ln133_fu_900_p2 xor_ln133_1_fu_906_p2 xor_ln133_2_fu_912_p2 BCi_fu_918_p2 xor_ln134_fu_924_p2 xor_ln134_1_fu_930_p2 xor_ln134_2_fu_936_p2 BCo_fu_942_p2 xor_ln135_fu_948_p2 xor_ln135_1_fu_954_p2 xor_ln135_2_fu_960_p2 BCu_fu_966_p2 Da_fu_992_p2 De_fu_1018_p2 Di_fu_1044_p2 Do_fu_1070_p2 Du_fu_1096_p2 Aba_4_fu_1102_p2 Age_2_fu_1108_p2 Aki_2_fu_1136_p2 Amo_2_fu_1164_p2 Asu_2_fu_1192_p2 xor_ln155_fu_1220_p2 and_ln155_fu_1226_p2 xor_ln155_1_fu_1232_p2 Eba_fu_1238_p2 xor_ln156_fu_1244_p2 and_ln156_fu_1250_p2 Ebe_fu_1256_p2 xor_ln157_fu_1262_p2 and_ln157_fu_1268_p2 Ebi_fu_1274_p2 xor_ln158_fu_1280_p2 and_ln158_fu_1286_p2 Ebo_fu_1292_p2 xor_ln159_fu_1298_p2 and_ln159_fu_1304_p2 Ebu_fu_1310_p2 Abo_2_fu_1316_p2 Agu_2_fu_1336_p2 Aka_2_fu_1356_p2 Ame_2_fu_1376_p2 Asi_2_fu_1396_p2 xor_ln171_fu_1756_p2 and_ln171_fu_1762_p2 Ega_fu_1768_p2 xor_ln172_fu_1774_p2 and_ln172_fu_1780_p2 Ege_fu_1786_p2 xor_ln173_fu_1792_p2 and_ln173_fu_1798_p2 Egi_fu_1804_p2 xor_ln174_fu_1810_p2 and_ln174_fu_1816_p2 Ego_fu_1822_p2 xor_ln175_fu_1828_p2 and_ln175_fu_1834_p2 Egu_fu_1840_p2 Abe_2_fu_1416_p2 Agi_2_fu_1434_p2 Ako_2_fu_1454_p2 Amu_2_fu_1474_p2 Asa_2_fu_1494_p2 xor_ln187_fu_1876_p2 and_ln187_fu_1882_p2 Eka_fu_1888_p2 xor_ln188_fu_1894_p2 and_ln188_fu_1900_p2 Eke_fu_1906_p2 xor_ln189_fu_1912_p2 and_ln189_fu_1918_p2 Eki_fu_1924_p2 xor_ln190_fu_1930_p2 and_ln190_fu_1936_p2 Eko_fu_1942_p2 xor_ln191_fu_1948_p2 and_ln191_fu_1954_p2 Eku_fu_1960_p2 Abu_2_fu_1514_p2 Aga_2_fu_1534_p2 Ake_2_fu_1554_p2 Ami_2_fu_1574_p2 Aso_2_fu_1594_p2 xor_ln203_fu_1996_p2 and_ln203_fu_2002_p2 Ema_fu_2008_p2 xor_ln204_fu_2014_p2 and_ln204_fu_2020_p2 Eme_fu_2026_p2 xor_ln205_fu_2032_p2 and_ln205_fu_2038_p2 Emi_fu_2044_p2 xor_ln206_fu_2050_p2 and_ln206_fu_2056_p2 Emo_fu_2062_p2 xor_ln207_fu_2068_p2 and_ln207_fu_2074_p2 Emu_fu_2080_p2 Abi_2_fu_1614_p2 Ago_2_fu_1634_p2 Aku_2_fu_1654_p2 Ama_2_fu_1674_p2 Ase_2_fu_1694_p2 xor_ln219_fu_2116_p2 and_ln219_fu_2122_p2 Esa_fu_2128_p2 xor_ln220_fu_2134_p2 and_ln220_fu_2140_p2 Ese_fu_2146_p2 xor_ln221_fu_2152_p2 and_ln221_fu_2158_p2 Esi_fu_2164_p2 xor_ln222_fu_2170_p2 and_ln222_fu_2176_p2 Eso_fu_2182_p2 xor_ln223_fu_2188_p2 and_ln223_fu_2194_p2 Esu_fu_2200_p2 xor_ln226_fu_2206_p2 xor_ln226_1_fu_2212_p2 xor_ln226_2_fu_2217_p2 BCa_6_fu_2223_p2 xor_ln227_fu_2229_p2 xor_ln227_1_fu_2235_p2 xor_ln227_2_fu_2240_p2 BCe_6_fu_2246_p2 xor_ln228_fu_2252_p2 xor_ln228_1_fu_2257_p2 xor_ln228_2_fu_2263_p2 BCi_6_fu_2269_p2 xor_ln229_fu_2275_p2 xor_ln229_1_fu_2281_p2 xor_ln229_2_fu_2287_p2 BCo_6_fu_2292_p2 xor_ln230_fu_2298_p2 xor_ln230_1_fu_2303_p2 xor_ln230_2_fu_2309_p2 BCu_6_fu_2315_p2 Da_1_fu_2341_p2 De_1_fu_2367_p2 Di_1_fu_2393_p2 Do_1_fu_2419_p2 Du_1_fu_2445_p2 Eba_2_fu_2451_p2 Ege_1_fu_2456_p2 Eki_1_fu_2484_p2 Emo_1_fu_2512_p2 Esu_1_fu_2540_p2 xor_ln250_fu_2568_p2 and_ln250_fu_2574_p2 xor_ln250_1_fu_2580_p2 Aba_3_fu_2586_p2 xor_ln251_fu_2592_p2 and_ln251_fu_2598_p2 Abe_3_fu_2604_p2 xor_ln252_fu_2610_p2 and_ln252_fu_2616_p2 Abi_3_fu_2622_p2 xor_ln253_fu_2628_p2 and_ln253_fu_2634_p2 Abo_3_fu_2640_p2 xor_ln254_fu_2646_p2 and_ln254_fu_2652_p2 Abu_3_fu_2658_p2 Ebo_1_fu_2664_p2 Egu_1_fu_2691_p2 Eka_1_fu_2719_p2 Eme_1_fu_2747_p2 Esi_1_fu_2775_p2 xor_ln266_fu_2803_p2 and_ln266_fu_2809_p2 Aga_3_fu_2815_p2 xor_ln267_fu_2821_p2 and_ln267_fu_2827_p2 Age_3_fu_2833_p2 xor_ln268_fu_2839_p2 and_ln268_fu_2845_p2 Agi_3_fu_2851_p2 xor_ln269_fu_2857_p2 and_ln269_fu_2863_p2 Ago_3_fu_2869_p2 xor_ln270_fu_2875_p2 and_ln270_fu_2881_p2 Agu_3_fu_2887_p2 Ebe_1_fu_2893_p2 Egi_1_fu_2918_p2 Eko_1_fu_2946_p2 Emu_1_fu_2974_p2 Esa_1_fu_3002_p2 xor_ln282_fu_3030_p2 and_ln282_fu_3036_p2 Aka_3_fu_3042_p2 xor_ln283_fu_3048_p2 and_ln283_fu_3054_p2 Ake_3_fu_3060_p2 xor_ln284_fu_3066_p2 and_ln284_fu_3072_p2 Aki_3_fu_3078_p2 xor_ln285_fu_3084_p2 and_ln285_fu_3090_p2 Ako_3_fu_3096_p2 xor_ln286_fu_3102_p2 and_ln286_fu_3108_p2 Aku_3_fu_3114_p2 Ebu_1_fu_3120_p2 Ega_1_fu_3147_p2 Eke_1_fu_3175_p2 Emi_1_fu_3203_p2 Eso_1_fu_3231_p2 xor_ln298_fu_3259_p2 and_ln298_fu_3265_p2 Ama_3_fu_3271_p2 xor_ln299_fu_3277_p2 and_ln299_fu_3283_p2 Ame_3_fu_3289_p2 xor_ln300_fu_3295_p2 and_ln300_fu_3301_p2 Ami_3_fu_3307_p2 xor_ln301_fu_3313_p2 and_ln301_fu_3319_p2 Amo_3_fu_3325_p2 xor_ln302_fu_3331_p2 and_ln302_fu_3337_p2 Amu_3_fu_3343_p2 Ebi_1_fu_3349_p2 Ego_1_fu_3376_p2 Eku_1_fu_3404_p2 Ema_1_fu_3432_p2 Ese_1_fu_3460_p2 xor_ln314_fu_3488_p2 and_ln314_fu_3494_p2 Asa_3_fu_3500_p2 xor_ln315_fu_3506_p2 and_ln315_fu_3512_p2 Ase_3_fu_3518_p2 xor_ln316_fu_3524_p2 and_ln316_fu_3530_p2 Asi_3_fu_3536_p2 xor_ln317_fu_3542_p2 and_ln317_fu_3548_p2 Aso_3_fu_3554_p2 xor_ln318_fu_3560_p2 and_ln318_fu_3566_p2 Asu_3_fu_3572_p2 add_ln127_fu_841_p2 KeccakF_RoundConstants_U"
        },
        {
          "ModuleName": "sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1",
          "InstanceName": "grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309",
          "BindInstances": "icmp_ln759_fu_125_p2 add_ln759_fu_131_p2 icmp_ln43_fu_154_p2 select_ln754_fu_160_p3 add_ln759_1_fu_168_p2 select_ln759_fu_174_p3 first_iter_1_fu_182_p2 lshr_ln45_fu_232_p2 add_ln43_fu_197_p2"
        }
      ]
    },
    "Info": {
      "sha3_256_hw_Pipeline_VITIS_LOOP_472_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KeccakF1600_StatePermute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha3_256_hw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sha3_256_hw_Pipeline_VITIS_LOOP_472_1": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.622"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_472_1",
            "TripCount": "25",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "KeccakF1600_StatePermute": {
        "Latency": {
          "LatencyBest": "62",
          "LatencyAvg": "62",
          "LatencyWorst": "62",
          "PipelineII": "62",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.538"
        },
        "Loops": [{
            "Name": "state_permute",
            "TripCount": "12",
            "Latency": "36",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "3238",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "16900",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_759_1_VITIS_LOOP_43_1",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "334",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha3_256_hw": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_477_2",
            "TripCount": "",
            "LatencyMin": "204",
            "LatencyMax": "6442450968",
            "Latency": "204 ~ 6442450968",
            "PipelineII": "",
            "PipelineDepth": "204",
            "Loops": [{
                "Name": "absorb_loop2_VITIS_LOOP_26_1",
                "TripCount": "136",
                "Latency": "138",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "absorb_loop3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "6655",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "21566",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "40",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-04 14:28:06 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
