vendor_name = ModelSim
source_file = 1, H:/FPGA/low_trans_test/lvds_ip_auto_align.v
source_file = 1, H:/FPGA/low_trans_test/data_repeat_align.v
source_file = 1, H:/FPGA/low_trans_test/data_tranmit_auto_align .v
source_file = 1, H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v
source_file = 1, H:/FPGA/low_trans_test/lvds_align.v
source_file = 1, H:/FPGA/low_trans_test/data_receive.v
source_file = 1, H:/FPGA/low_trans_test/low_trans_test.sdc
source_file = 1, H:/FPGA/low_trans_test/decode.v
source_file = 1, H:/FPGA/low_trans_test/encode.v
source_file = 1, H:/FPGA/low_trans_test/clk_pll.qip
source_file = 1, H:/FPGA/low_trans_test/clk_pll.v
source_file = 1, H:/FPGA/low_trans_test/iserdes.qip
source_file = 1, H:/FPGA/low_trans_test/iserdes.v
source_file = 1, H:/FPGA/low_trans_test/oserdes.qip
source_file = 1, H:/FPGA/low_trans_test/oserdes.v
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/FPGA/low_trans_test/db/clk_pll_altpll2.v
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_pll.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.inc
source_file = 1, H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.inc
source_file = 1, H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v
design_name = lvds_ip_auto_align
instance = comp, \trans_inst|clk_ins|altpll_component|auto_generated|pll1 , trans_inst|clk_ins|altpll_component|auto_generated|pll1, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~0 , trans_inst|Add0~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~2 , trans_inst|Add0~2, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~4 , trans_inst|Add0~4, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~6 , trans_inst|Add0~6, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~8 , trans_inst|Add0~8, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~10 , trans_inst|Add0~10, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~12 , trans_inst|Add0~12, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~14 , trans_inst|Add0~14, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~16 , trans_inst|Add0~16, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~18 , trans_inst|Add0~18, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~20 , trans_inst|Add0~20, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~22 , trans_inst|Add0~22, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~24 , trans_inst|Add0~24, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~26 , trans_inst|Add0~26, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~28 , trans_inst|Add0~28, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~30 , trans_inst|Add0~30, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~32 , trans_inst|Add0~32, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~34 , trans_inst|Add0~34, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~36 , trans_inst|Add0~36, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add0~38 , trans_inst|Add0~38, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~0 , trans_inst|Add2~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~2 , trans_inst|Add2~2, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~4 , trans_inst|Add2~4, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~6 , trans_inst|Add2~6, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~8 , trans_inst|Add2~8, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~10 , trans_inst|Add2~10, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~12 , trans_inst|Add2~12, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~14 , trans_inst|Add2~14, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[4] , trans_inst|count[4], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[5] , trans_inst|count[5], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[1] , trans_inst|count[1], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[2] , trans_inst|count[2], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[6] , trans_inst|count[6], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[7] , trans_inst|count[7], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[3] , trans_inst|count[3], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[8] , trans_inst|count[8], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[9] , trans_inst|count[9], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[0] , trans_inst|count[0], lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[0]~10 , trans_inst|count[0]~10, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[1]~12 , trans_inst|count[1]~12, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[2]~14 , trans_inst|count[2]~14, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[3]~16 , trans_inst|count[3]~16, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[4]~18 , trans_inst|count[4]~18, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[5]~20 , trans_inst|count[5]~20, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[6]~22 , trans_inst|count[6]~22, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[7]~24 , trans_inst|count[7]~24, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[8]~26 , trans_inst|count[8]~26, lvds_ip_auto_align, 1
instance = comp, \trans_inst|count[9]~28 , trans_inst|count[9]~28, lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[20] , trans_inst|cnt[20], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[19] , trans_inst|cnt[19], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[18] , trans_inst|cnt[18], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[17] , trans_inst|cnt[17], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[16] , trans_inst|cnt[16], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[15] , trans_inst|cnt[15], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[14] , trans_inst|cnt[14], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[13] , trans_inst|cnt[13], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[12] , trans_inst|cnt[12], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[11] , trans_inst|cnt[11], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[10] , trans_inst|cnt[10], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[9] , trans_inst|cnt[9], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[8] , trans_inst|cnt[8], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[7] , trans_inst|cnt[7], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[6] , trans_inst|cnt[6], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[5] , trans_inst|cnt[5], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[4] , trans_inst|cnt[4], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[3] , trans_inst|cnt[3], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[2] , trans_inst|cnt[2], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[1] , trans_inst|cnt[1], lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[0] , trans_inst|cnt[0], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[7] , trans_inst|unendata[7], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[6] , trans_inst|unendata[6], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[5] , trans_inst|unendata[5], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[4] , trans_inst|unendata[4], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[3] , trans_inst|unendata[3], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[2] , trans_inst|unendata[2], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[1] , trans_inst|unendata[1], lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata[0] , trans_inst|unendata[0], lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~0 , trans_inst|Equal0~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~1 , trans_inst|Equal0~1, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~2 , trans_inst|Equal0~2, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~3 , trans_inst|Equal0~3, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~4 , trans_inst|Equal0~4, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~5 , trans_inst|Equal0~5, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal0~6 , trans_inst|Equal0~6, lvds_ip_auto_align, 1
instance = comp, \trans_inst|cnt[0]~0 , trans_inst|cnt[0]~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|dvalid , trans_inst|dvalid, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal2~0 , trans_inst|Equal2~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal2~1 , trans_inst|Equal2~1, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Equal2~2 , trans_inst|Equal2~2, lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata~0 , trans_inst|unendata~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|reset_i , trans_inst|reset_i, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~16 , trans_inst|Add2~16, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~17 , trans_inst|Add2~17, lvds_ip_auto_align, 1
instance = comp, \trans_inst|Add2~18 , trans_inst|Add2~18, lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata~1 , trans_inst|unendata~1, lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata~2 , trans_inst|unendata~2, lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata~3 , trans_inst|unendata~3, lvds_ip_auto_align, 1
instance = comp, \trans_inst|unendata~4 , trans_inst|unendata~4, lvds_ip_auto_align, 1
instance = comp, \trans_inst|always2~0 , trans_inst|always2~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|always2~1 , trans_inst|always2~1, lvds_ip_auto_align, 1
instance = comp, \trans_inst|always2~2 , trans_inst|always2~2, lvds_ip_auto_align, 1
instance = comp, \trans_inst|always2~3 , trans_inst|always2~3, lvds_ip_auto_align, 1
instance = comp, \trans_inst|always2~4 , trans_inst|always2~4, lvds_ip_auto_align, 1
instance = comp, \trans_inst|LessThan0~0 , trans_inst|LessThan0~0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|LessThan0~1 , trans_inst|LessThan0~1, lvds_ip_auto_align, 1
instance = comp, \trans_inst|LessThan0~2 , trans_inst|LessThan0~2, lvds_ip_auto_align, 1
instance = comp, \sysclk~inputclkctrl , sysclk~inputclkctrl, lvds_ip_auto_align, 1
instance = comp, \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, lvds_ip_auto_align, 1
instance = comp, \trans_inst|reset_i~feeder , trans_inst|reset_i~feeder, lvds_ip_auto_align, 1
instance = comp, \data_txp~output , data_txp~output, lvds_ip_auto_align, 1
instance = comp, \clk_out~output , clk_out~output, lvds_ip_auto_align, 1
instance = comp, \clk_out_en~output , clk_out_en~output, lvds_ip_auto_align, 1
instance = comp, \clk_in_en~output , clk_in_en~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[0]~output , rx_out[0]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[1]~output , rx_out[1]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[2]~output , rx_out[2]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[3]~output , rx_out[3]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[4]~output , rx_out[4]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[5]~output , rx_out[5]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[6]~output , rx_out[6]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[7]~output , rx_out[7]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[8]~output , rx_out[8]~output, lvds_ip_auto_align, 1
instance = comp, \rx_out[9]~output , rx_out[9]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[0]~output , dedata[0]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[1]~output , dedata[1]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[2]~output , dedata[2]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[3]~output , dedata[3]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[4]~output , dedata[4]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[5]~output , dedata[5]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[6]~output , dedata[6]~output, lvds_ip_auto_align, 1
instance = comp, \dedata[7]~output , dedata[7]~output, lvds_ip_auto_align, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, lvds_ip_auto_align, 1
instance = comp, \sysclk~input , sysclk~input, lvds_ip_auto_align, 1
instance = comp, \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, lvds_ip_auto_align, 1
instance = comp, \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 , trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0, lvds_ip_auto_align, 1
instance = comp, \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out , trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out, lvds_ip_auto_align, 1
instance = comp, \clk_in~input , clk_in~input, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll , rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl , rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl , rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[0]~5 , inst|cnt[0]~5, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[0]~10 , align_inst|cnt[0]~10, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ci , rece|decoder|ci, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ci_1 , rece|decoder|ci_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ai , rece|decoder|ai, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0, lvds_ip_auto_align, 1
instance = comp, \data_rxp~input , data_rxp~input, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] , rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|di~feeder , rece|decoder|di~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|di , rece|decoder|di, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bi , rece|decoder|bi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22~0 , rece|decoder|p22~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22 , rece|decoder|p22, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ei , rece|decoder|ei, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ei_1 , rece|decoder|ei_1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ii , rece|decoder|ii, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ii_1~feeder , rece|decoder|ii_1~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ii_1 , rece|decoder|ii_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22ancneeqi~0 , rece|decoder|p22ancneeqi~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bi_1~feeder , rece|decoder|bi_1~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bi_1 , rece|decoder|bi_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22bncneeqi~0 , rece|decoder|p22bncneeqi~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22bncneeqi , rece|decoder|p22bncneeqi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13~0 , rece|decoder|p13~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13 , rece|decoder|p13, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13en~0 , rece|decoder|p13en~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13en , rece|decoder|p13en, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|di_1 , rece|decoder|di_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13dei~0 , rece|decoder|p13dei~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13dei , rece|decoder|p13dei, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|cndnenin~0 , rece|decoder|cndnenin~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|cndnenin , rece|decoder|cndnenin, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p31~0 , rece|decoder|p31~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p31 , rece|decoder|p31, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p31i~0 , rece|decoder|p31i~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p31i , rece|decoder|p31i, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|d_o~0 , rece|decoder|d_o~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ai_1~feeder , rece|decoder|ai_1~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ai_1 , rece|decoder|ai_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|abei~0 , rece|decoder|abei~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|abei , rece|decoder|abei, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|d_o~1 , rece|decoder|d_o~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|di_2 , rece|decoder|di_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22aceeqi~0 , rece|decoder|p22aceeqi~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22aceeqi~1 , rece|decoder|p22aceeqi~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22aceeqi , rece|decoder|p22aceeqi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|d_o~2 , rece|decoder|d_o~2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|d_o , rece|decoder|d_o, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[3] , align_inst|data_reg1[3], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ai_2~feeder , rece|decoder|ai_2~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ai_2 , rece|decoder|ai_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22ancneeqi~1 , rece|decoder|p22ancneeqi~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22ancneeqi , rece|decoder|p22ancneeqi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ao~0 , rece|decoder|ao~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ao , rece|decoder|ao, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[0] , align_inst|data_reg1[0], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bo~0 , rece|decoder|bo~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22bceeqi~0 , rece|decoder|p22bceeqi~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p22bceeqi , rece|decoder|p22bceeqi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bi_2~feeder , rece|decoder|bi_2~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bi_2 , rece|decoder|bi_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bo~1 , rece|decoder|bo~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|bo , rece|decoder|bo, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[1] , align_inst|data_reg1[1], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|anbnenin~0 , rece|decoder|anbnenin~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|anbnenin , rece|decoder|anbnenin, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|co~0 , rece|decoder|co~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ci_2 , rece|decoder|ci_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|co~1 , rece|decoder|co~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|co , rece|decoder|co, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[2] , align_inst|data_reg1[2], lvds_ip_auto_align, 1
instance = comp, \align_inst|always1~1 , align_inst|always1~1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|hi~feeder , rece|decoder|hi~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|hi , rece|decoder|hi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|hi_1~feeder , rece|decoder|hi_1~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|hi_1 , rece|decoder|hi_1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|gi , rece|decoder|gi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|gi_1~feeder , rece|decoder|gi_1~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|gi_1 , rece|decoder|gi_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|k28p~0 , rece|decoder|k28p~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|k28p , rece|decoder|k28p, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_3~0 , rece|decoder|go_3~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_3 , rece|decoder|go_3, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_4~0 , rece|decoder|go_4~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_4 , rece|decoder|go_4, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ji~feeder , rece|decoder|ji~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ji , rece|decoder|ji, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ji_1 , rece|decoder|ji_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fi , rece|decoder|fi, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fi_1 , rece|decoder|fi_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_4~0 , rece|decoder|ho_4~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_2~0 , rece|decoder|go_2~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_2 , rece|decoder|go_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_1~0 , rece|decoder|ho_1~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_1~0 , rece|decoder|go_1~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go_1 , rece|decoder|go_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go~0 , rece|decoder|go~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|go , rece|decoder|go, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[6]~feeder , align_inst|data_reg1[6]~feeder, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[6] , align_inst|data_reg1[6], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[6] , align_inst|data_reg2[6], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_4~1 , rece|decoder|ho_4~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_4 , rece|decoder|ho_4, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_3~0 , rece|decoder|ho_3~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_3~1 , rece|decoder|ho_3~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_3 , rece|decoder|ho_3, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho~1 , rece|decoder|ho~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_1~1 , rece|decoder|ho_1~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_1 , rece|decoder|ho_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_3~0 , rece|decoder|fo_3~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_2~0 , rece|decoder|ho_2~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_2 , rece|decoder|ho_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ji_2 , rece|decoder|ji_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|hi_2 , rece|decoder|hi_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho~0 , rece|decoder|ho~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_6~0 , rece|decoder|ho_6~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_6 , rece|decoder|ho_6, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_5~0 , rece|decoder|ho_5~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho_5 , rece|decoder|ho_5, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho~2 , rece|decoder|ho~2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ho , rece|decoder|ho, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[7]~feeder , align_inst|data_reg1[7]~feeder, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[7] , align_inst|data_reg1[7], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[7] , align_inst|data_reg2[7], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_4 , rece|decoder|fo_4, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_3 , rece|decoder|fo_3, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_1~0 , rece|decoder|fo_1~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_1 , rece|decoder|fo_1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_2~0 , rece|decoder|fo_2~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo_2 , rece|decoder|fo_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo~0 , rece|decoder|fo~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|fo , rece|decoder|fo, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[5] , align_inst|data_reg1[5], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[5] , align_inst|data_reg2[5], lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13in~0 , rece|decoder|p13in~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|p13in , rece|decoder|p13in, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|eo~0 , rece|decoder|eo~0, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ei_2~feeder , rece|decoder|ei_2~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|ei_2 , rece|decoder|ei_2, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|eo~1 , rece|decoder|eo~1, lvds_ip_auto_align, 1
instance = comp, \rece|decoder|eo , rece|decoder|eo, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg1[4] , align_inst|data_reg1[4], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[4]~feeder , align_inst|data_reg2[4]~feeder, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[4] , align_inst|data_reg2[4], lvds_ip_auto_align, 1
instance = comp, \align_inst|always1~2 , align_inst|always1~2, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[2]~feeder , align_inst|data_reg2[2]~feeder, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[2] , align_inst|data_reg2[2], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[1] , align_inst|data_reg2[1], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[0] , align_inst|data_reg2[0], lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[3]~feeder , align_inst|data_reg2[3]~feeder, lvds_ip_auto_align, 1
instance = comp, \align_inst|data_reg2[3] , align_inst|data_reg2[3], lvds_ip_auto_align, 1
instance = comp, \align_inst|always1~3 , align_inst|always1~3, lvds_ip_auto_align, 1
instance = comp, \align_inst|always1~0 , align_inst|always1~0, lvds_ip_auto_align, 1
instance = comp, \align_inst|always1~4 , align_inst|always1~4, lvds_ip_auto_align, 1
instance = comp, \align_inst|head_flag , align_inst|head_flag, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[1]~12 , align_inst|cnt[1]~12, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[2]~14 , align_inst|cnt[2]~14, lvds_ip_auto_align, 1
instance = comp, \~GND , ~GND, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[2] , align_inst|cnt[2], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[3]~16 , align_inst|cnt[3]~16, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[3] , align_inst|cnt[3], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[4]~18 , align_inst|cnt[4]~18, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[4] , align_inst|cnt[4], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[5]~20 , align_inst|cnt[5]~20, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[5] , align_inst|cnt[5], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[6]~22 , align_inst|cnt[6]~22, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[6] , align_inst|cnt[6], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[7]~24 , align_inst|cnt[7]~24, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[7] , align_inst|cnt[7], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[8]~26 , align_inst|cnt[8]~26, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[8] , align_inst|cnt[8], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[9]~28 , align_inst|cnt[9]~28, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[9] , align_inst|cnt[9], lvds_ip_auto_align, 1
instance = comp, \align_inst|Equal0~3 , align_inst|Equal0~3, lvds_ip_auto_align, 1
instance = comp, \align_inst|always2~0 , align_inst|always2~0, lvds_ip_auto_align, 1
instance = comp, \align_inst|always2~1 , align_inst|always2~1, lvds_ip_auto_align, 1
instance = comp, \align_inst|Equal0~0 , align_inst|Equal0~0, lvds_ip_auto_align, 1
instance = comp, \align_inst|always2~2 , align_inst|always2~2, lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[0] , align_inst|cnt[0], lvds_ip_auto_align, 1
instance = comp, \align_inst|cnt[1] , align_inst|cnt[1], lvds_ip_auto_align, 1
instance = comp, \align_inst|Equal0~1 , align_inst|Equal0~1, lvds_ip_auto_align, 1
instance = comp, \align_inst|Equal0~2 , align_inst|Equal0~2, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[1]~7 , inst|cnt[1]~7, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[1] , inst|cnt[1], lvds_ip_auto_align, 1
instance = comp, \inst|cnt[2]~9 , inst|cnt[2]~9, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[2] , inst|cnt[2], lvds_ip_auto_align, 1
instance = comp, \inst|cnt[3]~11 , inst|cnt[3]~11, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[3] , inst|cnt[3], lvds_ip_auto_align, 1
instance = comp, \inst|cnt[4]~13 , inst|cnt[4]~13, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[4] , inst|cnt[4], lvds_ip_auto_align, 1
instance = comp, \inst|Equal6~0 , inst|Equal6~0, lvds_ip_auto_align, 1
instance = comp, \inst|Equal6~1 , inst|Equal6~1, lvds_ip_auto_align, 1
instance = comp, \inst|Equal5~0 , inst|Equal5~0, lvds_ip_auto_align, 1
instance = comp, \inst|Equal5~1 , inst|Equal5~1, lvds_ip_auto_align, 1
instance = comp, \inst|Equal5~2 , inst|Equal5~2, lvds_ip_auto_align, 1
instance = comp, \inst|Equal4~0 , inst|Equal4~0, lvds_ip_auto_align, 1
instance = comp, \inst|Equal4~1 , inst|Equal4~1, lvds_ip_auto_align, 1
instance = comp, \inst|Equal4~2 , inst|Equal4~2, lvds_ip_auto_align, 1
instance = comp, \inst|always2~1 , inst|always2~1, lvds_ip_auto_align, 1
instance = comp, \inst|judge_done[1]~2 , inst|judge_done[1]~2, lvds_ip_auto_align, 1
instance = comp, \inst|judge_done[1] , inst|judge_done[1], lvds_ip_auto_align, 1
instance = comp, \inst|judge_done~3 , inst|judge_done~3, lvds_ip_auto_align, 1
instance = comp, \inst|judge_done[0] , inst|judge_done[0], lvds_ip_auto_align, 1
instance = comp, \inst|judge_done[2]~0 , inst|judge_done[2]~0, lvds_ip_auto_align, 1
instance = comp, \inst|always2~0 , inst|always2~0, lvds_ip_auto_align, 1
instance = comp, \inst|judge_done[2]~1 , inst|judge_done[2]~1, lvds_ip_auto_align, 1
instance = comp, \inst|judge_done[2] , inst|judge_done[2], lvds_ip_auto_align, 1
instance = comp, \inst|align_done~0 , inst|align_done~0, lvds_ip_auto_align, 1
instance = comp, \inst|align_done~1 , inst|align_done~1, lvds_ip_auto_align, 1
instance = comp, \inst|align_done , inst|align_done, lvds_ip_auto_align, 1
instance = comp, \inst|cnt[0] , inst|cnt[0], lvds_ip_auto_align, 1
instance = comp, \inst|Equal0~0 , inst|Equal0~0, lvds_ip_auto_align, 1
instance = comp, \inst|Equal0~1 , inst|Equal0~1, lvds_ip_auto_align, 1
instance = comp, \inst|rx_data_align , inst|rx_data_align, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg , rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder , rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1 , rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg , rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] , rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3], lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 , rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5, lvds_ip_auto_align, 1
instance = comp, \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] , rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0], lvds_ip_auto_align, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, lvds_ip_auto_align, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, lvds_ip_auto_align, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, lvds_ip_auto_align, 1
