// Seed: 1938975739
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_13 = id_5;
  module_0 modCall_1 (id_5);
  assign id_4[id_13] = 1;
  assign id_4 = id_13;
endmodule
