<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="C:/AVNET_ZED_HDMI/example.hls/example.hls.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="6e3a74b3019d4356a296cbee359e553a"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../2014_4.1/avnet_zed_hdmi_core"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../pixelq_op/solution2"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/tutorial/tutorial.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../2014_4.1/tutorial.orig/tutorial.srcs/sources_1/bd/tutorial/tutorial.bd"/>
          <Attr Name="ImportTime" Val="1425235815"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_proc_sys_reset_0/tutorial_proc_sys_reset_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_gnd_0/tutorial_gnd_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_axi_mem_intercon_0/tutorial_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_processing_system7_0_axi_periph_0/tutorial_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_xbar_1/tutorial_xbar_1.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_xbar_0/tutorial_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_v_cresample_0_0/tutorial_v_cresample_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="hw_handoff/tutorial_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="hw_handoff/tutorial.hwh"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="tutorial_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_auto_pc_2/tutorial_auto_pc_2.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_auto_pc_1/tutorial_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_auto_pc_0/tutorial_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_pixelq_op_0_0/tutorial_pixelq_op_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_processing_system7_0_axi_periph_1_0/tutorial_processing_system7_0_axi_periph_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_v_cfa_0_0/tutorial_v_cfa_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_v_tpg_0_0/tutorial_v_tpg_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="hdl/tutorial.v"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_zed_hdmi_out_0_0/tutorial_zed_hdmi_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="tutorial.bd" FileRelPathName="ip/tutorial_vcc_0/tutorial_vcc_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/tutorial/hdl/tutorial_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../2014_4.1/tutorial.orig/tutorial.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v"/>
          <Attr Name="ImportTime" Val="1425235814"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tutorial_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/zedboard_hdmi_display.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../2014_4.1/constraints/zedboard_hdmi_display.xdc"/>
          <Attr Name="ImportTime" Val="1403557269"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constraints/zedboard_hdmi_display.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tutorial_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
