Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Apr 13 00:32:34 2018
| Host             : larry-Inspiron-13-7368 running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file minized_petalinux_wrapper_power_routed.rpt -pb minized_petalinux_wrapper_power_summary_routed.pb -rpx minized_petalinux_wrapper_power_routed.rpx
| Design           : minized_petalinux_wrapper
| Device           : xc7z007sclg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Preliminary
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.548        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.425        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.1         |
| Junction Temperature (C) | 42.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        4 |       --- |             --- |
| Slice Logic              |     0.096 |    20520 |       --- |             --- |
|   LUT as Logic           |     0.095 |     8028 |     14400 |           55.75 |
|   Register               |    <0.001 |     8859 |     28800 |           30.76 |
|   LUT as Distributed RAM |    <0.001 |      618 |      6000 |           10.30 |
|   CARRY4                 |    <0.001 |      136 |      4400 |            3.09 |
|   LUT as Shift Register  |    <0.001 |      222 |      6000 |            3.70 |
|   F7/F8 Muxes            |    <0.001 |        8 |     17600 |            0.05 |
|   Others                 |     0.000 |      696 |       --- |             --- |
| Signals                  |     0.119 |    14952 |       --- |             --- |
| Block RAM                |     0.004 |       14 |        50 |           28.00 |
| I/O                      |     0.004 |       19 |        54 |           35.19 |
| PS7                      |     1.176 |        1 |       --- |             --- |
| Static Power             |     0.124 |          |           |                 |
| Total                    |     1.548 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.251 |       0.244 |      0.007 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.695 |       0.667 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                               | Constraint (ns) |
+------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0 | minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            13.3 |
| clk_fpga_1 | minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            27.5 |
+------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| minized_petalinux_wrapper                                                                 |     1.425 |
|   iic_rtl_0_scl_iobuf                                                                     |     0.000 |
|   iic_rtl_0_sda_iobuf                                                                     |     0.000 |
|   minized_petalinux_i                                                                     |     1.423 |
|     axi_dma_0                                                                             |     0.009 |
|       U0                                                                                  |     0.009 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                         |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                              |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                            |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                    |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                         |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                              |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                            |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                              |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                   |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                          |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                          |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                 |     0.008 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                               |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                              |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                   |    <0.001 |
|               I_DATA_FIFO                                                                 |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                               |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                    |    <0.001 |
|                     xpm_fifo_base_inst                                                    |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                 |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                     |    <0.001 |
|                       rdp_inst                                                            |    <0.001 |
|                       rdpp1_inst                                                          |    <0.001 |
|                       wrp_inst                                                            |    <0.001 |
|                       wrpp1_inst                                                          |    <0.001 |
|                       xpm_fifo_rst_inst                                                   |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|             I_ADDR_CNTL                                                                   |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|             I_CMD_STATUS                                                                  |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                          |    <0.001 |
|               I_CMD_FIFO                                                                  |    <0.001 |
|             I_MSTR_PCC                                                                    |    <0.001 |
|             I_RD_DATA_CNTL                                                                |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|             I_RD_STATUS_CNTLR                                                             |    <0.001 |
|             I_RESET                                                                       |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                               |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                         |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                           |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                       |    <0.001 |
|               I_DATA_FIFO                                                                 |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                               |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                    |    <0.001 |
|                     xpm_fifo_base_inst                                                    |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                     |    <0.001 |
|                       rdp_inst                                                            |    <0.001 |
|                       rdpp1_inst                                                          |    <0.001 |
|                       wrp_inst                                                            |    <0.001 |
|                       wrpp1_inst                                                          |    <0.001 |
|                       xpm_fifo_rst_inst                                                   |    <0.001 |
|               I_XD_FIFO                                                                   |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                           |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                    |    <0.001 |
|                     xpm_fifo_base_inst                                                    |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                 |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10                        |    <0.001 |
|                       rdp_inst                                                            |    <0.001 |
|                       rdpp1_inst                                                          |    <0.001 |
|                       wrp_inst                                                            |    <0.001 |
|                       wrpp1_inst                                                          |    <0.001 |
|                       xpm_fifo_rst_inst                                                   |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                         |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                        |     0.002 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                          |     0.002 |
|                 I_MSSAI_SKID_BUF                                                          |    <0.001 |
|                 I_TSTRB_FIFO                                                              |    <0.001 |
|                   USE_SYNC_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                     NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                       xpm_fifo_instance.xpm_fifo_sync_inst                                |    <0.001 |
|                         xpm_fifo_base_inst                                                |    <0.001 |
|                           gen_sdpram.xpm_memory_base_inst                                 |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                     |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17                   |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22                   |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                    |    <0.001 |
|                           rdp_inst                                                        |    <0.001 |
|                           rdpp1_inst                                                      |    <0.001 |
|                           wrp_inst                                                        |    <0.001 |
|                           wrpp1_inst                                                      |    <0.001 |
|                           xpm_fifo_rst_inst                                               |    <0.001 |
|                 SLICE_INSERTION                                                           |    <0.001 |
|               I_DRE_CNTL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|             I_ADDR_CNTL                                                                   |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|             I_CMD_STATUS                                                                  |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                          |    <0.001 |
|               I_CMD_FIFO                                                                  |    <0.001 |
|             I_RESET                                                                       |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                          |    <0.001 |
|             I_WR_DATA_CNTL                                                                |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                               |     0.000 |
|             I_WR_STATUS_CNTLR                                                             |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                     DYNSHREG_F_I                                                          |    <0.001 |
|         I_RST_MODULE                                                                      |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                      |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                      |    <0.001 |
|           REG_HRD_RST                                                                     |    <0.001 |
|           REG_HRD_RST_OUT                                                                 |    <0.001 |
|     axi_gpio_0                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|     axi_gpio_1                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     axi_iic_0                                                                             |     0.001 |
|       U0                                                                                  |     0.001 |
|         X_IIC                                                                             |     0.001 |
|           DYN_MASTER_I                                                                    |    <0.001 |
|           FILTER_I                                                                        |    <0.001 |
|             SCL_DEBOUNCE                                                                  |    <0.001 |
|               INPUT_DOUBLE_REGS                                                           |    <0.001 |
|             SDA_DEBOUNCE                                                                  |    <0.001 |
|               INPUT_DOUBLE_REGS                                                           |    <0.001 |
|           IIC_CONTROL_I                                                                   |    <0.001 |
|             BITCNT                                                                        |    <0.001 |
|             CLKCNT                                                                        |    <0.001 |
|             I2CDATA_REG                                                                   |    <0.001 |
|             I2CHEADER_REG                                                                 |    <0.001 |
|             SETUP_CNT                                                                     |    <0.001 |
|           READ_FIFO_I                                                                     |    <0.001 |
|           REG_INTERFACE_I                                                                 |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                               |    <0.001 |
|           WRITE_FIFO_I                                                                    |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                 |    <0.001 |
|             AXI_LITE_IPIF_I                                                               |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                          |    <0.001 |
|                 I_DECODER                                                                 |    <0.001 |
|             X_INTERRUPT_CONTROL                                                           |    <0.001 |
|             X_SOFT_RESET                                                                  |    <0.001 |
|     axi_smc                                                                               |     0.018 |
|       inst                                                                                |     0.018 |
|         clk_map                                                                           |    <0.001 |
|           psr_aclk                                                                        |    <0.001 |
|             U0                                                                            |    <0.001 |
|               EXT_LPF                                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|               SEQ                                                                         |    <0.001 |
|                 SEQ_COUNTER                                                               |    <0.001 |
|         m00_exit_pipeline                                                                 |     0.003 |
|           m00_exit                                                                        |     0.003 |
|             inst                                                                          |     0.003 |
|               ar_reg                                                                      |    <0.001 |
|               aw_reg                                                                      |    <0.001 |
|               b_reg                                                                       |    <0.001 |
|               exit_inst                                                                   |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                 |    <0.001 |
|                   gen_srls[15].srl_nx1                                                    |    <0.001 |
|                   gen_srls[16].srl_nx1                                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                 |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|               r_reg                                                                       |    <0.001 |
|               splitter_inst                                                               |     0.001 |
|                 gen_axi3.axi3_conv_inst                                                   |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                     |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                               |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                  |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                       gen_srls[4].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.write_data_inst                                               |    <0.001 |
|               w_reg                                                                       |    <0.001 |
|         m00_nodes                                                                         |     0.004 |
|           m00_ar_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|           m00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                    |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter   |    <0.001 |
|           m00_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_r_node                                                                      |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_w_node                                                                      |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|         s01_entry_pipeline                                                                |     0.002 |
|           s01_mmu                                                                         |     0.001 |
|             inst                                                                          |     0.001 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |    <0.001 |
|           s01_si_converter                                                                |    <0.001 |
|             inst                                                                          |    <0.001 |
|               splitter_inst                                                               |    <0.001 |
|                 ar_cmd_reg                                                                |    <0.001 |
|                 gen_rsplitter.gen_rthread_loop[0].r_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|         s01_nodes                                                                         |     0.002 |
|           s01_ar_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_r_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         s02_entry_pipeline                                                                |     0.003 |
|           s02_mmu                                                                         |     0.002 |
|             inst                                                                          |     0.002 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               w_sreg                                                                      |    <0.001 |
|           s02_si_converter                                                                |     0.001 |
|             inst                                                                          |     0.001 |
|               splitter_inst                                                               |     0.001 |
|                 aw_cmd_reg                                                                |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|         s02_nodes                                                                         |     0.002 |
|           s02_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s02_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s02_w_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         switchboards                                                                      |     0.001 |
|           ar_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           aw_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           b_switchboard                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                  |    <0.001 |
|           r_switchboard                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                  |    <0.001 |
|           w_switchboard                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|     axilite_aes_cntl_0                                                                    |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         axilite_aes_cntl_v1_0_S00_AXI_inst                                                |    <0.001 |
|     axis_aes128_0                                                                         |     0.203 |
|       U0                                                                                  |     0.203 |
|         encryptor                                                                         |     0.202 |
|     axis_data_fifo_0                                                                      |     0.003 |
|       inst                                                                                |     0.003 |
|         gen_fifo_generator.fifo_generator_inst                                            |     0.003 |
|           inst_fifo_gen                                                                   |     0.003 |
|             gaxis_fifo.gaxisf.axisf                                                       |     0.003 |
|               grf.rf                                                                      |     0.003 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gr1.gr1_int.rfwft                                                       |    <0.001 |
|                   grss.rsts                                                               |    <0.001 |
|                     c1                                                                    |    <0.001 |
|                     c2                                                                    |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwss.wsts                                                               |    <0.001 |
|                     c0                                                                    |    <0.001 |
|                     c1                                                                    |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                |     0.002 |
|                     inst_blk_mem_gen                                                      |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                |     0.002 |
|                         valid.cstr                                                        |     0.002 |
|                           ramloop[0].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[1].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[2].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[3].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[4].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|     axis_data_fifo_1                                                                      |     0.003 |
|       inst                                                                                |     0.003 |
|         gen_fifo_generator.fifo_generator_inst                                            |     0.003 |
|           inst_fifo_gen                                                                   |     0.003 |
|             gaxis_fifo.gaxisf.axisf                                                       |     0.003 |
|               grf.rf                                                                      |     0.003 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gr1.gr1_int.rfwft                                                       |    <0.001 |
|                   grss.rsts                                                               |    <0.001 |
|                     c1                                                                    |    <0.001 |
|                     c2                                                                    |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwss.wsts                                                               |    <0.001 |
|                     c0                                                                    |    <0.001 |
|                     c1                                                                    |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                |     0.002 |
|                     inst_blk_mem_gen                                                      |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                |     0.002 |
|                         valid.cstr                                                        |     0.002 |
|                           ramloop[0].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[1].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[2].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[3].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                           ramloop[4].ram.r                                                |    <0.001 |
|                             prim_noinit.ram                                               |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|     bluetooth_uart                                                                        |     0.001 |
|       U0                                                                                  |     0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         XUART_I_1                                                                         |     0.001 |
|           GENERATING_EXTERNAL_XIN.XIN_CDC                                                 |    <0.001 |
|           IPIC_IF_I_1                                                                     |    <0.001 |
|           UART16550_I_1                                                                   |     0.001 |
|             GENERATING_FIFOS.rx_fifo_block_1                                              |    <0.001 |
|               rx_fifo_control_1                                                           |    <0.001 |
|               srl_fifo_rbu_f_i1                                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                 DYNSHREG_F_I                                                              |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                              |    <0.001 |
|               srl_fifo_rbu_f_i1                                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                 DYNSHREG_F_I                                                              |    <0.001 |
|             rx16550_1                                                                     |    <0.001 |
|             tx16550_1                                                                     |    <0.001 |
|             xuart_tx_load_sm_1                                                            |    <0.001 |
|     processing_system7_0                                                                  |     1.177 |
|       inst                                                                                |     1.177 |
|     ps7_0_axi_periph                                                                      |     0.004 |
|       s00_couplers                                                                        |     0.003 |
|         auto_pc                                                                           |     0.003 |
|           inst                                                                            |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       xbar                                                                                |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                        |    <0.001 |
|             addr_arbiter_inst                                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                  |    <0.001 |
|             reg_slice_r                                                                   |    <0.001 |
|             splitter_ar                                                                   |    <0.001 |
|             splitter_aw                                                                   |    <0.001 |
|     rst_ps7_0_50M                                                                         |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     wireless_mgr_0                                                                        |     0.003 |
|       U0                                                                                  |     0.003 |
|         sdio_cmd_iobuf                                                                    |    <0.001 |
|         sdio_dat0_iobuf                                                                   |    <0.001 |
|         sdio_dat1_iobuf                                                                   |    <0.001 |
|         sdio_dat2_iobuf                                                                   |    <0.001 |
|         sdio_dat3_iobuf                                                                   |    <0.001 |
|     xlconcat_1                                                                            |     0.000 |
|     xlconstant_1                                                                          |     0.000 |
+-------------------------------------------------------------------------------------------+-----------+


