Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 13 19:49:49 2021
| Host         : DESKTOP-UCL1PSP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hnn_fpga_wrapper_control_sets_placed.rpt
| Design       : hnn_fpga_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   246 |
|    Minimum number of control sets                        |   246 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   246 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |   161 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2809 |          673 |
| No           | No                    | Yes                    |              84 |           24 |
| No           | Yes                   | No                     |             407 |          145 |
| Yes          | No                    | No                     |            5190 |         1121 |
| Yes          | No                    | Yes                    |             120 |           19 |
| Yes          | Yes                   | No                     |            1070 |          268 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                             |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                       | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/s_axi_AXILiteS_ARVALID_0                                                                                                                                                       |                2 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                 |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                            |                2 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                              |                2 |              3 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                2 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/P[46]                                                                 |                2 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                2 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                1 |              4 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | hnn_fpga_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                4 |              9 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              9 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                2 |              9 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                2 |              9 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              9 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                         |                3 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]_1                       |                3 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                   |                6 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                6 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                6 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             11 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             11 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             15 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             15 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             16 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             16 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             16 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             16 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             22 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             22 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             22 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             22 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                   |                6 |             28 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                   |                8 |             28 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                   |                6 |             29 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                   |                8 |             29 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state5                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               22 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state51                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               29 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state8                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state7                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               27 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state6                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               21 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state9                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               25 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/rdata_data_reg[31]_i_9_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               20 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/rdata_data_reg[31]_i_7_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               18 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_12960                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_12910                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               16 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/xor_ln25_55_reg_3095_reg[31]_i_3_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/p_0_in17_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                6 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               20 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state12                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state19                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state20                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state24                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state46                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state26                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               29 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state50                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               30 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state25                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state14                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               29 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state29                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               27 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               27 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state34                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state35                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state43                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state44                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               25 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state45                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               25 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state52                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               30 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state16                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               28 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state53                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               28 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state54                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               29 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state55                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               29 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state56                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               19 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state57                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               19 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state10                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               25 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state47                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               31 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state11                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state27                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               30 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state23                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state28                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               28 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state21                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state15                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state22                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               28 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               21 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state32                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state17                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state33                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state36                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               19 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state39                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state4                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               22 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state42                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state31                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state48                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               30 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state49                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               30 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state30                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               25 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state37                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state41                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               25 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state40                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state18                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             32 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13410                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               16 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13310                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/reg_13510                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               14 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/reg_13110                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               18 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13460                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13060                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               19 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13260                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13160                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               19 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13210                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13360                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               19 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13010                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             33 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             34 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               13 |             34 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                7 |             34 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               17 |             35 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                8 |             35 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             35 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             35 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                7 |             35 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               10 |             39 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             39 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             39 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             39 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               14 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               13 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               14 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               13 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               13 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             46 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             48 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             48 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             48 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             48 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                         |                7 |             51 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]                          |               15 |             51 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13960                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               46 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dadd_64neOg_U4/ap_CS_fsm_reg[63]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               34 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13610                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               34 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dadd_64neOg_U4/ap_CS_fsm_reg[40]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               30 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14060                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               50 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14460                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               41 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14510                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               35 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14610                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               25 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13810                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               47 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14110                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               42 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14210                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               42 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14010                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               46 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14360                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               40 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14160                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               44 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14560                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               29 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14410                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               44 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13910                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               43 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13860                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               42 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14260                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               43 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13560                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               35 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14310                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               44 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dadd_64neOg_U4/ap_CS_fsm_reg[49]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               33 |             63 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14710                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             64 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14660                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             64 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               29 |             64 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/op_state_p1_updated[0]                                                                         |               22 |             66 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               26 |             69 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               26 |             69 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             69 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               28 |             69 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               26 |             91 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               32 |             91 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               28 |             91 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 | hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               31 |             91 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       | hnn_fpga_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               73 |            173 |
|  hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              673 |           2935 |
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


