// Seed: 2698457122
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = -1;
  not primCall (id_1, id_0);
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output logic id_2,
    input supply0 id_3,
    inout wand id_4,
    output uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  always #1 id_2 <= -1;
  module_0 modCall_1 (
      id_10,
      id_4
  );
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    output wand id_2,
    input tri id_3,
    output tri id_4,
    output tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    input supply1 id_9
);
  assign id_5 = -1;
  assign module_0.id_1 = 0;
endmodule
