{
  "name": "task::kernel_stack::KernelStack::flush_tlb",
  "safe": true,
  "callees": {
    "cpu::id::current::PinCurrentCpu::current_cpu": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the ID of the current CPU.\n",
      "adt": {
        "cpu::id::CpuId": "Constructor"
      }
    },
    "util::id_set::AtomicIdSet::<I>::contains": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Atomically checks if the set contains the specified ID.\n",
      "adt": {
        "util::id_set::AtomicIdSet": "ImmutableAsArgument"
      }
    },
    "mm::kspace::kvirt_area::KVirtArea::range": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "mm::kspace::kvirt_area::KVirtArea": "ImmutableAsArgument",
        "core::ops::Range": "Constructor"
      }
    },
    "arch::mm::tlb_flush_addr_range": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Flush any TLB entry that intersects with the given address range.\n",
      "adt": {
        "core::ops::Range": "ImmutableAsArgument"
      }
    },
    "util::id_set::AtomicIdSet::<I>::add": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Atomically adds an ID with the given ordering.\n",
      "adt": {
        "util::id_set::AtomicIdSet": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "irq::guard::DisabledLocalIrqGuard": [
      "Ref"
    ],
    "cpu::id::CpuId": [
      "Plain"
    ],
    "util::id_set::AtomicIdSet": [
      "Ref"
    ],
    "task::kernel_stack::KernelStack": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(1)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ],
    "mm::kspace::kvirt_area::KVirtArea": [
      "Ref"
    ],
    "core::ops::Range": [
      "Plain",
      "Ref"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::task::kernel_stack::KernelStack::flush_tlb"
  },
  "span": "ostd/src/task/kernel_stack.rs:88:5: 94:6",
  "src": "pub(super) fn flush_tlb(&self, irq_guard: &DisabledLocalIrqGuard) {\n        let cur_cpu = irq_guard.current_cpu();\n        if !self.tlb_coherent.contains(cur_cpu, Ordering::Relaxed) {\n            tlb_flush_addr_range(&self.kvirt_area.range());\n            self.tlb_coherent.add(cur_cpu, Ordering::Relaxed);\n        }\n    }",
  "mir": "fn task::kernel_stack::KernelStack::flush_tlb(_1: &task::kernel_stack::KernelStack, _2: &irq::guard::DisabledLocalIrqGuard) -> () {\n    let mut _0: ();\n    let  _3: cpu::id::CpuId;\n    let mut _4: bool;\n    let mut _5: &util::id_set::AtomicIdSet<cpu::id::CpuId>;\n    let mut _6: core::sync::atomic::Ordering;\n    let  _7: ();\n    let  _8: &core::ops::Range<usize>;\n    let  _9: core::ops::Range<usize>;\n    let mut _10: &mm::kspace::kvirt_area::KVirtArea;\n    let  _11: ();\n    let mut _12: &util::id_set::AtomicIdSet<cpu::id::CpuId>;\n    let mut _13: core::sync::atomic::Ordering;\n    debug self => _1;\n    debug irq_guard => _2;\n    debug cur_cpu => _3;\n    bb0: {\n        _3 = <irq::guard::DisabledLocalIrqGuard as cpu::id::current::PinCurrentCpu>::current_cpu(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).1: util::id_set::AtomicIdSet<cpu::id::CpuId>);\n        StorageLive(_6);\n        _6 = core::sync::atomic::Ordering::Relaxed;\n        _4 = util::id_set::AtomicIdSet::<cpu::id::CpuId>::contains(move _5, _3, move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        switchInt(move _4) -> [0: bb4, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        goto -> bb8;\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = &((*_1).0: mm::kspace::kvirt_area::KVirtArea);\n        _9 = mm::kspace::kvirt_area::KVirtArea::range(move _10) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_10);\n        _8 = &_9;\n        _7 = arch::mm::tlb_flush_addr_range(_8) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_9);\n        StorageLive(_12);\n        _12 = &((*_1).1: util::id_set::AtomicIdSet<cpu::id::CpuId>);\n        StorageLive(_13);\n        _13 = core::sync::atomic::Ordering::Relaxed;\n        _11 = util::id_set::AtomicIdSet::<cpu::id::CpuId>::add(move _12, _3, move _13) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_13);\n        StorageDead(_12);\n        goto -> bb8;\n    }\n    bb8: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Flushes the TLB for the current CPU if necessary.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}