<stg><name>conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc3_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ky_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_487236_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_487236_reload

]]></Node>
<StgValue><ssdm name="mux_case_487236_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_385230_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_385230_reload

]]></Node>
<StgValue><ssdm name="mux_case_385230_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_283224_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_283224_reload

]]></Node>
<StgValue><ssdm name="mux_case_283224_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_181218_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_181218_reload

]]></Node>
<StgValue><ssdm name="mux_case_181218_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_079212_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_079212_reload

]]></Node>
<StgValue><ssdm name="mux_case_079212_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %mux_case_476206_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_476206_reload

]]></Node>
<StgValue><ssdm name="mux_case_476206_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %mux_case_374200_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_374200_reload

]]></Node>
<StgValue><ssdm name="mux_case_374200_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %mux_case_272194_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_272194_reload

]]></Node>
<StgValue><ssdm name="mux_case_272194_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %mux_case_170188_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_170188_reload

]]></Node>
<StgValue><ssdm name="mux_case_170188_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %mux_case_068182_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_068182_reload

]]></Node>
<StgValue><ssdm name="mux_case_068182_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %mux_case_465176_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_465176_reload

]]></Node>
<StgValue><ssdm name="mux_case_465176_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %mux_case_363170_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_363170_reload

]]></Node>
<StgValue><ssdm name="mux_case_363170_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %mux_case_261164_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_261164_reload

]]></Node>
<StgValue><ssdm name="mux_case_261164_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %mux_case_159158_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_159158_reload

]]></Node>
<StgValue><ssdm name="mux_case_159158_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %mux_case_057152_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_057152_reload

]]></Node>
<StgValue><ssdm name="mux_case_057152_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %mux_case_454146_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_454146_reload

]]></Node>
<StgValue><ssdm name="mux_case_454146_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %mux_case_352140_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_352140_reload

]]></Node>
<StgValue><ssdm name="mux_case_352140_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %mux_case_250134_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_250134_reload

]]></Node>
<StgValue><ssdm name="mux_case_250134_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %mux_case_148128_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_148128_reload

]]></Node>
<StgValue><ssdm name="mux_case_148128_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %mux_case_046122_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_046122_reload

]]></Node>
<StgValue><ssdm name="mux_case_046122_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %mux_case_4115_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4115_reload

]]></Node>
<StgValue><ssdm name="mux_case_4115_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %mux_case_3109_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3109_reload

]]></Node>
<StgValue><ssdm name="mux_case_3109_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %mux_case_2103_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2103_reload

]]></Node>
<StgValue><ssdm name="mux_case_2103_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %mux_case_197_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_197_reload

]]></Node>
<StgValue><ssdm name="mux_case_197_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %mux_case_091_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_091_reload

]]></Node>
<StgValue><ssdm name="mux_case_091_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:29 %zext_ln176_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln176

]]></Node>
<StgValue><ssdm name="zext_ln176_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:30 %zext_ln174_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %w0_cast5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast5

]]></Node>
<StgValue><ssdm name="w0_cast5_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:32 %zext_ln180_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="zext_ln180_1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:33 %add_ln204_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln204

]]></Node>
<StgValue><ssdm name="add_ln204_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:34 %sub60_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub60_cast

]]></Node>
<StgValue><ssdm name="sub60_cast_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:35 %zext_ln173_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:36 %h0_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0_cast

]]></Node>
<StgValue><ssdm name="h0_cast_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:37 %zext_ln176_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln176_3

]]></Node>
<StgValue><ssdm name="zext_ln176_3_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %acc3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc3

]]></Node>
<StgValue><ssdm name="acc3_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:39 %zext_ln176_cast = zext i9 %zext_ln176_read

]]></Node>
<StgValue><ssdm name="zext_ln176_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:40 %zext_ln174_cast = zext i9 %zext_ln174_read

]]></Node>
<StgValue><ssdm name="zext_ln174_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:41 %w0_cast5_cast = zext i8 %w0_cast5_read

]]></Node>
<StgValue><ssdm name="w0_cast5_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:42 %zext_ln180_1_cast = zext i9 %zext_ln180_1_read

]]></Node>
<StgValue><ssdm name="zext_ln180_1_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="9">
<![CDATA[
newFuncRoot:43 %sub60_cast_cast = zext i9 %sub60_cast_read

]]></Node>
<StgValue><ssdm name="sub60_cast_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:44 %zext_ln173_cast = zext i9 %zext_ln173_read

]]></Node>
<StgValue><ssdm name="zext_ln173_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:45 %h0_cast_cast = zext i9 %h0_cast_read

]]></Node>
<StgValue><ssdm name="h0_cast_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:46 %zext_ln176_3_cast = zext i9 %zext_ln176_3_read

]]></Node>
<StgValue><ssdm name="zext_ln176_3_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="13">
<![CDATA[
newFuncRoot:47 %add_ln204_cast = zext i13 %add_ln204_read

]]></Node>
<StgValue><ssdm name="add_ln204_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:48 %p_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i5 0, i5 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i3 0, i3 %ky_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i3 0, i3 %kx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i32 %acc3_read, i32 %acc3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:53 %br_ln0 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body46:0 %ky = load i3 %ky_1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body46:1 %indvar_flatten24_load = load i5 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="indvar_flatten24_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body46:2 %tmp2 = add i3 %ky, i3 6

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="3">
<![CDATA[
for.body46:3 %tmp2_cast = sext i3 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body46:4 %empty = add i11 %tmp2_cast, i11 %zext_ln176_3_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.body46:5 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body46:6 %cmp1_i = icmp_sgt  i11 %empty, i11 254

]]></Node>
<StgValue><ssdm name="cmp1_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.body46:7 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body46:8 %p_cast_cast = select i1 %tmp_13, i11 0, i11 254

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body46:9 %empty_23 = or i1 %tmp_12, i1 %cmp1_i

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body46:10 %gy = select i1 %empty_23, i11 %p_cast_cast, i11 %empty

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body46:11 %sub53 = sub i11 %gy, i11 %h0_cast_cast

]]></Node>
<StgValue><ssdm name="sub53"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="11">
<![CDATA[
for.body46:12 %empty_24 = trunc i11 %sub53

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body46:13 %yi = add i11 %sub53, i11 2

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body46:14 %yi_cast = add i10 %empty_24, i10 2

]]></Node>
<StgValue><ssdm name="yi_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.body46:15 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %yi, i32 10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body46:16 %slt = icmp_slt  i11 %yi, i11 %zext_ln173_cast

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body46:17 %rev72 = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev72"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body46:18 %yi_2 = select i1 %rev72, i10 %sub60_cast_cast, i10 %yi_cast

]]></Node>
<StgValue><ssdm name="yi_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body46:19 %yi_1 = select i1 %tmp_14, i10 0, i10 %yi_2

]]></Node>
<StgValue><ssdm name="yi_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body46:20 %icmp_ln192 = icmp_eq  i5 %indvar_flatten24_load, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body46:21 %add_ln192_1 = add i5 %indvar_flatten24_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln192_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body46:22 %br_ln192 = br i1 %icmp_ln192, void %for.inc84, void %for.inc87.exitStub

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc84:1 %kx_load = load i3 %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc84:2 %add_ln192 = add i3 %ky, i3 1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc84:5 %icmp_ln193 = icmp_eq  i3 %kx_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc84:6 %select_ln180 = select i1 %icmp_ln193, i3 0, i3 %kx_load

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc84:7 %tmp2_mid1 = add i3 %ky, i3 7

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="3">
<![CDATA[
for.inc84:8 %tmp2_cast_mid1 = sext i3 %tmp2_mid1

]]></Node>
<StgValue><ssdm name="tmp2_cast_mid1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:9 %p_mid1 = add i11 %tmp2_cast_mid1, i11 %zext_ln176_3_cast

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc84:10 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:11 %cmp1_i_mid1 = icmp_sgt  i11 %p_mid1, i11 254

]]></Node>
<StgValue><ssdm name="cmp1_i_mid1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc84:12 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc84:13 %p_mid118_cast_cast = select i1 %tmp_16, i11 0, i11 254

]]></Node>
<StgValue><ssdm name="p_mid118_cast_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:14 %p_mid120 = or i1 %tmp_15, i1 %cmp1_i_mid1

]]></Node>
<StgValue><ssdm name="p_mid120"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc84:15 %gy_mid1 = select i1 %p_mid120, i11 %p_mid118_cast_cast, i11 %p_mid1

]]></Node>
<StgValue><ssdm name="gy_mid1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:16 %sub53_mid1 = sub i11 %gy_mid1, i11 %h0_cast_cast

]]></Node>
<StgValue><ssdm name="sub53_mid1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="11">
<![CDATA[
for.inc84:17 %empty_25 = trunc i11 %sub53_mid1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:18 %yi_mid1 = add i11 %sub53_mid1, i11 2

]]></Node>
<StgValue><ssdm name="yi_mid1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc84:19 %yi_cast_mid1 = add i10 %empty_25, i10 2

]]></Node>
<StgValue><ssdm name="yi_cast_mid1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc84:20 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %yi_mid1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:21 %slt73 = icmp_slt  i11 %yi_mid1, i11 %zext_ln173_cast

]]></Node>
<StgValue><ssdm name="slt73"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:22 %rev74 = xor i1 %slt73, i1 1

]]></Node>
<StgValue><ssdm name="rev74"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:23 %yi_2_mid1 = select i1 %rev74, i10 %sub60_cast_cast, i10 %yi_cast_mid1

]]></Node>
<StgValue><ssdm name="yi_2_mid1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:24 %yi_1_mid1 = select i1 %tmp_17, i10 0, i10 %yi_2_mid1

]]></Node>
<StgValue><ssdm name="yi_1_mid1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:25 %select_ln180_1 = select i1 %icmp_ln193, i10 %yi_1_mid1, i10 %yi_1

]]></Node>
<StgValue><ssdm name="select_ln180_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="10">
<![CDATA[
for.inc84:26 %sext_ln204 = sext i10 %select_ln180_1

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc84:27 %add_ln204_1 = add i14 %add_ln204_cast, i14 %sext_ln204

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="14">
<![CDATA[
for.inc84:28 %trunc_ln204 = trunc i14 %add_ln204_1

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
for.inc84:29 %p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %trunc_ln204, i6 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
for.inc84:30 %tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln204_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="16">
<![CDATA[
for.inc84:31 %sext_ln204_1 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln204_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc84:32 %add_ln204_2 = add i18 %p_shl5, i18 %sext_ln204_1

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc84:33 %select_ln192 = select i1 %icmp_ln193, i3 %add_ln192, i3 %ky

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc84:36 %add_ln197 = add i3 %select_ln180, i3 6

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="3">
<![CDATA[
for.inc84:37 %sext_ln197 = sext i3 %add_ln197

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc84:38 %add_ln197_1 = add i10 %sext_ln197, i10 %zext_ln180_1_cast

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc84:39 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln197_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc84:40 %icmp_ln26 = icmp_sgt  i10 %add_ln197_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc84:41 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln197_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:42 %select_ln26 = select i1 %tmp_20, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:43 %or_ln26 = or i1 %tmp_19, i1 %icmp_ln26

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:44 %gx = select i1 %or_ln26, i10 %select_ln26, i10 %add_ln197_1

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc84:45 %sub_ln200 = sub i10 %gx, i10 %w0_cast5_cast

]]></Node>
<StgValue><ssdm name="sub_ln200"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="10">
<![CDATA[
for.inc84:46 %sext_ln200 = sext i10 %sub_ln200

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:47 %xi = add i11 %sext_ln200, i11 2

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc84:48 %add_ln200_1 = add i10 %sub_ln200, i10 2

]]></Node>
<StgValue><ssdm name="add_ln200_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc84:49 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xi, i32 10

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84:50 %icmp_ln202 = icmp_slt  i11 %xi, i11 %zext_ln174_cast

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:51 %xor_ln202 = xor i1 %icmp_ln202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln202"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:52 %xi_1 = select i1 %xor_ln202, i10 %zext_ln176_cast, i10 %add_ln200_1

]]></Node>
<StgValue><ssdm name="xi_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc84:53 %xi_2 = select i1 %tmp_21, i10 0, i10 %xi_1

]]></Node>
<StgValue><ssdm name="xi_2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="10">
<![CDATA[
for.inc84:54 %sext_ln204_2 = sext i10 %xi_2

]]></Node>
<StgValue><ssdm name="sext_ln204_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc84:55 %add_ln204_3 = add i18 %add_ln204_2, i18 %sext_ln204_2

]]></Node>
<StgValue><ssdm name="add_ln204_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
for.inc84:59 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_091_reload_read, i32 %mux_case_197_reload_read, i32 %mux_case_2103_reload_read, i32 %mux_case_3109_reload_read, i32 %mux_case_4115_reload_read, i3 %select_ln180

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
for.inc84:60 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_046122_reload_read, i32 %mux_case_148128_reload_read, i32 %mux_case_250134_reload_read, i32 %mux_case_352140_reload_read, i32 %mux_case_454146_reload_read, i3 %select_ln180

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
for.inc84:61 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_057152_reload_read, i32 %mux_case_159158_reload_read, i32 %mux_case_261164_reload_read, i32 %mux_case_363170_reload_read, i32 %mux_case_465176_reload_read, i3 %select_ln180

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
for.inc84:62 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_068182_reload_read, i32 %mux_case_170188_reload_read, i32 %mux_case_272194_reload_read, i32 %mux_case_374200_reload_read, i32 %mux_case_476206_reload_read, i3 %select_ln180

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
for.inc84:63 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_079212_reload_read, i32 %mux_case_181218_reload_read, i32 %mux_case_283224_reload_read, i32 %mux_case_385230_reload_read, i32 %mux_case_487236_reload_read, i3 %select_ln180

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
for.inc84:64 %a_assign = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp, i32 %tmp_4, i32 %tmp_5, i32 %tmp_6, i32 %tmp_7, i3 %select_ln192

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc84:69 %add_ln193 = add i3 %select_ln180, i3 1

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84:70 %store_ln193 = store i5 %add_ln192_1, i5 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84:71 %store_ln193 = store i3 %select_ln192, i3 %ky_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84:72 %store_ln193 = store i3 %add_ln193, i3 %kx

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="18">
<![CDATA[
for.inc84:56 %zext_ln204 = zext i18 %add_ln204_3

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84:57 %conv2_buf_addr = getelementptr i32 %conv2_buf, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="conv2_buf_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="18">
<![CDATA[
for.inc84:58 %c2 = load i18 %conv2_buf_addr

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="18">
<![CDATA[
for.inc84:58 %c2 = load i18 %conv2_buf_addr

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="155" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:65 %p = fmul i32 %a_assign, i32 %c2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc87.exitStub:0 %acc3_2_load_1 = load i32 %acc3_2

]]></Node>
<StgValue><ssdm name="acc3_2_load_1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc87.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc3_2_out, i32 %acc3_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0">
<![CDATA[
for.inc87.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="156" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:65 %p = fmul i32 %a_assign, i32 %c2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="157" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:65 %p = fmul i32 %a_assign, i32 %c2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:66 %store_ln31 = store i32 %p, i32 %p_2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84:0 %acc3_2_load = load i32 %acc3_2

]]></Node>
<StgValue><ssdm name="acc3_2_load"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84:67 %p_2_load = load i32 %p_2

]]></Node>
<StgValue><ssdm name="p_2_load"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:68 %acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load

]]></Node>
<StgValue><ssdm name="acc3_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="162" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:68 %acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load

]]></Node>
<StgValue><ssdm name="acc3_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="163" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:68 %acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load

]]></Node>
<StgValue><ssdm name="acc3_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_7_VITIS_LOOP_193_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc84:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84:34 %specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln194"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84:35 %specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln193"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:68 %acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load

]]></Node>
<StgValue><ssdm name="acc3_1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84:73 %store_ln193 = store i32 %acc3_1, i32 %acc3_2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
for.inc84:74 %br_ln193 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
