# ğŸ” JK Flip-Flop (Clocked)

The **JK Flip-Flop** is a clocked sequential digital circuit that stores one bit of data. It is an edge-triggered version of the JK Latch, meaning the output updates **only on the rising edge of the clock**. Unlike the SR Flip-Flop, the JK Flip-Flop has **no invalid state**, making it more reliable for synchronous designs.

It produces:

- **Q** â†’ Stored output  
- **QÌ… (Q_bar)** â†’ Complement of Q  

This flip-flop is widely used in **counters, registers, and control logic**.

---

## ğŸ§  1. Module Explanation

The JK Flip-Flop has three inputs:

- **J (Set)** â†’ Sets Q to logic 1  
- **K (Reset)** â†’ Resets Q to logic 0  
- **Clk (Clock)** â†’ Triggers state change on the **positive edge**

Outputs:

- **Q** â†’ Stored state  
- **Q_bar** â†’ Inverted stored state  

### Behavior (on `posedge Clk`):

- J = 0, K = 0 â†’ Q holds previous value  
- J = 0, K = 1 â†’ Q resets to 0  
- J = 1, K = 0 â†’ Q sets to 1  
- J = 1, K = 1 â†’ Q toggles its value  

---

## ğŸ“Š 2. Truth Table (Evaluated on Rising Edge of Clock)

| J | K | Q(next) | Description |
|---|---|---------|-------------|
| 0 | 0 | Q(prev) | Hold        |
| 0 | 1 | 0       | Reset       |
| 1 | 0 | 1       | Set         |
| 1 | 1 | ~Q      | Toggle      |

---

## ğŸ”Œ 3. Circuit Diagram

ğŸ“· ![*Insert JK Flip-Flop circuit diagram here*](Ckt_Diagram.png)

**Suggested file name:** `JK_FF_Circuit_Diagram.png`

---

## ğŸ–¥ï¸ 4. Simulation Snapshot

ğŸ“· ![*Insert waveform or console output here*](JK_FF_Output.PNG)

**Suggested file name:** `JK_FF_Waveform.png`

---

## ğŸ§¾ 5. Verilog Code Explanation

### Sequential Logic (Edge-Triggered)

```verilog
always @(posedge Clk)
begin
  if (J & K)
    Q <= ~Q;        // Toggle
  else if (J)
    Q <= 1'b1;      // Set
  else if (K)
    Q <= 1'b0;      // Reset
  else
    Q <= Q;         // Hold
end
Complement Output
verilog
Copy code
assign Q_bar = ~Q;
Key Notes
âœ” Edge-triggered storage element
âœ” No invalid input condition
âœ” Toggle operation enables counter design
âœ” Fully synchronous behavior

## â–¶ï¸ 6. Testbench Overview
The testbench applies all valid Jâ€“K input combinations synchronized with the clock:

* Hold condition (J=0, K=0)

* Set operation (J=1, K=0)

* Reset operation (J=0, K=1)

* Toggle operation (J=1, K=1)

The clock toggles every 10 time units to clearly observe edge-triggered state changes.

Example Output Format
ini
Copy code
Clk = 1, J = 1, K = 1, Q = 0, Q_bar = 1

## ğŸ¯ 7. Purpose of This Module
This JK Flip-Flop module helps in understanding:

Edge-triggered sequential logic

Difference between JK Latch and JK Flip-Flop

Toggle-based state transitions

Foundation for synchronous counters and registers

## âœï¸ Author Note
This module is implemented as part of a systematic Verilog practice repository aimed at strengthening digital design fundamentals.

Design focus includes:

Clean and readable RTL coding

Proper clock usage

Explicit state handling

Beginner-friendly structure

This module is ideal for students and entry-level RTL designers.

## ğŸ§· Key Takeaways
JK Flip-Flop eliminates the invalid SR condition

Output changes only on clock edge

Toggle mode is essential for counters

Core building block of synchronous systems
