

================================================================
== Vivado HLS Report for 'convolve_Loop_BUFFER_RESET_proc'
================================================================
* Date:           Fri Nov 25 23:36:29 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        convolution_layer_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  299607|  299607|  299607|  299607|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- BUFFER_RESET   |     117|     117|         1|          1|          1|   117|    yes   |
        |- SCAN_LINE      |  299488|  299488|       382|          -|          -|   784|    no    |
        | + BUFFER_SHIFT  |     234|     234|         2|          2|          2|   117|    yes   |
        | + SCAN_LINE.2   |     136|     136|        17|          5|          1|    25|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    439|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     754|   1504|
|Memory           |        0|      -|      16|     15|
|Multiplexer      |        -|      -|       -|    176|
|Register         |        -|      -|     350|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1120|   2135|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |convolve_fadd_32ns_32ns_32_5_full_dsp_U1  |convolve_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |convolve_fcmp_32ns_32ns_1_1_U4            |convolve_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |convolve_fmul_32ns_32ns_32_4_max_dsp_U2   |convolve_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |convolve_sitofp_32ns_32_6_U3              |convolve_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  754| 1504|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |                  Module                  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |linebuff_U  |convolve_Loop_BUFFER_RESET_proc_linebuff  |        0|  16|  15|   117|    8|     1|          936|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                                          |        0|  16|  15|   117|    8|     1|          936|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_423_p2                  |     +    |      0|  0|   3|           3|           1|
    |indvar_flatten_next_fu_403_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_510_p2                  |     +    |      0|  0|   3|           3|           1|
    |pixels_read_1_fu_325_p2        |     +    |      0|  0|  10|          10|           1|
    |pos_1_fu_367_p2                |     +    |      0|  0|   7|           7|           1|
    |pos_fu_308_p2                  |     +    |      0|  0|   7|           7|           1|
    |sh_assign_fu_640_p2            |     +    |      0|  0|   9|           8|           9|
    |t_1_fu_347_p2                  |     +    |      0|  0|  32|          32|           5|
    |tmp2_fu_494_p2                 |     +    |      0|  0|   4|           4|           4|
    |tmp_16_fu_479_p2               |     +    |      0|  0|   4|           9|           9|
    |tmp_20_fu_504_p2               |     +    |      0|  0|   5|           5|           5|
    |m_fu_335_p2                    |     -    |      0|  0|  32|          32|          32|
    |tmp_12_fu_465_p2               |     -    |      0|  0|   4|           9|           9|
    |tmp_1_i_i_fu_654_p2            |     -    |      0|  0|   8|           7|           8|
    |i_mid2_fu_429_p3               |  Select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_415_p3               |  Select  |      0|  0|   3|           1|           1|
    |p_Val2_s_fu_604_p3             |  Select  |      0|  0|  32|           1|          32|
    |p_t_fu_353_p3                  |  Select  |      0|  0|  32|           1|          32|
    |result_V_fu_714_p3             |  Select  |      0|  0|   8|           1|           8|
    |sh_assign_1_fu_664_p3          |  Select  |      0|  0|   9|           1|           9|
    |tmp_9_fu_384_p3                |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_116                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_288                 |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_598_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_592_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp_13_fu_560_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond5_fu_361_p2            |   icmp   |      0|  0|   3|           7|           5|
    |exitcond6_fu_319_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond7_i_i_fu_302_p2        |   icmp   |      0|  0|   3|           7|           5|
    |exitcond_flatten_fu_397_p2     |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_409_p2             |   icmp   |      0|  0|   2|           3|           3|
    |icmp_fu_581_p2                 |   icmp   |      0|  0|  10|          30|           1|
    |notlhs_fu_542_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_548_p2               |   icmp   |      0|  0|   8|          23|           1|
    |tmp_4_fu_341_p2                |   icmp   |      0|  0|  11|          32|           5|
    |tmp_5_fu_566_p2                |   icmp   |      0|  0|   4|          10|           7|
    |tmp_6_fu_378_p2                |   icmp   |      0|  0|   3|           7|           5|
    |tmp_3_i_i_fu_676_p2            |   lshr   |      0|  0|  63|          24|          24|
    |ap_sig_bdd_269                 |    or    |      0|  0|   1|           1|           1|
    |tmp_10_fu_554_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_5_i_i_fu_686_p2            |    shl   |      0|  0|  85|          31|          31|
    |not_s_fu_587_p2                |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 439|         353|         291|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  18|         20|    1|         20|
    |ap_reg_ppiten_pp2_it3         |   1|          2|    1|          2|
    |grp_fu_287_p0                 |  32|          3|   32|         96|
    |i_phi_fu_247_p4               |   3|          2|    3|          6|
    |i_reg_243                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_236_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_232        |   5|          2|    5|         10|
    |j_phi_fu_270_p4               |   3|          2|    3|          6|
    |j_reg_266                     |   3|          2|    3|          6|
    |linebuff_address0             |   7|          5|    7|         35|
    |linebuff_d0                   |   8|          3|    8|         24|
    |p_02_1_reg_254                |  32|          2|   32|         64|
    |pixels_read_reg_208           |  10|          2|   10|         20|
    |pos1_reg_220                  |   7|          2|    7|         14|
    |pos_0_i_i_reg_186             |   7|          2|    7|         14|
    |t_reg_197                     |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 176|         55|  159|        397|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  19|   0|   19|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it3                |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_20_reg_796_pp2_it1  |   5|   0|    5|          0|
    |exitcond5_reg_763                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_777             |   1|   0|    1|          0|
    |i_mid2_reg_786                       |   3|   0|    3|          0|
    |i_reg_243                            |   3|   0|    3|          0|
    |indvar_flatten_next_reg_781          |   5|   0|    5|          0|
    |indvar_flatten_reg_232               |   5|   0|    5|          0|
    |input_assign_to_int_reg_836          |  32|   0|   32|          0|
    |j_1_reg_801                          |   3|   0|    3|          0|
    |j_reg_266                            |   3|   0|    3|          0|
    |linebuff_load_1_reg_806              |   8|   0|    8|          0|
    |m_reg_748                            |  32|   0|   32|          0|
    |or_cond_reg_846                      |   1|   0|    1|          0|
    |p_02_1_reg_254                       |  32|   0|   32|          0|
    |p_t_reg_758                          |  32|   0|   32|          0|
    |pixels_read_1_reg_738                |  10|   0|   10|          0|
    |pixels_read_reg_208                  |  10|   0|   10|          0|
    |pos1_reg_220                         |   7|   0|    7|          0|
    |pos_0_i_i_reg_186                    |   7|   0|    7|          0|
    |pos_1_reg_767                        |   7|   0|    7|          0|
    |read_reg_743                         |   8|   0|    8|          0|
    |reg_296                              |  32|   0|   32|          0|
    |result_V_reg_850                     |   8|   0|    8|          0|
    |t_reg_197                            |  32|   0|   32|          0|
    |tmp_13_reg_841                       |   1|   0|    1|          0|
    |tmp_20_reg_796                       |   5|   0|    5|          0|
    |tmp_22_reg_826                       |  32|   0|   32|          0|
    |tmp_4_reg_753                        |   1|   0|    1|          0|
    |exitcond_flatten_reg_777             |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 350|   1|  351|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_start              |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_done               | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_idle               | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_ready              | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|weights_address0      | out |    5|  ap_memory |             weights             |     array    |
|weights_ce0           | out |    1|  ap_memory |             weights             |     array    |
|weights_q0            |  in |   32|  ap_memory |             weights             |     array    |
|image_V_dout          |  in |    8|   ap_fifo  |             image_V             |    pointer   |
|image_V_empty_n       |  in |    1|   ap_fifo  |             image_V             |    pointer   |
|image_V_read          | out |    1|   ap_fifo  |             image_V             |    pointer   |
|conv_output_V_din     | out |   32|   ap_fifo  |          conv_output_V          |    pointer   |
|conv_output_V_full_n  |  in |    1|   ap_fifo  |          conv_output_V          |    pointer   |
|conv_output_V_write   | out |    1|   ap_fifo  |          conv_output_V          |    pointer   |
+----------------------+-----+-----+------------+---------------------------------+--------------+

