Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.61 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.63 secs
 
--> Reading design: SB_PLMA_ARITHMETIC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SB_PLMA_ARITHMETIC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SB_PLMA_ARITHMETIC"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : SB_PLMA_ARITHMETIC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SB_PLMA_ARITHMETIC.v" in library work
Module <SB_PLMA_ARITHMETIC> compiled
No errors in compilation
Analysis of file <"SB_PLMA_ARITHMETIC.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SB_PLMA_ARITHMETIC> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SB_PLMA_ARITHMETIC>.
Module <SB_PLMA_ARITHMETIC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SB_PLMA_ARITHMETIC>.
    Related source file is "SB_PLMA_ARITHMETIC.v".
    Found 1-bit register for signal <overflow>.
    Found 32-bit register for signal <result>.
    Found 1-bit register for signal <same_exp>.
    Found 24-bit adder for signal <$add0000> created at line 53.
    Found 47-bit adder for signal <$add0001> created at line 56.
    Found 47-bit adder for signal <$add0002> created at line 60.
    Found 8-bit adder for signal <$add0003> created at line 65.
    Found 8-bit subtractor for signal <$sub0000> created at line 47.
    Found 9-bit subtractor for signal <$sub0001> created at line 47.
    Found 8-bit subtractor for signal <$sub0002> created at line 88.
    Found 24-bit register for signal <a_tmp>.
    Found 6-bit comparator lessequal for signal <a_tmp_23$cmp_le0000> created at line 33.
    Found 47-bit register for signal <b_tmp>.
    Found 9-bit comparator lessequal for signal <b_tmp_22$cmp_le0000> created at line 47.
    Found 6-bit comparator greatequal for signal <b_tmp_45$cmp_ge0000> created at line 85.
    Found 9-bit comparator greater for signal <b_tmp_45$cmp_gt0000> created at line 47.
    Found 1-bit xor2 for signal <b_tmp_45$xor0000> created at line 63.
    Found 6-bit comparator greatequal for signal <b_tmp_46$cmp_ge0000> created at line 46.
    Found 23-bit comparator greatequal for signal <b_tmp_46$cmp_ge0001> created at line 75.
    Found 6-bit comparator lessequal for signal <b_tmp_46$cmp_le0000> created at line 46.
    Found 23-bit comparator lessequal for signal <b_tmp_46$cmp_le0001> created at line 79.
    Found 6-bit comparator less for signal <result_22$cmp_lt0000> created at line 85.
    Found 8-bit comparator equal for signal <same_exp$cmp_eq0001> created at line 44.
    Summary:
	inferred 105 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <SB_PLMA_ARITHMETIC> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 24-bit adder                                          : 1
 47-bit adder                                          : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Registers                                            : 105
 1-bit register                                        : 105
# Comparators                                          : 10
 23-bit comparator greatequal                          : 1
 23-bit comparator lessequal                           : 1
 6-bit comparator greatequal                           : 2
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 24-bit adder                                          : 1
 47-bit adder                                          : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Comparators                                          : 10
 23-bit comparator greatequal                          : 1
 23-bit comparator lessequal                           : 1
 6-bit comparator greatequal                           : 2
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SB_PLMA_ARITHMETIC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SB_PLMA_ARITHMETIC, actual ratio is 14.
FlipFlop b_tmp_45 has been replicated 1 time(s)
FlipFlop same_exp has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SB_PLMA_ARITHMETIC.ngr
Top Level Output File Name         : SB_PLMA_ARITHMETIC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 105

Cell Usage :
# BELS                             : 821
#      GND                         : 1
#      INV                         : 70
#      LUT1                        : 3
#      LUT2                        : 106
#      LUT2_D                      : 7
#      LUT3                        : 64
#      LUT3_D                      : 6
#      LUT3_L                      : 7
#      LUT4                        : 206
#      LUT4_D                      : 16
#      LUT4_L                      : 59
#      MUXCY                       : 155
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 107
#      FDRE                        : 107
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 104
#      IBUF                        : 70
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      289  out of   1920    15%  
 Number of Slice Flip Flops:            106  out of   3840     2%  
 Number of 4 input LUTs:                544  out of   3840    14%  
 Number of IOs:                         105
 Number of bonded IOBs:                 105  out of    141    74%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 107   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.868ns (Maximum Frequency: 101.335MHz)
   Minimum input arrival time before clock: 16.300ns
   Maximum output required time after clock: 7.551ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.868ns (frequency: 101.335MHz)
  Total number of paths / destination ports: 3959 / 127
-------------------------------------------------------------------------
Delay:               9.868ns (Levels of Logic = 6)
  Source:            b_tmp_46 (FF)
  Destination:       b_tmp_38 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: b_tmp_46 to b_tmp_38
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.720   1.092  b_tmp_46 (b_tmp_46)
     LUT4:I3->O            4   0.551   0.943  result_23_mux000032 (b_tmp_23_mux0000128)
     LUT4_D:I3->O         35   0.551   2.065  b_tmp_23_mux000014 (N01)
     LUT2:I1->O            2   0.551   0.903  b_tmp_38_mux000010 (b_tmp_38_mux000010)
     LUT4:I3->O            1   0.551   0.000  b_tmp_38_mux000019_SW1_F (N217)
     MUXF5:I0->O           1   0.360   0.827  b_tmp_38_mux000019_SW1 (N132)
     LUT4:I3->O            1   0.551   0.000  b_tmp_38_mux000033 (b_tmp_38_mux0000)
     FDRE:D                    0.203          b_tmp_38
    ----------------------------------------
    Total                      9.868ns (4.038ns logic, 5.830ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36299 / 297
-------------------------------------------------------------------------
Offset:              16.300ns (Levels of Logic = 10)
  Source:            cnt<5> (PAD)
  Destination:       b_tmp_38 (FF)
  Destination Clock: clk rising

  Data Path: cnt<5> to b_tmp_38
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  cnt_5_IBUF (cnt_5_IBUF)
     LUT4:I0->O           17   0.551   1.413  b_tmp_46_mux000031 (N33)
     LUT3:I2->O            4   0.551   1.256  b_tmp_46_mux0000421 (b_tmp_46_cmp_eq0000)
     LUT3:I0->O            2   0.551   1.216  b_tmp_23_mux0000125 (b_tmp_23_mux0000125)
     LUT4:I0->O            2   0.551   1.072  b_tmp_23_mux00001218_SW0 (N113)
     LUT4_D:I1->O         35   0.551   2.065  b_tmp_23_mux000014 (N01)
     LUT2:I1->O            2   0.551   0.903  b_tmp_38_mux000010 (b_tmp_38_mux000010)
     LUT4:I3->O            1   0.551   0.000  b_tmp_38_mux000019_SW1_F (N217)
     MUXF5:I0->O           1   0.360   0.827  b_tmp_38_mux000019_SW1 (N132)
     LUT4:I3->O            1   0.551   0.000  b_tmp_38_mux000033 (b_tmp_38_mux0000)
     FDRE:D                    0.203          b_tmp_38
    ----------------------------------------
    Total                     16.300ns (5.792ns logic, 10.508ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              7.551ns (Levels of Logic = 1)
  Source:            result_24 (FF)
  Destination:       result<24> (PAD)
  Source Clock:      clk rising

  Data Path: result_24 to result<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.720   1.187  result_24 (result_24)
     OBUF:I->O                 5.644          result_24_OBUF (result<24>)
    ----------------------------------------
    Total                      7.551ns (6.364ns logic, 1.187ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 52.52 secs
 
--> 

Total memory usage is 337484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

