;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, @21
	SUB @13, 0
	SUB 179, -100
	SPL <127, 100
	SUB -7, <-20
	ADD 10, 30
	SPL 0, <332
	SPL 0, <332
	DAT <0, #-0
	DJN -7, @-20
	SUB @127, 103
	ADD 10, 30
	SUB @127, 103
	SUB @0, @2
	SLT <300, 90
	SUB 179, -100
	SPL 0, <-2
	SPL 0, <332
	SLT <-30, 9
	ADD <-30, 9
	SUB @127, 103
	SUB @127, 103
	ADD 240, 60
	SUB @127, 100
	SUB 179, -100
	SUB 10, 30
	SPL 0, <332
	JMN @72, #200
	ADD 670, 30
	SPL 300, 99
	SLT @270, 1
	CMP #0, -2
	SLT 210, 60
	JMZ -30, 9
	SPL -700, -409
	SPL 0, <332
	SUB 12, @10
	SUB -7, <-420
	SPL 308, 390
	CMP @127, 100
	SPL 0, <332
	SLT 0, @21
	SUB <0, @2
	SPL 0, #2
	CMP @127, 100
	MOV -4, <-20
