============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 01:07:27 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/depth[11] will be merged to another kept net fifo_list/depth[13]
SYN-5055 WARNING: The kept net type/depth[12] will be merged to another kept net fifo_list/depth[12]
SYN-5055 WARNING: The kept net fifo_list/depth[13] will be merged to another kept net fifo_list/depth[11]
SYN-5055 WARNING: The kept net type/depth[10] will be merged to another kept net fifo_list/depth[10]
SYN-5055 WARNING: The kept net type/over will be merged to another kept net fifo_list/depth[9]
SYN-5055 WARNING: The kept net fifo_list/depth[9] will be merged to another kept net fifo_list/depth[8]
SYN-5055 WARNING: The kept net fifo_list/depth[8] will be merged to another kept net fifo_list/depth[7]
SYN-5055 WARNING: The kept net fifo_list/depth[7] will be merged to another kept net fifo_list/depth[6]
SYN-5055 WARNING: The kept net fifo_list/depth[6] will be merged to another kept net fifo_list/depth[5]
SYN-5055 WARNING: The kept net fifo_list/depth[5] will be merged to another kept net fifo_list/depth[4]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 527 instances
RUN-0007 : 232 luts, 205 seqs, 39 mslices, 24 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 688 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 441 nets have 2 pins
RUN-1001 : 176 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     126     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     65      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 525 instances, 232 luts, 205 seqs, 63 slices, 9 macros(63 instances: 39 mslices 24 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2570, tnet num: 686, tinst num: 525, tnode num: 3309, tedge num: 4216.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149319s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (73.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195501
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 525.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 133527, overlap = 18
PHY-3002 : Step(2): len = 92189.2, overlap = 18
PHY-3002 : Step(3): len = 55472.3, overlap = 18
PHY-3002 : Step(4): len = 41185.7, overlap = 18
PHY-3002 : Step(5): len = 34025.2, overlap = 18
PHY-3002 : Step(6): len = 30501, overlap = 18
PHY-3002 : Step(7): len = 26612.2, overlap = 18
PHY-3002 : Step(8): len = 25212.4, overlap = 18
PHY-3002 : Step(9): len = 23359.7, overlap = 18
PHY-3002 : Step(10): len = 22870, overlap = 18
PHY-3002 : Step(11): len = 21916.7, overlap = 18
PHY-3002 : Step(12): len = 20579.4, overlap = 18
PHY-3002 : Step(13): len = 20444.1, overlap = 18
PHY-3002 : Step(14): len = 19255.9, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84393e-05
PHY-3002 : Step(15): len = 22700.1, overlap = 18
PHY-3002 : Step(16): len = 23035.8, overlap = 18
PHY-3002 : Step(17): len = 24373.5, overlap = 18
PHY-3002 : Step(18): len = 25025.5, overlap = 18
PHY-3002 : Step(19): len = 24879, overlap = 13.5
PHY-3002 : Step(20): len = 25487.8, overlap = 13.5
PHY-3002 : Step(21): len = 24500.1, overlap = 13.5
PHY-3002 : Step(22): len = 24280, overlap = 13.5
PHY-3002 : Step(23): len = 24172.6, overlap = 13.5
PHY-3002 : Step(24): len = 24229.4, overlap = 13.5
PHY-3002 : Step(25): len = 23897.6, overlap = 13.5
PHY-3002 : Step(26): len = 22999.3, overlap = 13.5
PHY-3002 : Step(27): len = 22376.3, overlap = 13.5
PHY-3002 : Step(28): len = 22696.3, overlap = 13.5
PHY-3002 : Step(29): len = 22765.5, overlap = 13.5
PHY-3002 : Step(30): len = 22742.5, overlap = 13.5
PHY-3002 : Step(31): len = 22648.4, overlap = 13.5
PHY-3002 : Step(32): len = 22623.6, overlap = 13.5
PHY-3002 : Step(33): len = 22603.5, overlap = 13.5
PHY-3002 : Step(34): len = 22503.3, overlap = 13.5
PHY-3002 : Step(35): len = 22194.1, overlap = 13.5
PHY-3002 : Step(36): len = 21435.8, overlap = 13.5
PHY-3002 : Step(37): len = 21287.8, overlap = 13.5
PHY-3002 : Step(38): len = 21083.1, overlap = 13.5
PHY-3002 : Step(39): len = 21015.4, overlap = 13.5
PHY-3002 : Step(40): len = 21120.8, overlap = 13.5
PHY-3002 : Step(41): len = 20835.1, overlap = 13.5
PHY-3002 : Step(42): len = 20667.9, overlap = 13.5
PHY-3002 : Step(43): len = 20300.6, overlap = 13.5
PHY-3002 : Step(44): len = 20391.6, overlap = 13.5
PHY-3002 : Step(45): len = 20443.7, overlap = 13.5
PHY-3002 : Step(46): len = 20483.1, overlap = 9
PHY-3002 : Step(47): len = 20535.3, overlap = 9
PHY-3002 : Step(48): len = 19969.9, overlap = 9
PHY-3002 : Step(49): len = 19758.7, overlap = 9
PHY-3002 : Step(50): len = 19822, overlap = 9
PHY-3002 : Step(51): len = 19831.2, overlap = 9
PHY-3002 : Step(52): len = 19795.4, overlap = 9
PHY-3002 : Step(53): len = 19395.1, overlap = 9
PHY-3002 : Step(54): len = 19101.2, overlap = 9
PHY-3002 : Step(55): len = 18737.8, overlap = 9
PHY-3002 : Step(56): len = 19276.1, overlap = 13.5
PHY-3002 : Step(57): len = 19481.5, overlap = 13.5
PHY-3002 : Step(58): len = 19212.9, overlap = 13.5
PHY-3002 : Step(59): len = 18938.1, overlap = 13.5
PHY-3002 : Step(60): len = 18893.3, overlap = 13.5
PHY-3002 : Step(61): len = 19085.5, overlap = 13.5
PHY-3002 : Step(62): len = 19190.2, overlap = 13.5
PHY-3002 : Step(63): len = 18651, overlap = 13.5
PHY-3002 : Step(64): len = 18606.7, overlap = 13.5
PHY-3002 : Step(65): len = 18957.8, overlap = 9
PHY-3002 : Step(66): len = 18462.3, overlap = 13.5
PHY-3002 : Step(67): len = 18277, overlap = 13.5
PHY-3002 : Step(68): len = 18136.6, overlap = 13.5
PHY-3002 : Step(69): len = 18146.6, overlap = 13.5
PHY-3002 : Step(70): len = 18174.9, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68787e-05
PHY-3002 : Step(71): len = 18591.8, overlap = 13.5
PHY-3002 : Step(72): len = 18688, overlap = 13.5
PHY-3002 : Step(73): len = 18897.2, overlap = 13.5
PHY-3002 : Step(74): len = 18909.8, overlap = 9
PHY-3002 : Step(75): len = 18897.1, overlap = 13.5
PHY-3002 : Step(76): len = 18893.5, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37574e-05
PHY-3002 : Step(77): len = 19191.6, overlap = 13.5
PHY-3002 : Step(78): len = 19282.8, overlap = 9
PHY-3002 : Step(79): len = 19434.2, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010674s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(80): len = 20012.4, overlap = 0
PHY-3002 : Step(81): len = 20119, overlap = 0
PHY-3002 : Step(82): len = 20247.8, overlap = 1.25
PHY-3002 : Step(83): len = 20271.6, overlap = 1.3125
PHY-3002 : Step(84): len = 18933.5, overlap = 0.75
PHY-3002 : Step(85): len = 19380.1, overlap = 1
PHY-3002 : Step(86): len = 18656.9, overlap = 1.25
PHY-3002 : Step(87): len = 18496.3, overlap = 0.75
PHY-3002 : Step(88): len = 17713.9, overlap = 1
PHY-3002 : Step(89): len = 17823.8, overlap = 1.25
PHY-3002 : Step(90): len = 17383.5, overlap = 2.375
PHY-3002 : Step(91): len = 17481.5, overlap = 2.3125
PHY-3002 : Step(92): len = 17144.7, overlap = 1.9375
PHY-3002 : Step(93): len = 17296.5, overlap = 1.375
PHY-3002 : Step(94): len = 17037.1, overlap = 1.1875
PHY-3002 : Step(95): len = 16913, overlap = 1.25
PHY-3002 : Step(96): len = 16584.9, overlap = 2.34375
PHY-3002 : Step(97): len = 16701.4, overlap = 2.59375
PHY-3002 : Step(98): len = 16520.1, overlap = 3.0625
PHY-3002 : Step(99): len = 16398.8, overlap = 2.96875
PHY-3002 : Step(100): len = 16319.1, overlap = 3.21875
PHY-3002 : Step(101): len = 16279.4, overlap = 3.40625
PHY-3002 : Step(102): len = 16224.4, overlap = 4.21875
PHY-3002 : Step(103): len = 16246.8, overlap = 3.5625
PHY-3002 : Step(104): len = 15816, overlap = 3.5625
PHY-3002 : Step(105): len = 15856.4, overlap = 3.84375
PHY-3002 : Step(106): len = 15624, overlap = 3.9375
PHY-3002 : Step(107): len = 15624, overlap = 3.9375
PHY-3002 : Step(108): len = 15478.9, overlap = 3.75
PHY-3002 : Step(109): len = 15478.9, overlap = 3.75
PHY-3002 : Step(110): len = 15426.2, overlap = 3.75
PHY-3002 : Step(111): len = 15426.2, overlap = 3.75
PHY-3002 : Step(112): len = 15389.8, overlap = 3.3125
PHY-3002 : Step(113): len = 15448.6, overlap = 3.3125
PHY-3002 : Step(114): len = 15536.7, overlap = 3.21875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.49207e-05
PHY-3002 : Step(115): len = 16150.2, overlap = 13.4688
PHY-3002 : Step(116): len = 16255.2, overlap = 13.5312
PHY-3002 : Step(117): len = 16511.3, overlap = 13.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109841
PHY-3002 : Step(118): len = 15992.5, overlap = 12.25
PHY-3002 : Step(119): len = 16073.9, overlap = 11.9062
PHY-3002 : Step(120): len = 16171.4, overlap = 14.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000219683
PHY-3002 : Step(121): len = 15964.9, overlap = 11.8438
PHY-3002 : Step(122): len = 16099, overlap = 11.5312
PHY-3002 : Step(123): len = 16099, overlap = 11.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2570, tnet num: 686, tinst num: 525, tnode num: 3309, tedge num: 4216.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 30.56 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/688.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 17328, over cnt = 60(0%), over = 286, worst = 11
PHY-1001 : End global iterations;  0.041147s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 25.58, top5 = 9.66, top10 = 5.31, top15 = 3.54.
PHY-1001 : End incremental global routing;  0.101019s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (123.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014327s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.124421s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (113.0%)

OPT-1001 : Current memory(MB): used = 178, reserve = 149, peak = 178.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 416/688.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 17328, over cnt = 60(0%), over = 286, worst = 11
PHY-1002 : len = 20080, over cnt = 28(0%), over = 76, worst = 10
PHY-1002 : len = 20800, over cnt = 5(0%), over = 12, worst = 8
PHY-1002 : len = 20816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.064292s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (72.9%)

PHY-1001 : Congestion index: top1 = 23.69, top5 = 10.36, top10 = 5.88, top15 = 3.92.
OPT-1001 : End congestion update;  0.116234s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010487s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.126828s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

OPT-1001 : Current memory(MB): used = 179, reserve = 150, peak = 179.
OPT-1001 : End physical optimization;  0.404243s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (85.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 232 LUT to BLE ...
SYN-4008 : Packed 232 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 82 remaining SEQ's ...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 277/513 primitive instances ...
PHY-3001 : End packing;  0.019163s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 239 instances
RUN-1001 : 106 mslices, 106 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 565 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 314 nets have 2 pins
RUN-1001 : 181 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 237 instances, 212 slices, 9 macros(63 instances: 39 mslices 24 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 16129.6, Over = 15.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2136, tnet num: 563, tinst num: 237, tnode num: 2671, tedge num: 3681.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162044s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07486e-05
PHY-3002 : Step(124): len = 15902.1, overlap = 15.75
PHY-3002 : Step(125): len = 15952.4, overlap = 15.75
PHY-3002 : Step(126): len = 16033.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14972e-05
PHY-3002 : Step(127): len = 15974.9, overlap = 15.25
PHY-3002 : Step(128): len = 15974.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122994
PHY-3002 : Step(129): len = 16223.5, overlap = 12.75
PHY-3002 : Step(130): len = 16276, overlap = 12.75
PHY-3002 : Step(131): len = 16360.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091789s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (51.1%)

PHY-3001 : Trial Legalized: Len = 23018.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.009728s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(132): len = 18706.8, overlap = 5
PHY-3002 : Step(133): len = 17371.6, overlap = 7
PHY-3002 : Step(134): len = 16778.7, overlap = 7.75
PHY-3002 : Step(135): len = 16765.1, overlap = 8.25
PHY-3002 : Step(136): len = 16745.8, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122644
PHY-3002 : Step(137): len = 16577.6, overlap = 8.25
PHY-3002 : Step(138): len = 16572.9, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000245288
PHY-3002 : Step(139): len = 16591.8, overlap = 8
PHY-3002 : Step(140): len = 16591.8, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19478.6, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 19656.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2136, tnet num: 563, tinst num: 237, tnode num: 2671, tedge num: 3681.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22016, over cnt = 59(0%), over = 93, worst = 4
PHY-1002 : len = 22512, over cnt = 25(0%), over = 35, worst = 4
PHY-1002 : len = 22944, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 22952, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093075s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.8%)

PHY-1001 : Congestion index: top1 = 24.09, top5 = 12.04, top10 = 6.89, top15 = 4.64.
PHY-1001 : End incremental global routing;  0.148937s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (52.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012731s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.170562s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (55.0%)

OPT-1001 : Current memory(MB): used = 181, reserve = 152, peak = 182.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 476/565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.09, top5 = 12.04, top10 = 6.89, top15 = 4.64.
OPT-1001 : End congestion update;  0.058004s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008438s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.066543s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.9%)

OPT-1001 : Current memory(MB): used = 181, reserve = 152, peak = 182.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 476/565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004895s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (319.2%)

PHY-1001 : Congestion index: top1 = 24.09, top5 = 12.04, top10 = 6.89, top15 = 4.64.
PHY-1001 : End incremental global routing;  0.057747s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (81.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013344s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 476/565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006739s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (231.9%)

PHY-1001 : Congestion index: top1 = 24.09, top5 = 12.04, top10 = 6.89, top15 = 4.64.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.620690
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.558239s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (84.0%)

RUN-1003 : finish command "place" in  5.756273s wall, 1.781250s user + 0.687500s system = 2.468750s CPU (42.9%)

RUN-1004 : used memory is 165 MB, reserved memory is 136 MB, peak memory is 182 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 239 instances
RUN-1001 : 106 mslices, 106 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 565 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 314 nets have 2 pins
RUN-1001 : 181 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2136, tnet num: 563, tinst num: 237, tnode num: 2671, tedge num: 3681.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 106 mslices, 106 lslices, 19 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21648, over cnt = 58(0%), over = 94, worst = 4
PHY-1002 : len = 22064, over cnt = 27(0%), over = 38, worst = 4
PHY-1002 : len = 22544, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22544, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090602s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (34.5%)

PHY-1001 : Congestion index: top1 = 24.20, top5 = 12.08, top10 = 6.83, top15 = 4.56.
PHY-1001 : End global routing;  0.145184s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 202, reserve = 174, peak = 217.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 470, reserve = 446, peak = 470.
PHY-1001 : End build detailed router design. 3.953374s wall, 3.843750s user + 0.078125s system = 3.921875s CPU (99.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.524856s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 499, reserve = 476, peak = 499.
PHY-1001 : End phase 1; 0.536664s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (101.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Patch 218 net; 0.299631s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (93.9%)

PHY-1022 : len = 53832, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 499, reserve = 476, peak = 499.
PHY-1001 : End initial routed; 0.869848s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (97.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/489(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.182651s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.7%)

PHY-1001 : Current memory(MB): used = 500, reserve = 477, peak = 500.
PHY-1001 : End phase 2; 1.052588s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 53832, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.006678s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 53848, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.031299s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/489(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.181787s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.064657s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.7%)

PHY-1001 : Current memory(MB): used = 510, reserve = 486, peak = 510.
PHY-1001 : End phase 3; 0.399285s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (86.1%)

PHY-1003 : Routed, final wirelength = 53848
PHY-1001 : Current memory(MB): used = 510, reserve = 487, peak = 510.
PHY-1001 : End export database. 0.012427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.7%)

PHY-1001 : End detail routing;  6.202389s wall, 5.984375s user + 0.140625s system = 6.125000s CPU (98.8%)

RUN-1003 : finish command "route" in  6.578705s wall, 6.265625s user + 0.140625s system = 6.406250s CPU (97.4%)

RUN-1004 : used memory is 455 MB, reserved memory is 431 MB, peak memory is 510 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      362   out of  19600    1.85%
#reg                      212   out of  19600    1.08%
#le                       407
  #lut only               195   out of    407   47.91%
  #reg only                45   out of    407   11.06%
  #lut&reg                167   out of    407   41.03%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                      Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di                127
#2        adc/clk_adc    GCLK               lslice             adc/clk_adc_reg_syn_8.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |407    |299     |63      |212     |4       |0       |
|  adc          |adc_ctrl       |19     |11      |0       |19      |0       |0       |
|  fifo_list    |fifo_ctrl      |138    |74      |41      |53      |4       |0       |
|    fifo_list  |fifo           |100    |45      |32      |42      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx           |uart_rx        |56     |50      |6       |37      |0       |0       |
|  tx           |uart_tx        |78     |56      |8       |39      |0       |0       |
|  type         |type_choice    |116    |108     |8       |64      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       295   
    #2         2        93   
    #3         3        59   
    #4         4        28   
    #5        5-10      55   
    #6       11-50      10   
    #7       51-100     1    
  Average     2.63           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 237
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 565, pip num: 4509
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 568 valid insts, and 12939 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000000000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.457130s wall, 5.062500s user + 0.031250s system = 5.093750s CPU (349.6%)

RUN-1004 : used memory is 471 MB, reserved memory is 449 MB, peak memory is 653 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_010727.log"
