[2025-09-16 17:57:49] START suite=gap trace=605.mcf_s-1152B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1152B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3165707 heartbeat IPC: 3.159 cumulative IPC: 3.159 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6303413 heartbeat IPC: 3.187 cumulative IPC: 3.173 (Simulation time: 00 hr 01 min 23 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6303413 cumulative IPC: 3.173 (Simulation time: 00 hr 01 min 23 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6303413 cumulative IPC: 3.173 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 41338684 heartbeat IPC: 0.2854 cumulative IPC: 0.2854 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 76516347 heartbeat IPC: 0.2843 cumulative IPC: 0.2848 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 112479157 heartbeat IPC: 0.2781 cumulative IPC: 0.2826 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 148425098 heartbeat IPC: 0.2782 cumulative IPC: 0.2814 (Simulation time: 00 hr 12 min 59 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 185082239 heartbeat IPC: 0.2728 cumulative IPC: 0.2797 (Simulation time: 00 hr 15 min 55 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 220938423 heartbeat IPC: 0.2789 cumulative IPC: 0.2795 (Simulation time: 00 hr 19 min 02 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 257741402 heartbeat IPC: 0.2717 cumulative IPC: 0.2784 (Simulation time: 00 hr 22 min 07 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 295331222 heartbeat IPC: 0.266 cumulative IPC: 0.2768 (Simulation time: 00 hr 25 min 01 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 333792190 heartbeat IPC: 0.26 cumulative IPC: 0.2748 (Simulation time: 00 hr 28 min 04 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 366697983 cumulative IPC: 0.2727 (Simulation time: 00 hr 31 min 11 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 366697983 cumulative IPC: 0.2727 (Simulation time: 00 hr 31 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1152B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2727 instructions: 100000001 cycles: 366697983
CPU 0 Branch Prediction Accuracy: 86.85% MPKI: 32.9 Average ROB Occupancy at Mispredict: 12.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2086
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.69
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00219
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 281921
LQ_STALL: 205326
SQ_STALL: 196849


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 87.46829
REPLAY_LOAD: 37.11465
NON_REPLAY_LOAD: 11.963021

== Total ==
ADDR_TRANS: 17931
REPLAY_LOAD: 11654
NON_REPLAY_LOAD: 252336

== Counts ==
ADDR_TRANS: 205
REPLAY_LOAD: 314
NON_REPLAY_LOAD: 21093

cpu0->cpu0_STLB TOTAL        ACCESS:    2695653 HIT:    2661645 MISS:      34008 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2695653 HIT:    2661645 MISS:      34008 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 418.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5879432 HIT:    1722185 MISS:    4157247 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4988081 HIT:    1007968 MISS:    3980113 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     351462 HIT:     221380 MISS:     130082 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     492615 HIT:     491986 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      47274 HIT:        851 MISS:      46423 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 69.21 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1251307 HIT:    1251307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1251307 HIT:    1251307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   38179055 HIT:   30755987 MISS:    7423068 MSHR_MERGE:    2036242
cpu0->cpu0_L1D LOAD         ACCESS:   27913384 HIT:   21542485 MISS:    6370899 MSHR_MERGE:    1382809
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10197378 HIT:    9192493 MISS:    1004885 MSHR_MERGE:     653423
cpu0->cpu0_L1D TRANSLATION  ACCESS:      68293 HIT:      21009 MISS:      47284 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1070897 HIT:    1070897 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1070897 HIT:    1070897 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   36554368 HIT:   33160628 MISS:    3393740 MSHR_MERGE:     698087
cpu0->cpu0_DTLB LOAD         ACCESS:   36554368 HIT:   33160628 MISS:    3393740 MSHR_MERGE:     698087
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.25 cycles
cpu0->LLC TOTAL        ACCESS:    4448207 HIT:    2466619 MISS:    1981588 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3980113 HIT:    2042903 MISS:    1937210 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     130082 HIT:     127778 MISS:       2304 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     291589 HIT:     287835 MISS:       3754 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46423 HIT:       8103 MISS:      38320 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.85 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     306087
  ROW_BUFFER_MISS:    1671745
  AVG DBUS CONGESTED CYCLE: 3.374
Channel 0 WQ ROW_BUFFER_HIT:       2960
  ROW_BUFFER_MISS:      11558
  FULL:          0
Channel 0 REFRESHES ISSUED:      30558

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       248584       483069      1476981       402464
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           98          941        40197
  STLB miss resolved @ L2C                0           16           54          592          684
  STLB miss resolved @ LLC                0          633          449         5499         2554
  STLB miss resolved @ MEM                0           78          449         6541        33950

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0            0            0
  STLB miss resolved @ L2C                0            1            0            0            0
  STLB miss resolved @ LLC                0            1            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:29:01] END   suite=gap trace=605.mcf_s-1152B (rc=0)
