Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 23 13:09:33 2018
| Host         : DESKTOP-COSF6I6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: init_val_one[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_one[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_one[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_one[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_two[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_two[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_two[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_val_two[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mode_sel[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mode_sel[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line24/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.915        0.000                      0                   40        0.254        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.915        0.000                      0                   40        0.254        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.952ns (23.473%)  route 3.104ns (76.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          1.246     9.017    nolabel_line24/count_reg[0]_0
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.141 r  nolabel_line24/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.141    nolabel_line24/count_0[0]
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.031    15.056    nolabel_line24/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.952ns (24.419%)  route 2.947ns (75.581%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          1.088     8.860    nolabel_line24/count_reg[0]_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  nolabel_line24/count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.984    nolabel_line24/count_0[16]
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    15.056    nolabel_line24/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.952ns (24.425%)  route 2.946ns (75.575%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          1.087     8.859    nolabel_line24/count_reg[0]_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.983 r  nolabel_line24/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.983    nolabel_line24/count_0[6]
    SLICE_X35Y44         FDCE                                         r  nolabel_line24/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y44         FDCE                                         r  nolabel_line24/count_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.031    15.056    nolabel_line24/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.982ns (24.996%)  route 2.947ns (75.004%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          1.088     8.860    nolabel_line24/count_reg[0]_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.154     9.014 r  nolabel_line24/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.014    nolabel_line24/count_0[18]
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.075    15.100    nolabel_line24/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.982ns (25.003%)  route 2.946ns (74.997%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          1.087     8.859    nolabel_line24/count_reg[0]_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.154     9.013 r  nolabel_line24/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.013    nolabel_line24/count_0[7]
    SLICE_X35Y44         FDCE                                         r  nolabel_line24/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y44         FDCE                                         r  nolabel_line24/count_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.075    15.100    nolabel_line24/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.952ns (25.553%)  route 2.774ns (74.447%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          0.915     8.687    nolabel_line24/count_reg[0]_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.811 r  nolabel_line24/count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.811    nolabel_line24/count_0[13]
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.029    15.054    nolabel_line24/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.978ns (26.069%)  route 2.774ns (73.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          0.915     8.687    nolabel_line24/count_reg[0]_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.837 r  nolabel_line24/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.837    nolabel_line24/count_0[19]
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y46         FDCE                                         r  nolabel_line24/count_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.075    15.100    nolabel_line24/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.952ns (26.049%)  route 2.703ns (73.951%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          0.845     8.616    nolabel_line24/count_reg[0]_0
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  nolabel_line24/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.740    nolabel_line24/count_0[2]
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.031    15.056    nolabel_line24/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.952ns (26.077%)  route 2.699ns (73.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y45         FDCE                                         r  nolabel_line24/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[10]/Q
                         net (fo=2, routed)           0.959     6.500    nolabel_line24/count[10]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.624 r  nolabel_line24/count[20]_i_6/O
                         net (fo=1, routed)           0.636     7.260    nolabel_line24/count[20]_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  nolabel_line24/count[20]_i_5/O
                         net (fo=1, routed)           0.263     7.647    nolabel_line24/count[20]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.771 f  nolabel_line24/count[20]_i_2/O
                         net (fo=22, routed)          0.841     8.612    nolabel_line24/count_reg[0]_0
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.736 r  nolabel_line24/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.736    nolabel_line24/count_0[1]
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.029    15.054    nolabel_line24/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 nolabel_line24/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.114ns (57.227%)  route 1.580ns (42.773%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     5.085    nolabel_line24/CLK
    SLICE_X35Y43         FDCE                                         r  nolabel_line24/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  nolabel_line24/count_reg[2]/Q
                         net (fo=2, routed)           0.620     6.161    nolabel_line24/count[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.818 r  nolabel_line24/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.818    nolabel_line24/count0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.935 r  nolabel_line24/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    nolabel_line24/count0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  nolabel_line24/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.052    nolabel_line24/count0_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  nolabel_line24/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line24/count0_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.484 r  nolabel_line24/count0_carry__3/O[3]
                         net (fo=1, routed)           0.960     8.444    nolabel_line24/data0[20]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.335     8.779 r  nolabel_line24/count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.779    nolabel_line24/count_0[20]
    SLICE_X35Y44         FDCE                                         r  nolabel_line24/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    nolabel_line24/CLK
    SLICE_X35Y44         FDCE                                         r  nolabel_line24/count_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.075    15.100    nolabel_line24/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.440    nolabel_line25/clock
    SLICE_X52Y29         FDCE                                         r  nolabel_line25/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  nolabel_line25/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.719    nolabel_line25/count_reg_n_0_[10]
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  nolabel_line25/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    nolabel_line25/count_reg[8]_i_1_n_5
    SLICE_X52Y29         FDCE                                         r  nolabel_line25/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.953    nolabel_line25/clock
    SLICE_X52Y29         FDCE                                         r  nolabel_line25/count_reg[10]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.134     1.574    nolabel_line25/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    nolabel_line25/clock
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  nolabel_line25/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.720    nolabel_line25/count_reg_n_0_[14]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  nolabel_line25/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    nolabel_line25/count_reg[12]_i_1_n_5
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    nolabel_line25/clock
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[14]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.134     1.575    nolabel_line25/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line25/clock
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  nolabel_line25/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.718    nolabel_line25/count_reg_n_0_[6]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  nolabel_line25/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    nolabel_line25/count_reg[4]_i_1_n_5
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.952    nolabel_line25/clock
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[6]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.134     1.573    nolabel_line25/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.440    nolabel_line25/clock
    SLICE_X52Y29         FDCE                                         r  nolabel_line25/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  nolabel_line25/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.719    nolabel_line25/count_reg_n_0_[10]
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  nolabel_line25/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    nolabel_line25/count_reg[8]_i_1_n_4
    SLICE_X52Y29         FDCE                                         r  nolabel_line25/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.953    nolabel_line25/clock
    SLICE_X52Y29         FDCE                                         r  nolabel_line25/count_reg[11]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.134     1.574    nolabel_line25/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    nolabel_line25/clock
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  nolabel_line25/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.720    nolabel_line25/count_reg_n_0_[14]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.866 r  nolabel_line25/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    nolabel_line25/count_reg[12]_i_1_n_4
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    nolabel_line25/clock
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.134     1.575    nolabel_line25/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line25/clock
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  nolabel_line25/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.718    nolabel_line25/count_reg_n_0_[6]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.864 r  nolabel_line25/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    nolabel_line25/count_reg[4]_i_1_n_4
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.952    nolabel_line25/clock
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[7]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.134     1.573    nolabel_line25/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line25/clock
    SLICE_X52Y27         FDCE                                         r  nolabel_line25/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  nolabel_line25/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.766    nolabel_line25/count_reg_n_0_[0]
    SLICE_X52Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  nolabel_line25/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.811    nolabel_line25/count[0]_i_2_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  nolabel_line25/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    nolabel_line25/count_reg[0]_i_1_n_7
    SLICE_X52Y27         FDCE                                         r  nolabel_line25/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.951    nolabel_line25/clock
    SLICE_X52Y27         FDCE                                         r  nolabel_line25/count_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.134     1.573    nolabel_line25/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    nolabel_line25/clock
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  nolabel_line25/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.776    nolabel_line25/count_reg_n_0_[12]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  nolabel_line25/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    nolabel_line25/count_reg[12]_i_1_n_7
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    nolabel_line25/clock
    SLICE_X52Y30         FDCE                                         r  nolabel_line25/count_reg[12]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.134     1.575    nolabel_line25/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line25/clock
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  nolabel_line25/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.774    nolabel_line25/count_reg_n_0_[4]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  nolabel_line25/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    nolabel_line25/count_reg[4]_i_1_n_7
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.952    nolabel_line25/clock
    SLICE_X52Y28         FDCE                                         r  nolabel_line25/count_reg[4]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.134     1.573    nolabel_line25/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 nolabel_line25/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line25/clock
    SLICE_X52Y27         FDCE                                         r  nolabel_line25/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  nolabel_line25/count_reg[1]/Q
                         net (fo=1, routed)           0.175     1.778    nolabel_line25/count_reg_n_0_[1]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.889 r  nolabel_line25/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.889    nolabel_line25/count_reg[0]_i_1_n_6
    SLICE_X52Y27         FDCE                                         r  nolabel_line25/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.951    nolabel_line25/clock
    SLICE_X52Y27         FDCE                                         r  nolabel_line25/count_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.134     1.573    nolabel_line25/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   nolabel_line24/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   nolabel_line24/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   nolabel_line24/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   nolabel_line24/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   nolabel_line24/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   nolabel_line24/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   nolabel_line24/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   nolabel_line24/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   nolabel_line24/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   nolabel_line24/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   nolabel_line24/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   nolabel_line24/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   nolabel_line24/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   nolabel_line24/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   nolabel_line24/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line24/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line24/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   nolabel_line24/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   nolabel_line24/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   nolabel_line25/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   nolabel_line25/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   nolabel_line25/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   nolabel_line25/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   nolabel_line25/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   nolabel_line25/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   nolabel_line25/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   nolabel_line25/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   nolabel_line25/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   nolabel_line25/count_reg[3]/C



