<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1163" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1163{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1163{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1163{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1163{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_1163{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1163{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_1163{left:693px;bottom:1059px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t8_1163{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1163{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1163{left:70px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_1163{left:70px;bottom:984px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tc_1163{left:70px;bottom:957px;}
#td_1163{left:96px;bottom:961px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#te_1163{left:306px;bottom:961px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_1163{left:96px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1163{left:96px;bottom:927px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_1163{left:70px;bottom:901px;}
#ti_1163{left:96px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#tj_1163{left:70px;bottom:878px;}
#tk_1163{left:96px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_1163{left:96px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_1163{left:96px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_1163{left:96px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1163{left:256px;bottom:832px;}
#tp_1163{left:271px;bottom:825px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_1163{left:70px;bottom:799px;}
#tr_1163{left:96px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#ts_1163{left:70px;bottom:776px;}
#tt_1163{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tu_1163{left:96px;bottom:762px;letter-spacing:-0.14px;}
#tv_1163{left:70px;bottom:736px;}
#tw_1163{left:96px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#tx_1163{left:70px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_1163{left:70px;bottom:689px;}
#tz_1163{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-1.43px;}
#t10_1163{left:842px;bottom:699px;}
#t11_1163{left:96px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_1163{left:96px;bottom:658px;letter-spacing:-0.15px;}
#t13_1163{left:70px;bottom:632px;}
#t14_1163{left:96px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_1163{left:96px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1163{left:96px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_1163{left:96px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_1163{left:70px;bottom:559px;}
#t19_1163{left:96px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1a_1163{left:96px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1b_1163{left:70px;bottom:519px;}
#t1c_1163{left:96px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_1163{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_1163{left:499px;bottom:498px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1f_1163{left:600px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_1163{left:70px;bottom:481px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1h_1163{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1i_1163{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1j_1163{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_1163{left:330px;bottom:447px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1l_1163{left:425px;bottom:447px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1m_1163{left:81px;bottom:415px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1n_1163{left:196px;bottom:415px;letter-spacing:-0.12px;}
#t1o_1163{left:81px;bottom:386px;}
#t1p_1163{left:196px;bottom:386px;letter-spacing:-0.12px;}
#t1q_1163{left:81px;bottom:357px;}
#t1r_1163{left:196px;bottom:357px;letter-spacing:-0.12px;}
#t1s_1163{left:81px;bottom:328px;}
#t1t_1163{left:196px;bottom:328px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_1163{left:81px;bottom:299px;letter-spacing:-0.14px;}
#t1v_1163{left:196px;bottom:299px;letter-spacing:-0.12px;}
#t1w_1163{left:81px;bottom:270px;letter-spacing:-0.14px;}
#t1x_1163{left:196px;bottom:270px;letter-spacing:-0.11px;}
#t1y_1163{left:81px;bottom:241px;letter-spacing:-0.13px;}
#t1z_1163{left:196px;bottom:241px;letter-spacing:-0.11px;}
#t20_1163{left:81px;bottom:212px;letter-spacing:-0.14px;}
#t21_1163{left:196px;bottom:212px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_1163{left:81px;bottom:183px;letter-spacing:-0.12px;}
#t23_1163{left:196px;bottom:183px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_1163{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1163{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1163{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1163{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1163{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1163{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1163{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1163{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_1163{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_1163{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1163" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1163Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1163" style="-webkit-user-select: none;"><object width="935" height="1210" data="1163/1163.svg" type="image/svg+xml" id="pdf1163" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1163" class="t s1_1163">Vol. 3C </span><span id="t2_1163" class="t s1_1163">32-25 </span>
<span id="t3_1163" class="t s2_1163">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1163" class="t s3_1163">32.15.5 </span><span id="t5_1163" class="t s3_1163">Enabling the Dual-Monitor Treatment </span>
<span id="t6_1163" class="t s4_1163">Code and data for the SMM-transfer monitor (STM) reside in a region of SMRAM called the </span><span id="t7_1163" class="t s5_1163">monitor segment </span>
<span id="t8_1163" class="t s4_1163">(MSEG). Code running in SMM determines the location of MSEG and establishes its content. This code is also </span>
<span id="t9_1163" class="t s4_1163">responsible for enabling the dual-monitor treatment. </span>
<span id="ta_1163" class="t s4_1163">SMM code enables the dual-monitor treatment and specifies the location of MSEG by writing to the </span>
<span id="tb_1163" class="t s4_1163">IA32_SMM_MONITOR_CTL MSR (index 9BH). The MSR has the following format: </span>
<span id="tc_1163" class="t s6_1163">• </span><span id="td_1163" class="t s4_1163">Bit 0 is the register’s valid bit. </span><span id="te_1163" class="t s4_1163">The STM may be invoked using VMCALL only if this bit is 1. Because VMCALL is </span>
<span id="tf_1163" class="t s4_1163">used to activate the dual-monitor treatment (see Section 32.15.6), the dual-monitor treatment cannot be </span>
<span id="tg_1163" class="t s4_1163">activated if the bit is 0. This bit is cleared when the logical processor is reset. </span>
<span id="th_1163" class="t s6_1163">• </span><span id="ti_1163" class="t s4_1163">Bit 1 is reserved. </span>
<span id="tj_1163" class="t s6_1163">• </span><span id="tk_1163" class="t s4_1163">Bit 2 determines whether executions of VMXOFF unblock SMIs under the default treatment of SMIs and SMM. </span>
<span id="tl_1163" class="t s4_1163">Executions of VMXOFF unblock SMIs unless bit 2 is 1 (the value of bit 0 is irrelevant). See Section 32.14.4. </span>
<span id="tm_1163" class="t s4_1163">Certain leaf functions of the GETSEC instruction clear this bit (see Chapter 7, “Safer Mode Extensions </span>
<span id="tn_1163" class="t s4_1163">Reference,” in the Intel </span>
<span id="to_1163" class="t s7_1163">® </span>
<span id="tp_1163" class="t s4_1163">64 and IA-32 Architectures Software Developer’s Manual, Volume 2D). </span>
<span id="tq_1163" class="t s6_1163">• </span><span id="tr_1163" class="t s4_1163">Bits 11:3 are reserved. </span>
<span id="ts_1163" class="t s6_1163">• </span><span id="tt_1163" class="t s4_1163">Bits 31:12 contain a value that, when shifted left 12 bits, is the physical address of MSEG (the MSEG base </span>
<span id="tu_1163" class="t s4_1163">address). </span>
<span id="tv_1163" class="t s6_1163">• </span><span id="tw_1163" class="t s4_1163">Bits 63:32 are reserved. </span>
<span id="tx_1163" class="t s4_1163">The following items detail use of this MSR: </span>
<span id="ty_1163" class="t s6_1163">• </span><span id="tz_1163" class="t s4_1163">The IA32_SMM_MONITOR_CTL MSR is supported only on processors that support the dual-monitor treatment. </span>
<span id="t10_1163" class="t s7_1163">1 </span>
<span id="t11_1163" class="t s4_1163">On other processors, accesses to the MSR using RDMSR or WRMSR generate a general-protection fault </span>
<span id="t12_1163" class="t s4_1163">(#GP(0)). </span>
<span id="t13_1163" class="t s6_1163">• </span><span id="t14_1163" class="t s4_1163">A write to the IA32_SMM_MONITOR_CTL MSR using WRMSR generates a general-protection fault (#GP(0)) if </span>
<span id="t15_1163" class="t s4_1163">executed outside of SMM or if an attempt is made to set any reserved bit. An attempt to write to the </span>
<span id="t16_1163" class="t s4_1163">IA32_SMM_MONITOR_CTL MSR fails if made as part of a VM exit that does not end in SMM or part of a </span>
<span id="t17_1163" class="t s4_1163">VM entry that does not begin in SMM. </span>
<span id="t18_1163" class="t s6_1163">• </span><span id="t19_1163" class="t s4_1163">Reads from the IA32_SMM_MONITOR_CTL MSR using RDMSR are allowed any time RDMSR is allowed. The </span>
<span id="t1a_1163" class="t s4_1163">MSR may be read as part of any VM exit. </span>
<span id="t1b_1163" class="t s6_1163">• </span><span id="t1c_1163" class="t s4_1163">The dual-monitor treatment can be activated only if the valid bit in the MSR is set to 1. </span>
<span id="t1d_1163" class="t s4_1163">The 32 bytes located at the MSEG base address are called the </span><span id="t1e_1163" class="t s5_1163">MSEG header</span><span id="t1f_1163" class="t s4_1163">. The format of the MSEG header is </span>
<span id="t1g_1163" class="t s4_1163">given in Table 32-10 (each field is 32 bits). </span>
<span id="t1h_1163" class="t s8_1163">1. </span><span id="t1i_1163" class="t s8_1163">Software should consult the VMX capability MSR IA32_VMX_BASIC (see Appendix A.1) to determine whether the dual-monitor </span>
<span id="t1j_1163" class="t s8_1163">treatment is supported. </span>
<span id="t1k_1163" class="t s9_1163">Table 32-10. </span><span id="t1l_1163" class="t s9_1163">Format of MSEG Header </span>
<span id="t1m_1163" class="t sa_1163">Byte Offset </span><span id="t1n_1163" class="t sa_1163">Field </span>
<span id="t1o_1163" class="t s8_1163">0 </span><span id="t1p_1163" class="t s8_1163">MSEG-header revision identifier </span>
<span id="t1q_1163" class="t s8_1163">4 </span><span id="t1r_1163" class="t s8_1163">SMM-transfer monitor features </span>
<span id="t1s_1163" class="t s8_1163">8 </span><span id="t1t_1163" class="t s8_1163">GDTR limit </span>
<span id="t1u_1163" class="t s8_1163">12 </span><span id="t1v_1163" class="t s8_1163">GDTR base offset </span>
<span id="t1w_1163" class="t s8_1163">16 </span><span id="t1x_1163" class="t s8_1163">CS selector </span>
<span id="t1y_1163" class="t s8_1163">20 </span><span id="t1z_1163" class="t s8_1163">EIP offset </span>
<span id="t20_1163" class="t s8_1163">24 </span><span id="t21_1163" class="t s8_1163">ESP offset </span>
<span id="t22_1163" class="t s8_1163">28 </span><span id="t23_1163" class="t s8_1163">CR3 offset </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
