

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'
================================================================
* Date:           Tue Oct 28 14:00:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_7_VITIS_LOOP_193_8  |      153|      153|        10|          6|          6|    25|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     603|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     156|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     136|    -|
|Register         |        -|     -|     167|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     167|     895|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_5_3_32_1_1_U221  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U222  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U223  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U224  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U225  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U226  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0| 156|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln192_1_fu_600_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln192_fu_609_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln193_fu_1027_p2          |         +|   0|  0|  10|           3|           1|
    |add_ln197_1_fu_813_p2         |         +|   0|  0|  17|          10|          10|
    |add_ln197_fu_803_p2           |         +|   0|  0|  10|           3|           3|
    |add_ln200_1_fu_879_p2         |         +|   0|  0|  17|          10|           2|
    |add_ln204_1_fu_759_p2         |         +|   0|  0|  21|          14|          14|
    |add_ln204_2_fu_789_p2         |         +|   0|  0|  18|          18|          18|
    |add_ln204_3_fu_925_p2         |         +|   0|  0|  18|          18|          18|
    |empty_fu_486_p2               |         +|   0|  0|  18|          11|          11|
    |p_mid1_fu_639_p2              |         +|   0|  0|  18|          11|          11|
    |tmp2_fu_476_p2                |         +|   0|  0|  10|           3|           3|
    |tmp2_mid1_fu_629_p2           |         +|   0|  0|  10|           3|           2|
    |xi_fu_873_p2                  |         +|   0|  0|  18|          11|           2|
    |yi_cast_fu_552_p2             |         +|   0|  0|  17|          10|           2|
    |yi_cast_mid1_fu_705_p2        |         +|   0|  0|  17|          10|           2|
    |yi_fu_546_p2                  |         +|   0|  0|  18|          11|           2|
    |yi_mid1_fu_699_p2             |         +|   0|  0|  18|          11|           2|
    |sub53_fu_536_p2               |         -|   0|  0|  18|          11|          11|
    |sub53_mid1_fu_689_p2          |         -|   0|  0|  18|          11|          11|
    |sub_ln200_fu_863_p2           |         -|   0|  0|  17|          10|          10|
    |cmp1_i_fu_500_p2              |      icmp|   0|  0|  18|          11|           8|
    |cmp1_i_mid1_fu_653_p2         |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln192_fu_594_p2          |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln193_fu_615_p2          |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln202_fu_893_p2          |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln26_fu_827_p2           |      icmp|   0|  0|  17|          10|           8|
    |slt73_fu_719_p2               |      icmp|   0|  0|  18|          11|          11|
    |slt_fu_566_p2                 |      icmp|   0|  0|  18|          11|          11|
    |empty_23_fu_522_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_849_p2             |        or|   0|  0|   2|           1|           1|
    |p_mid120_fu_675_p2            |        or|   0|  0|   2|           1|           1|
    |a_assign_fu_1011_p6           |    select|   0|  0|   3|           1|           3|
    |gx_fu_855_p3                  |    select|   0|  0|  10|           1|          10|
    |gy_fu_528_p3                  |    select|   0|  0|  10|           1|          11|
    |gy_mid1_fu_681_p3             |    select|   0|  0|  10|           1|          11|
    |p_cast_cast_fu_514_p3         |    select|   0|  0|   8|           1|           1|
    |p_mid118_cast_cast_fu_667_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln180_1_fu_747_p3      |    select|   0|  0|  10|           1|          10|
    |select_ln180_fu_621_p3        |    select|   0|  0|   3|           1|           1|
    |select_ln26_fu_841_p3         |    select|   0|  0|   8|           1|           1|
    |xi_1_fu_905_p3                |    select|   0|  0|  10|           1|          10|
    |xi_2_fu_913_p3                |    select|   0|  0|  10|           1|           1|
    |yi_1_fu_586_p3                |    select|   0|  0|  10|           1|           1|
    |yi_1_mid1_fu_739_p3           |    select|   0|  0|  10|           1|           1|
    |yi_2_fu_578_p3                |    select|   0|  0|  10|           1|          10|
    |yi_2_mid1_fu_731_p3           |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    |rev72_fu_572_p2               |       xor|   0|  0|   2|           1|           2|
    |rev74_fu_725_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln202_fu_899_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 603|         292|         294|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc3_2_fu_156                           |   9|          2|   32|         64|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten24_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_kx_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_ky                     |   9|          2|    3|          6|
    |indvar_flatten24_fu_168                 |   9|          2|    5|         10|
    |kx_fu_160                               |   9|          2|    3|          6|
    |ky_1_fu_164                             |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 136|         29|   59|        123|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_assign_reg_1118            |  32|   0|   32|          0|
    |acc3_2_fu_156                |  32|   0|   32|          0|
    |add_ln204_3_reg_1113         |  18|   0|   18|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c2_reg_1128                  |  32|   0|   32|          0|
    |icmp_ln192_reg_1109          |   1|   0|    1|          0|
    |indvar_flatten24_fu_168      |   5|   0|    5|          0|
    |kx_fu_160                    |   3|   0|    3|          0|
    |ky_1_fu_164                  |   3|   0|    3|          0|
    |p_2_fu_172                   |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 167|   0|  167|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_din0      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_din1      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_opcode    |  out|    2|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_dout0     |   in|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_ce        |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_din0      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_din1      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_dout0     |   in|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_ce        |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|acc3                    |   in|   32|     ap_none|                                                                     acc3|        scalar|
|zext_ln176_3            |   in|    9|     ap_none|                                                             zext_ln176_3|        scalar|
|h0_cast                 |   in|    9|     ap_none|                                                                  h0_cast|        scalar|
|zext_ln173              |   in|    9|     ap_none|                                                               zext_ln173|        scalar|
|sub60_cast              |   in|    9|     ap_none|                                                               sub60_cast|        scalar|
|add_ln204               |   in|   13|     ap_none|                                                                add_ln204|        scalar|
|zext_ln180_1            |   in|    9|     ap_none|                                                             zext_ln180_1|        scalar|
|w0_cast5                |   in|    8|     ap_none|                                                                 w0_cast5|        scalar|
|zext_ln174              |   in|    9|     ap_none|                                                               zext_ln174|        scalar|
|zext_ln176              |   in|    9|     ap_none|                                                               zext_ln176|        scalar|
|conv2_buf_address0      |  out|   18|   ap_memory|                                                                conv2_buf|         array|
|conv2_buf_ce0           |  out|    1|   ap_memory|                                                                conv2_buf|         array|
|conv2_buf_q0            |   in|   32|   ap_memory|                                                                conv2_buf|         array|
|mux_case_091_reload     |   in|   32|     ap_none|                                                      mux_case_091_reload|        scalar|
|mux_case_197_reload     |   in|   32|     ap_none|                                                      mux_case_197_reload|        scalar|
|mux_case_2103_reload    |   in|   32|     ap_none|                                                     mux_case_2103_reload|        scalar|
|mux_case_3109_reload    |   in|   32|     ap_none|                                                     mux_case_3109_reload|        scalar|
|mux_case_4115_reload    |   in|   32|     ap_none|                                                     mux_case_4115_reload|        scalar|
|mux_case_046122_reload  |   in|   32|     ap_none|                                                   mux_case_046122_reload|        scalar|
|mux_case_148128_reload  |   in|   32|     ap_none|                                                   mux_case_148128_reload|        scalar|
|mux_case_250134_reload  |   in|   32|     ap_none|                                                   mux_case_250134_reload|        scalar|
|mux_case_352140_reload  |   in|   32|     ap_none|                                                   mux_case_352140_reload|        scalar|
|mux_case_454146_reload  |   in|   32|     ap_none|                                                   mux_case_454146_reload|        scalar|
|mux_case_057152_reload  |   in|   32|     ap_none|                                                   mux_case_057152_reload|        scalar|
|mux_case_159158_reload  |   in|   32|     ap_none|                                                   mux_case_159158_reload|        scalar|
|mux_case_261164_reload  |   in|   32|     ap_none|                                                   mux_case_261164_reload|        scalar|
|mux_case_363170_reload  |   in|   32|     ap_none|                                                   mux_case_363170_reload|        scalar|
|mux_case_465176_reload  |   in|   32|     ap_none|                                                   mux_case_465176_reload|        scalar|
|mux_case_068182_reload  |   in|   32|     ap_none|                                                   mux_case_068182_reload|        scalar|
|mux_case_170188_reload  |   in|   32|     ap_none|                                                   mux_case_170188_reload|        scalar|
|mux_case_272194_reload  |   in|   32|     ap_none|                                                   mux_case_272194_reload|        scalar|
|mux_case_374200_reload  |   in|   32|     ap_none|                                                   mux_case_374200_reload|        scalar|
|mux_case_476206_reload  |   in|   32|     ap_none|                                                   mux_case_476206_reload|        scalar|
|mux_case_079212_reload  |   in|   32|     ap_none|                                                   mux_case_079212_reload|        scalar|
|mux_case_181218_reload  |   in|   32|     ap_none|                                                   mux_case_181218_reload|        scalar|
|mux_case_283224_reload  |   in|   32|     ap_none|                                                   mux_case_283224_reload|        scalar|
|mux_case_385230_reload  |   in|   32|     ap_none|                                                   mux_case_385230_reload|        scalar|
|mux_case_487236_reload  |   in|   32|     ap_none|                                                   mux_case_487236_reload|        scalar|
|acc3_2_out              |  out|   32|      ap_vld|                                                               acc3_2_out|       pointer|
|acc3_2_out_ap_vld       |  out|    1|      ap_vld|                                                               acc3_2_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

