<stg><name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_12

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i4 %m_axis_video_V_strb_V, i4 %m_axis_video_V_keep_V, i32 %m_axis_video_V_data_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_0, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %sub_i_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_i

]]></Node>
<StgValue><ssdm name="sub_i_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %field_id_val8_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %field_id_val8_load

]]></Node>
<StgValue><ssdm name="field_id_val8_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %colorFormat_val20_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val20_load

]]></Node>
<StgValue><ssdm name="colorFormat_val20_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %fid_in_val9_load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %fid_in_val9_load

]]></Node>
<StgValue><ssdm name="fid_in_val9_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:8 %cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %tmp_33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof

]]></Node>
<StgValue><ssdm name="sof_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:11 %store_ln981 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln981"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln981 = br void %for.body22.i

]]></Node>
<StgValue><ssdm name="br_ln981"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body22.i:0 %sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.inc111.i

]]></Node>
<StgValue><ssdm name="sof_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body22.i:1 %p_phi_i = phi i1 %tmp_33, void %newFuncRoot, i1 %empty_189, void %for.inc111.i

]]></Node>
<StgValue><ssdm name="p_phi_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body22.i:2 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body22.i:3 %icmp_ln981 = icmp_eq  i11 %j_1, i11 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln981"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body22.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body22.i:5 %j_2 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body22.i:6 %br_ln981 = br i1 %icmp_ln981, void %for.body22.split.i, void %for.inc114.loopexit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln981"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="11">
<![CDATA[
for.body22.split.i:0 %zext_ln981 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln981"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body22.split.i:1 %specpipeline_ln984 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln984"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body22.split.i:2 %specloopname_ln981 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln981"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body22.split.i:3 %axi_last = icmp_eq  i12 %zext_ln981, i12 %sub_i_read

]]></Node>
<StgValue><ssdm name="axi_last"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body22.split.i:4 %br_ln1003 = br i1 %sof_2, void %VITIS_LOOP_1011_3.i_ifconv, void %if.then35.i

]]></Node>
<StgValue><ssdm name="br_ln1003"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="sof_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
if.then35.i:0 %counter_loc_1_i_out_load = load i16 %counter_loc_1_i_out

]]></Node>
<StgValue><ssdm name="counter_loc_1_i_out_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="sof_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then35.i:1 %add_ln1005 = add i16 %counter_loc_1_i_out_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln1005"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="sof_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then35.i:2 %store_ln1005 = store i16 %add_ln1005, i16 %counter

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="sof_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then35.i:3 %store_ln1005 = store i16 %add_ln1005, i16 %counter_loc_1_i_out

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="sof_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.then35.i:4 %br_ln1006 = br void %VITIS_LOOP_1011_3.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1006"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:19 %switch_ln1038 = switch i16 %field_id_val8_load_read, void %if.else106.i, i16 0, void %if.then93.i, i16 1, void %if.then97.i, i16 2, void %if.then101.i, i16 3, void %if.then105.i

]]></Node>
<StgValue><ssdm name="switch_ln1038"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then101.i:0 %write_ln1049 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 1

]]></Node>
<StgValue><ssdm name="write_ln1049"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.then101.i:1 %br_ln1050 = br void %for.inc111.i

]]></Node>
<StgValue><ssdm name="br_ln1050"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then93.i:0 %write_ln1040 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 0

]]></Node>
<StgValue><ssdm name="write_ln1040"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.then93.i:1 %br_ln1041 = br void %for.inc111.i

]]></Node>
<StgValue><ssdm name="br_ln1041"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="!0"/>
<literal name="field_id_val8_load_read" val="!1"/>
<literal name="field_id_val8_load_read" val="!2"/>
<literal name="field_id_val8_load_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else106.i:0 %write_ln1058 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_in_val9_load_read

]]></Node>
<StgValue><ssdm name="write_ln1058"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="!0"/>
<literal name="field_id_val8_load_read" val="!1"/>
<literal name="field_id_val8_load_read" val="!2"/>
<literal name="field_id_val8_load_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
if.else106.i:1 %br_ln0 = br void %for.inc111.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc111.i:1 %store_ln981 = store i11 %j_2, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln981"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc111.i:2 %br_ln981 = br void %for.body22.i

]]></Node>
<StgValue><ssdm name="br_ln981"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:0 %counter_loc_1_i_out_load_1 = load i16 %counter_loc_1_i_out

]]></Node>
<StgValue><ssdm name="counter_loc_1_i_out_load_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:1 %fid_toggle = trunc i16 %counter_loc_1_i_out_load_1

]]></Node>
<StgValue><ssdm name="fid_toggle"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:2 %ovrlayYUV_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %ovrlayYUV

]]></Node>
<StgValue><ssdm name="ovrlayYUV_read"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="30">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:3 %pix_444 = trunc i30 %ovrlayYUV_read

]]></Node>
<StgValue><ssdm name="pix_444"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:4 %pix_rgb_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %ovrlayYUV_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pix_rgb_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:5 %pix_rgb = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %ovrlayYUV_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="pix_rgb"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:6 %axi_data = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %pix_444

]]></Node>
<StgValue><ssdm name="axi_data"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:7 %axi_data_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %pix_rgb_2

]]></Node>
<StgValue><ssdm name="axi_data_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:8 %icmp_ln1020 = icmp_eq  i8 %colorFormat_val20_load_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1020"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:9 %icmp_ln1020_1 = icmp_eq  i8 %colorFormat_val20_load_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1020_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:10 %sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln1020, i1 %icmp_ln1020_1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="11" op_3_bw="2" op_4_bw="11" op_5_bw="2" op_6_bw="11" op_7_bw="11" op_8_bw="2">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:11 %axi_data_2 = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.3i11.i11.i2, i2 2, i11 %axi_data, i2 1, i11 %axi_data_1, i2 0, i11 %axi_data, i11 0, i2 %sel_tmp6

]]></Node>
<StgValue><ssdm name="axi_data_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:12 %sext_ln925 = sext i11 %axi_data_2

]]></Node>
<StgValue><ssdm name="sext_ln925"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="10" op_3_bw="2" op_4_bw="10" op_5_bw="2" op_6_bw="10" op_7_bw="10" op_8_bw="2">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:13 %tmp = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %pix_rgb_2, i2 1, i10 %pix_rgb, i2 0, i10 %pix_rgb_2, i10 0, i2 %sel_tmp6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="10" op_3_bw="2" op_4_bw="10" op_5_bw="2" op_6_bw="10" op_7_bw="10" op_8_bw="2">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:14 %tmp_s = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %pix_rgb, i2 1, i10 %pix_444, i2 0, i10 %pix_rgb, i10 0, i2 %sel_tmp6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:15 %tmp_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp_s, i10 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="20" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:16 %axi_data_3 = partset i30 @_ssdm_op_PartSet.i30.i30.i20.i32.i32, i30 %sext_ln925, i20 %tmp_1, i32 10, i32 29

]]></Node>
<StgValue><ssdm name="axi_data_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:17 %zext_ln1035 = zext i30 %axi_data_3

]]></Node>
<StgValue><ssdm name="zext_ln1035"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
VITIS_LOOP_1011_3.i_ifconv:18 %write_ln1035 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i32 %zext_ln1035, i4 15, i4 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln1035"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then105.i:0 %fid_toggle_1 = xor i1 %fid_toggle, i1 1

]]></Node>
<StgValue><ssdm name="fid_toggle_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then105.i:1 %write_ln1054 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_toggle_1

]]></Node>
<StgValue><ssdm name="write_ln1054"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then105.i:2 %br_ln1055 = br void %for.inc111.i

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then97.i:0 %write_ln1044 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_toggle

]]></Node>
<StgValue><ssdm name="write_ln1044"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
<literal name="field_id_val8_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.then97.i:1 %br_ln1046 = br void %for.inc111.i

]]></Node>
<StgValue><ssdm name="br_ln1046"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln981" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
for.inc111.i:0 %empty_189 = phi i1 0, void %if.then93.i, i1 %fid_toggle, void %if.then97.i, i1 1, void %if.then101.i, i1 %fid_in_val9_load_read, void %if.else106.i, i1 %fid_toggle_1, void %if.then105.i

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc114.loopexit.i.exitStub:0 %write_ln1008 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_i_out, i1 %p_phi_i

]]></Node>
<StgValue><ssdm name="write_ln1008"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
for.inc114.loopexit.i.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
