{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 01:03:42 2024 " "Info: Processing started: Sat Jun 15 01:03:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dram-controller -c top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dram-controller -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "i_clk register ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[7\] register ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[3\] 5.381 ns " "Info: Slack time is 5.381 ns for clock \"i_clk\" between source register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[7\]\" and destination register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "78.13 MHz 12.8 ns " "Info: Fmax is 78.13 MHz (period= 12.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.581 ns + Largest register register " "Info: + Largest register to register requirement is 16.581 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "18.181 ns + " "Info: + Setup relationship between source and destination is 18.181 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.181 ns " "Info: + Latch edge is 18.181 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Source clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"i_clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[3\] 2 REG LC1_B17 4 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC1_B17; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk source 3.400 ns - Longest register " "Info: - Longest clock path from clock \"i_clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[7\] 2 REG LC5_B18 4 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC5_B18; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns - " "Info: - Micro setup delay of destination is 1.100 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.200 ns - Longest register register " "Info: - Longest register to register delay is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[7\] 1 REG LC5_B18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B18; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.300 ns) 2.800 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~2 2 COMB LC3_C14 2 " "Info: 2: + IC(1.500 ns) + CELL(1.300 ns) = 2.800 ns; Loc. = LC3_C14; Fanout = 2; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.800 ns) 5.000 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~38 3 COMB LC2_B15 1 " "Info: 3: + IC(1.400 ns) + CELL(0.800 ns) = 5.000 ns; Loc. = LC2_B15; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 6.500 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~22 4 COMB LC3_B15 1 " "Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 6.500 ns; Loc. = LC3_B15; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.300 ns) 7.900 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~6 5 COMB LC1_B15 12 " "Info: 5: + IC(0.100 ns) + CELL(1.300 ns) = 7.900 ns; Loc. = LC1_B15; Fanout = 12; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.400 ns) 10.200 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter~47 6 COMB LC2_B17 1 " "Info: 6: + IC(0.900 ns) + CELL(1.400 ns) = 10.200 ns; Loc. = LC2_B17; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.900 ns) 11.200 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[3\] 7 REG LC1_B17 4 " "Info: 7: + IC(0.100 ns) + CELL(0.900 ns) = 11.200 ns; Loc. = LC1_B17; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 64.29 % ) " "Info: Total cell delay = 7.200 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 4.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] {} } { 0.000ns 1.500ns 1.400ns 0.000ns 0.100ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.500ns 1.300ns 1.400ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47 ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] {} } { 0.000ns 1.500ns 1.400ns 0.000ns 0.100ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.500ns 1.300ns 1.400ns 0.900ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "i_clk register ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\] register ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\] 800 ps " "Info: Minimum slack time is 800 ps for clock \"i_clk\" between source register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\]\" and destination register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\] 1 REG LC4_B24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 0.900 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\] 2 REG LC4_B24 3 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 88.89 % ) " "Info: Total cell delay = 0.800 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 11.11 % ) " "Info: Total interconnect delay = 0.100 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.100ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.100 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.100 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Source clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"i_clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\] 2 REG LC4_B24 3 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk source 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"i_clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\] 2 REG LC4_B24 3 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|init_refresh_counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.100ns } { 0.000ns 0.800ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed i_addr\[23\] i_clk 8.400 ns register " "Info: tsu for register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed\" (data pin = \"i_addr\[23\]\", clock pin = \"i_clk\") is 8.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns + Longest pin register " "Info: + Longest pin to register delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns i_addr\[23\] 1 PIN PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_95; Fanout = 6; PIN Node = 'i_addr\[23\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_addr[23] } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.400 ns) 6.100 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|Equal0~7 2 COMB LC4_A13 1 " "Info: 2: + IC(1.600 ns) + CELL(1.400 ns) = 6.100 ns; Loc. = LC4_A13; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|Equal0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { i_addr[23] ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.400 ns) 8.300 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|Equal0~9 3 COMB LC2_A17 1 " "Info: 3: + IC(0.800 ns) + CELL(1.400 ns) = 8.300 ns; Loc. = LC2_A17; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|Equal0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9 } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.800 ns) 10.700 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed 4 REG LC2_A11 2 " "Info: 4: + IC(1.600 ns) + CELL(0.800 ns) = 10.700 ns; Loc. = LC2_A11; Fanout = 2; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 62.62 % ) " "Info: Total cell delay = 6.700 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 37.38 % ) " "Info: Total interconnect delay = 4.000 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { i_addr[23] ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { i_addr[23] {} i_addr[23]~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed {} } { 0.000ns 0.000ns 1.600ns 0.800ns 1.600ns } { 0.000ns 3.100ns 1.400ns 1.400ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"i_clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed 2 REG LC2_A11 2 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC2_A11; Fanout = 2; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { i_addr[23] ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { i_addr[23] {} i_addr[23]~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9 {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed {} } { 0.000ns 0.000ns 1.600ns 0.800ns 1.600ns } { 0.000ns 3.100ns 1.400ns 1.400ns 0.800ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "i_clk o_addr\[1\] ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 14.800 ns register " "Info: tco from clock \"i_clk\" to destination pin \"o_addr\[1\]\" through register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE\" is 14.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk source 3.400 ns + Longest register " "Info: + Longest clock path from clock \"i_clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 2 REG LC8_C10 7 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Longest register pin " "Info: + Longest register to pin delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 1 REG LC8_C10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.300 ns) 2.600 ns ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~0 2 COMB LC1_C8 10 " "Info: 2: + IC(1.300 ns) + CELL(1.300 ns) = 2.600 ns; Loc. = LC1_C8; Fanout = 10; COMB Node = 'ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 } "NODE_NAME" } } { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 6.100 ns ram_controller:ram_controller_inst\|mux:mux_inst\|o_addr\[1\]~18 3 COMB LC7_A13 1 " "Info: 3: + IC(2.100 ns) + CELL(1.400 ns) = 6.100 ns; Loc. = LC7_A13; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|mux:mux_inst\|o_addr\[1\]~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 } "NODE_NAME" } } { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(3.100 ns) 10.900 ns o_addr\[1\] 4 PIN PIN_32 0 " "Info: 4: + IC(1.700 ns) + CELL(3.100 ns) = 10.900 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'o_addr\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 o_addr[1] } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 53.21 % ) " "Info: Total cell delay = 5.800 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 46.79 % ) " "Info: Total interconnect delay = 5.100 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 o_addr[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE {} ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 {} ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 {} o_addr[1] {} } { 0.000ns 1.300ns 2.100ns 1.700ns } { 0.000ns 1.300ns 1.400ns 3.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 o_addr[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE {} ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 {} ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 {} o_addr[1] {} } { 0.000ns 1.300ns 2.100ns 1.700ns } { 0.000ns 1.300ns 1.400ns 3.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "i_addr\[10\] o_addr\[1\] 14.100 ns Longest " "Info: Longest tpd from source pin \"i_addr\[10\]\" to destination pin \"o_addr\[1\]\" is 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_addr\[10\] 1 PIN PIN_124 10 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 10; PIN Node = 'i_addr\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_addr[10] } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.300 ns) 5.300 ns ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~1 2 COMB LC6_B1 17 " "Info: 2: + IC(2.700 ns) + CELL(1.300 ns) = 5.300 ns; Loc. = LC6_B1; Fanout = 17; COMB Node = 'ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { i_addr[10] ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1 } "NODE_NAME" } } { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 9.300 ns ram_controller:ram_controller_inst\|mux:mux_inst\|o_addr\[1\]~18 3 COMB LC7_A13 1 " "Info: 3: + IC(2.600 ns) + CELL(1.400 ns) = 9.300 ns; Loc. = LC7_A13; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst\|mux:mux_inst\|o_addr\[1\]~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1 ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 } "NODE_NAME" } } { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(3.100 ns) 14.100 ns o_addr\[1\] 4 PIN PIN_32 0 " "Info: 4: + IC(1.700 ns) + CELL(3.100 ns) = 14.100 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'o_addr\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 o_addr[1] } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 50.35 % ) " "Info: Total cell delay = 7.100 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 49.65 % ) " "Info: Total interconnect delay = 7.000 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { i_addr[10] ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1 ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 o_addr[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { i_addr[10] {} i_addr[10]~out {} ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1 {} ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18 {} o_addr[1] {} } { 0.000ns 0.000ns 2.700ns 2.600ns 1.700ns } { 0.000ns 1.300ns 1.300ns 1.400ns 3.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[18\] io_data\[18\] i_clk -0.700 ns register " "Info: th for register \"ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[18\]\" (data pin = \"io_data\[18\]\", clock pin = \"i_clk\") is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"i_clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[18\] 2 REG LC2_B23 1 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC2_B23; Fanout = 1; REG Node = 'ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] } "NODE_NAME" } } { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns io_data\[18\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'io_data\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io_data[18] } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns io_data\[18\]~13 2 COMB IOC_18 1 " "Info: 2: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = IOC_18; Fanout = 1; COMB Node = 'io_data\[18\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { io_data[18] io_data[18]~13 } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.900 ns) 4.700 ns ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[18\] 3 REG LC2_B23 1 " "Info: 3: + IC(0.700 ns) + CELL(0.900 ns) = 4.700 ns; Loc. = LC2_B23; Fanout = 1; REG Node = 'ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { io_data[18]~13 ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] } "NODE_NAME" } } { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 85.11 % ) " "Info: Total cell delay = 4.000 ns ( 85.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 14.89 % ) " "Info: Total interconnect delay = 0.700 ns ( 14.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { io_data[18] io_data[18]~13 ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { io_data[18] {} io_data[18]~13 {} ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] {} } { 0.000ns 0.000ns 0.700ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { i_clk {} i_clk~out {} ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { io_data[18] io_data[18]~13 ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { io_data[18] {} io_data[18]~13 {} ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18] {} } { 0.000ns 0.000ns 0.700ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "i_clk register reset_sync:reset_sync_inst\|r_reset_2 register ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 12.681 ns " "Info: Slack time is 12.681 ns for clock \"i_clk\" between source register \"reset_sync:reset_sync_inst\|r_reset_2\" and destination register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "7.800 ns - " "Info: - Data arrival time is 7.800 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Source clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk source 3.400 ns + Longest register " "Info: + Longest clock path from clock \"i_clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns reset_sync:reset_sync_inst\|r_reset_2 2 REG LC1_C24 149 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst\|r_reset_2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } } { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest register register " "Info: + Longest register to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_sync:reset_sync_inst\|r_reset_2 1 REG LC1_C24 149 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst\|r_reset_2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } } { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(0.500 ns) 3.900 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 2 REG LC8_C10 7 " "Info: 2: + IC(3.400 ns) + CELL(0.500 ns) = 3.900 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 12.82 % ) " "Info: Total cell delay = 0.500 ns ( 12.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 87.18 % ) " "Info: Total interconnect delay = 3.400 ns ( 87.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "20.481 ns + " "Info: + Data required time is 20.481 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.181 ns " "Info: + Latch edge is 18.181 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"i_clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 2 REG LC8_C10 7 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns - " "Info: - Micro setup delay of destination is 1.100 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "i_clk register reset_sync:reset_sync_inst\|r_reset_2 register ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 3.8 ns " "Info: Minimum slack time is 3.8 ns for clock \"i_clk\" between source register \"reset_sync:reset_sync_inst\|r_reset_2\" and destination register \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "7.800 ns + " "Info: + Data arrival time is 7.800 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Source clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk source 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"i_clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns reset_sync:reset_sync_inst\|r_reset_2 2 REG LC1_C24 149 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst\|r_reset_2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } } { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Shortest register register " "Info: + Shortest register to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_sync:reset_sync_inst\|r_reset_2 1 REG LC1_C24 149 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst\|r_reset_2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } } { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(0.500 ns) 3.900 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 2 REG LC8_C10 7 " "Info: 2: + IC(3.400 ns) + CELL(0.500 ns) = 3.900 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 12.82 % ) " "Info: Total cell delay = 0.500 ns ( 12.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 87.18 % ) " "Info: Total interconnect delay = 3.400 ns ( 87.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "4.000 ns - " "Info: - Data required time is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination i_clk 18.181 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"i_clk\" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clk destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"i_clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i_clk 1 CLK PIN_125 151 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 3.400 ns ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE 2 REG LC8_C10 7 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { reset_sync:reset_sync_inst|r_reset_2 ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { i_clk reset_sync:reset_sync_inst|r_reset_2 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "102 " "Info: Peak virtual memory: 102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 01:03:42 2024 " "Info: Processing ended: Sat Jun 15 01:03:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
