// Seed: 3347842071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  always @(posedge id_8) begin : LABEL_0
    assert (id_5);
  end
  wire id_9 = 1;
endmodule
module module_1 (
    output uwire id_0,
    inout wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output tri id_5
);
  wire id_7;
  wire id_8;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  always @(posedge id_1) release id_11;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13,
      id_9
  );
endmodule
