FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Xilinx DMA Engine drivers support header file
 *
 * Copyright (C) 2010-2014 Xilinx, Inc. All rights reserved.
 */
/* bench 4490.3.0 81cedabf3706 */
/* bench 4490.3.1 07b7fc038159 */
/* bench 4490.3.2 5ac8bf4dae6a */
/* bench 4490.3.3 e6a9e2395d36 */
/* bench 4490.3.4 65c9bf5c9ca7 */
/* bench 4490.3.5 f3b919c0f417 */
/* bench 4490.3.6 cd33c8b73446 */
/* bench 4490.3.7 e273cf3f0e76 */
/* bench 10804.1.0 31887d485a25 */
/* bench 10804.1.1 9db062b41837 */
/* bench 10804.1.2 c40963915aa2 */
/* bench 10804.1.3 ab96e7286ae0 */
/* bench 10804.1.4 e96736b99e80 */
/* bench 10804.1.5 78d804abfb09 */
/* bench 10804.1.6 fd3b6eea6dcb */
/* bench 10804.1.7 ae7507b8b9c7 */
/* bench 10804.1.8 01956ee82acd */
/* bench 10804.1.9 f1deb5d1f5d7 */
/* bench 4490.3.8 9e3d9f3367aa */
/* bench 4490.3.9 65bb21461b79 */
/* bench 12932.3.0 92209fadef6d */
/* bench 12932.3.1 50dd9d7d0152 */
/* bench 12932.3.2 182a67990ffd */
/* bench 12932.3.3 0a48ab2c2462 */
/* bench 12932.3.4 78c37dce818e */
/* bench 12932.3.5 2e350d748e3d */
/* bench 12932.3.6 4cc4024b9fa1 */
/* bench 12932.3.7 06dd247c386f */
/* bench 12932.3.8 ebf2f3753972 */
/* bench 12932.3.9 5da7ffb5432f */
/* bench 12932.3.10 089756c61844 */
/* bench 4490.3.10 13ff3d3985e8 */
/* bench 4490.3.11 be12e59d25e3 */

#ifndef __DMA_XILINX_DMA_H
#define __DMA_XILINX_DMA_H

#include <linux/dma-mapping.h>
#include <linux/dmaengine.h>

/**
 * struct xilinx_vdma_config - VDMA Configuration structure
 * @frm_dly: Frame delay
 * @gen_lock: Whether in gen-lock mode
 * @master: Master that it syncs to
 * @frm_cnt_en: Enable frame count enable
 * @park: Whether wants to park
 * @park_frm: Frame to park on
 * @coalesc: Interrupt coalescing threshold
 * @delay: Delay counter
 * @reset: Reset Channel
 * @ext_fsync: External Frame Sync source
 * @vflip_en:  Vertical Flip enable
 */
struct xilinx_vdma_config {
	int frm_dly;
	int gen_lock;
	int master;
	int frm_cnt_en;
	int park;
	int park_frm;
	int coalesc;
	int delay;
	int reset;
	int ext_fsync;
	bool vflip_en;
};

int xilinx_vdma_channel_set_config(struct dma_chan *dchan,
					struct xilinx_vdma_config *cfg);

#endif
