<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="38" Path="D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="769a37effe4546a5b0ec98b1b544fc03"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="digilentinc.com:basys3:part0:1.2"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="basys3"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="202"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd"/>
          <Attr Name="ImportTime" Val="1657452652"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd"/>
          <Attr Name="ImportTime" Val="1654113848"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Decoder_3_to_8.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Anoshan_200040B/Lab9_RegisterBank/Lab9_RegisterBank/Lab9_RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd"/>
          <Attr Name="ImportTime" Val="1654161548"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd"/>
          <Attr Name="ImportTime" Val="1657452258"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd"/>
          <Attr Name="ImportTime" Val="1657302530"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd"/>
          <Attr Name="ImportTime" Val="1657452076"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Instruction_Decoder.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sources_1/new/Instruction_Decoder.vhd"/>
          <Attr Name="ImportTime" Val="1657737681"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/LUT_16_7.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/sem 2/Computer organizaton and data structure/Lab 7/Lab 7.srcs/sources_1/new/LUT_16_7.vhd"/>
          <Attr Name="ImportTime" Val="1655976901"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../BASHAD~1/DOWNLO~1/LAB_9_~1/Lab_9_v4/Lab_9/Lab_9/LAB_9~1.SRC/SOURCE~1/imports/Lab9/SANDAR~1/DIGILA~1/DIGILA~1/8-WAY4~2/MUX_8_~1.VHD"/>
          <Attr Name="ImportTime" Val="1657352572"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 3-bit multiplexer/Mux_2_way_3_bit.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 3-bit multiplexer/Mux_2_way_3_bit.vhd"/>
          <Attr Name="ImportTime" Val="1657345904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 4-bit multiplexer/Mux_2_way_4_bit.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 4-bit multiplexer/Mux_2_way_4_bit.vhd"/>
          <Attr Name="ImportTime" Val="1657346282"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ProgramCounter.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sources_1/new/ProgramCounter.vhd"/>
          <Attr Name="ImportTime" Val="1657573920"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Anoshan_200040B/ProgramROM.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Anoshan_200040B/ProgramROM.vhd"/>
          <Attr Name="ImportTime" Val="1657438079"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Reg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Anoshan_200040B/Lab9_RegisterBank/Lab9_RegisterBank/Lab9_RegisterBank.srcs/sources_1/imports/new/Reg.vhd"/>
          <Attr Name="ImportTime" Val="1657351526"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/RegisterBank.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Anoshan_200040B/Lab9_RegisterBank/Lab9_RegisterBank/Lab9_RegisterBank.srcs/sources_1/imports/new/RegisterBank.vhd"/>
          <Attr Name="ImportTime" Val="1657351668"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Slow_Clk.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Slow_Clk.vhd"/>
          <Attr Name="ImportTime" Val="1657423206"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd"/>
          <Attr Name="ImportTime" Val="1657416366"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/NanoProcessor.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Lab_9_v6.srcs/sources_1/new/NanoProcessor.vhd"/>
          <Attr Name="ImportTime" Val="1658345085"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/8-way 4-bit multiplexer with 3-to-8 decoder/Mux_8_way_4_bit_with_3_to_8_decoder.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v3/Lab_9/Lab_9.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Mux_8_way_4_bit_with_3_to_8_decoder.vhd"/>
          <Attr Name="ImportTime" Val="1657352572"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_3_to_8.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_3_to_8.vhd"/>
          <Attr Name="ImportTime" Val="1654117520"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Counter.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Counter.vhd"/>
          <Attr Name="ImportTime" Val="1657422404"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/D_FF.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/D_FF.vhd"/>
          <Attr Name="ImportTime" Val="1657390676"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer/Mux_8_way_4_bit.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer/Mux_8_way_4_bit.vhd"/>
          <Attr Name="ImportTime" Val="1657350294"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Lab_9_v10/Lab_9_v8/Lab_9_v6.srcs/sources_1/new/NanoProcess.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sources_1/new/NanoProcess.vhd"/>
          <Attr Name="ImportTime" Val="1657743022"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Mux_8_way_4_bit_with_3_to_8_decoder.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Anoshan/Desktop/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Mux_8_way_4_bit_with_3_to_8_decoder.vhd"/>
          <Attr Name="ImportTime" Val="1657352572"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="NanoProcessor"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Computer organizaton and data structure/Basys3Labs.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/sem 2/Computer organizaton and data structure/Basys3Labs.xdc"/>
          <Attr Name="ImportTime" Val="1654404577"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/new/NanoProcessor_TB.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Lab_9_v6.srcs/sim_1/new/NanoProcessor_TB.vhd"/>
          <Attr Name="ImportTime" Val="1658345214"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/Instruction_DecoderTB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sim_1/new/Instruction_DecoderTB.vhd"/>
          <Attr Name="ImportTime" Val="1657559142"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/Reg_Bank_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Lab_9_v6.srcs/sim_1/new/Reg_Bank_TB.vhd"/>
          <Attr Name="ImportTime" Val="1658382971"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Lab_9_v10/Lab_9_v8/Lab_9_v6.srcs/sim_1/new/Nanoporcessor_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sim_1/new/Nanoporcessor_TB.vhd"/>
          <Attr Name="ImportTime" Val="1657734406"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Lab_9_v10/Lab_9_v8/Lab_9_v6.srcs/sim_1/new/TestBench_Nanoprocessor.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Lab_9.srcs/sim_1/new/TestBench_Nanoprocessor.vhd"/>
          <Attr Name="ImportTime" Val="1657562601"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Nanoporcessor_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/lab 9 v4/Nanoporcessor_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/lab 9 v4/Nanoporcessor_TB_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1657778830"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Lab_9_v8/Reg_Bank_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Reg_Bank_TB_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1658857594"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Lab_9_v8/Instruction_Decoder.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Instruction_Decoder.wcfg"/>
          <Attr Name="ImportTime" Val="1658858006"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Lab_9_v8/NanoProcessor_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/NanoProcessor_TB_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1658926328"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="NanoProcessor_TB"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/Lab_9_v4-20220713T193415Z-001/Lab_9_v4/Lab_9/Lab_9/Nanoporcessor_TB_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../Lab_9_v10/Lab_9_v5/lab 9 v4/Nanoporcessor_TB_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Reg_Bank_TB_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/Instruction_Decoder.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../Lab_9_v10/Lab_9_v8/NanoProcessor_TB_behav.wcfg"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
</Project>
