;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
I2C_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2C_bI2C_UDB_Slave_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
I2C_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
I2C_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x2B
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
I2C_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
I2C_bI2C_UDB_SyncCtl_CtrlReg__0__MASK EQU 0x01
I2C_bI2C_UDB_SyncCtl_CtrlReg__0__POS EQU 0
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_SyncCtl_CtrlReg__3__MASK EQU 0x08
I2C_bI2C_UDB_SyncCtl_CtrlReg__3__POS EQU 3
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0x1D
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x02
I2C_I2C_IRQ__INTC_NUMBER EQU 1
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 1
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

; leds
leds__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
leds__0__MASK EQU 0x01
leds__0__PC EQU CYREG_PRT12_PC0
leds__0__PORT EQU 12
leds__0__SHIFT EQU 0
leds__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
leds__1__MASK EQU 0x02
leds__1__PC EQU CYREG_PRT12_PC1
leds__1__PORT EQU 12
leds__1__SHIFT EQU 1
leds__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
leds__2__MASK EQU 0x04
leds__2__PC EQU CYREG_PRT12_PC2
leds__2__PORT EQU 12
leds__2__SHIFT EQU 2
leds__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
leds__3__MASK EQU 0x08
leds__3__PC EQU CYREG_PRT12_PC3
leds__3__PORT EQU 12
leds__3__SHIFT EQU 3
leds__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
leds__4__MASK EQU 0x10
leds__4__PC EQU CYREG_PRT12_PC4
leds__4__PORT EQU 12
leds__4__SHIFT EQU 4
leds__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
leds__5__MASK EQU 0x20
leds__5__PC EQU CYREG_PRT12_PC5
leds__5__PORT EQU 12
leds__5__SHIFT EQU 5
leds__AG EQU CYREG_PRT12_AG
leds__BIE EQU CYREG_PRT12_BIE
leds__BIT_MASK EQU CYREG_PRT12_BIT_MASK
leds__BYP EQU CYREG_PRT12_BYP
leds__DM0 EQU CYREG_PRT12_DM0
leds__DM1 EQU CYREG_PRT12_DM1
leds__DM2 EQU CYREG_PRT12_DM2
leds__DR EQU CYREG_PRT12_DR
leds__INP_DIS EQU CYREG_PRT12_INP_DIS
leds__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
leds__MASK EQU 0x3F
leds__PORT EQU 12
leds__PRT EQU CYREG_PRT12_PRT
leds__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
leds__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
leds__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
leds__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
leds__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
leds__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
leds__PS EQU CYREG_PRT12_PS
leds__SHIFT EQU 0
leds__SIO_CFG EQU CYREG_PRT12_SIO_CFG
leds__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
leds__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
leds__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
leds__SLW EQU CYREG_PRT12_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SCL_1__0__MASK EQU 0x80
SCL_1__0__PC EQU CYREG_PRT2_PC7
SCL_1__0__PORT EQU 2
SCL_1__0__SHIFT EQU 7
SCL_1__AG EQU CYREG_PRT2_AG
SCL_1__AMUX EQU CYREG_PRT2_AMUX
SCL_1__BIE EQU CYREG_PRT2_BIE
SCL_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCL_1__BYP EQU CYREG_PRT2_BYP
SCL_1__CTL EQU CYREG_PRT2_CTL
SCL_1__DM0 EQU CYREG_PRT2_DM0
SCL_1__DM1 EQU CYREG_PRT2_DM1
SCL_1__DM2 EQU CYREG_PRT2_DM2
SCL_1__DR EQU CYREG_PRT2_DR
SCL_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCL_1__MASK EQU 0x80
SCL_1__PORT EQU 2
SCL_1__PRT EQU CYREG_PRT2_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCL_1__PS EQU CYREG_PRT2_PS
SCL_1__SHIFT EQU 7
SCL_1__SLW EQU CYREG_PRT2_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SDA_1__0__MASK EQU 0x40
SDA_1__0__PC EQU CYREG_PRT2_PC6
SDA_1__0__PORT EQU 2
SDA_1__0__SHIFT EQU 6
SDA_1__AG EQU CYREG_PRT2_AG
SDA_1__AMUX EQU CYREG_PRT2_AMUX
SDA_1__BIE EQU CYREG_PRT2_BIE
SDA_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SDA_1__BYP EQU CYREG_PRT2_BYP
SDA_1__CTL EQU CYREG_PRT2_CTL
SDA_1__DM0 EQU CYREG_PRT2_DM0
SDA_1__DM1 EQU CYREG_PRT2_DM1
SDA_1__DM2 EQU CYREG_PRT2_DM2
SDA_1__DR EQU CYREG_PRT2_DR
SDA_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SDA_1__MASK EQU 0x40
SDA_1__PORT EQU 2
SDA_1__PRT EQU CYREG_PRT2_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SDA_1__PS EQU CYREG_PRT2_PS
SDA_1__SHIFT EQU 6
SDA_1__SLW EQU CYREG_PRT2_SLW

; dacOut
dacOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
dacOut__0__MASK EQU 0x02
dacOut__0__PC EQU CYREG_PRT3_PC1
dacOut__0__PORT EQU 3
dacOut__0__SHIFT EQU 1
dacOut__AG EQU CYREG_PRT3_AG
dacOut__AMUX EQU CYREG_PRT3_AMUX
dacOut__BIE EQU CYREG_PRT3_BIE
dacOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
dacOut__BYP EQU CYREG_PRT3_BYP
dacOut__CTL EQU CYREG_PRT3_CTL
dacOut__DM0 EQU CYREG_PRT3_DM0
dacOut__DM1 EQU CYREG_PRT3_DM1
dacOut__DM2 EQU CYREG_PRT3_DM2
dacOut__DR EQU CYREG_PRT3_DR
dacOut__INP_DIS EQU CYREG_PRT3_INP_DIS
dacOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
dacOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
dacOut__LCD_EN EQU CYREG_PRT3_LCD_EN
dacOut__MASK EQU 0x02
dacOut__PORT EQU 3
dacOut__PRT EQU CYREG_PRT3_PRT
dacOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
dacOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
dacOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
dacOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
dacOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
dacOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
dacOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
dacOut__PS EQU CYREG_PRT3_PS
dacOut__SHIFT EQU 1
dacOut__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Pin_mosi
Pin_mosi__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_mosi__0__MASK EQU 0x20
Pin_mosi__0__PC EQU CYREG_PRT2_PC5
Pin_mosi__0__PORT EQU 2
Pin_mosi__0__SHIFT EQU 5
Pin_mosi__AG EQU CYREG_PRT2_AG
Pin_mosi__AMUX EQU CYREG_PRT2_AMUX
Pin_mosi__BIE EQU CYREG_PRT2_BIE
Pin_mosi__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_mosi__BYP EQU CYREG_PRT2_BYP
Pin_mosi__CTL EQU CYREG_PRT2_CTL
Pin_mosi__DM0 EQU CYREG_PRT2_DM0
Pin_mosi__DM1 EQU CYREG_PRT2_DM1
Pin_mosi__DM2 EQU CYREG_PRT2_DM2
Pin_mosi__DR EQU CYREG_PRT2_DR
Pin_mosi__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_mosi__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_mosi__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_mosi__MASK EQU 0x20
Pin_mosi__PORT EQU 2
Pin_mosi__PRT EQU CYREG_PRT2_PRT
Pin_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_mosi__PS EQU CYREG_PRT2_PS
Pin_mosi__SHIFT EQU 5
Pin_mosi__SLW EQU CYREG_PRT2_SLW

; Pin_sclk
Pin_sclk__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_sclk__0__MASK EQU 0x08
Pin_sclk__0__PC EQU CYREG_PRT2_PC3
Pin_sclk__0__PORT EQU 2
Pin_sclk__0__SHIFT EQU 3
Pin_sclk__AG EQU CYREG_PRT2_AG
Pin_sclk__AMUX EQU CYREG_PRT2_AMUX
Pin_sclk__BIE EQU CYREG_PRT2_BIE
Pin_sclk__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_sclk__BYP EQU CYREG_PRT2_BYP
Pin_sclk__CTL EQU CYREG_PRT2_CTL
Pin_sclk__DM0 EQU CYREG_PRT2_DM0
Pin_sclk__DM1 EQU CYREG_PRT2_DM1
Pin_sclk__DM2 EQU CYREG_PRT2_DM2
Pin_sclk__DR EQU CYREG_PRT2_DR
Pin_sclk__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_sclk__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_sclk__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_sclk__MASK EQU 0x08
Pin_sclk__PORT EQU 2
Pin_sclk__PRT EQU CYREG_PRT2_PRT
Pin_sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_sclk__PS EQU CYREG_PRT2_PS
Pin_sclk__SHIFT EQU 3
Pin_sclk__SLW EQU CYREG_PRT2_SLW

; isr_UART
isr_UART__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART__INTC_MASK EQU 0x10
isr_UART__INTC_NUMBER EQU 4
isr_UART__INTC_PRIOR_NUM EQU 7
isr_UART__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_UART__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; test_LED
test_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
test_LED__0__MASK EQU 0x02
test_LED__0__PC EQU CYREG_PRT2_PC1
test_LED__0__PORT EQU 2
test_LED__0__SHIFT EQU 1
test_LED__AG EQU CYREG_PRT2_AG
test_LED__AMUX EQU CYREG_PRT2_AMUX
test_LED__BIE EQU CYREG_PRT2_BIE
test_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
test_LED__BYP EQU CYREG_PRT2_BYP
test_LED__CTL EQU CYREG_PRT2_CTL
test_LED__DM0 EQU CYREG_PRT2_DM0
test_LED__DM1 EQU CYREG_PRT2_DM1
test_LED__DM2 EQU CYREG_PRT2_DM2
test_LED__DR EQU CYREG_PRT2_DR
test_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
test_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
test_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
test_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
test_LED__MASK EQU 0x02
test_LED__PORT EQU 2
test_LED__PRT EQU CYREG_PRT2_PRT
test_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
test_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
test_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
test_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
test_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
test_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
test_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
test_LED__PS EQU CYREG_PRT2_PS
test_LED__SHIFT EQU 1
test_LED__SLW EQU CYREG_PRT2_SLW

; Clock_SPI
Clock_SPI__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_SPI__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_SPI__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_SPI__CFG2_SRC_SEL_MASK EQU 0x07
Clock_SPI__INDEX EQU 0x01
Clock_SPI__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_SPI__PM_ACT_MSK EQU 0x02
Clock_SPI__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_SPI__PM_STBY_MSK EQU 0x02

; CupSensor
CupSensor_ADC_DelSig_Bypass_P32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
CupSensor_ADC_DelSig_Bypass_P32__0__MASK EQU 0x04
CupSensor_ADC_DelSig_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
CupSensor_ADC_DelSig_Bypass_P32__0__PORT EQU 3
CupSensor_ADC_DelSig_Bypass_P32__0__SHIFT EQU 2
CupSensor_ADC_DelSig_Bypass_P32__AG EQU CYREG_PRT3_AG
CupSensor_ADC_DelSig_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
CupSensor_ADC_DelSig_Bypass_P32__BIE EQU CYREG_PRT3_BIE
CupSensor_ADC_DelSig_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CupSensor_ADC_DelSig_Bypass_P32__BYP EQU CYREG_PRT3_BYP
CupSensor_ADC_DelSig_Bypass_P32__CTL EQU CYREG_PRT3_CTL
CupSensor_ADC_DelSig_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
CupSensor_ADC_DelSig_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
CupSensor_ADC_DelSig_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
CupSensor_ADC_DelSig_Bypass_P32__DR EQU CYREG_PRT3_DR
CupSensor_ADC_DelSig_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
CupSensor_ADC_DelSig_Bypass_P32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CupSensor_ADC_DelSig_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CupSensor_ADC_DelSig_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
CupSensor_ADC_DelSig_Bypass_P32__MASK EQU 0x04
CupSensor_ADC_DelSig_Bypass_P32__PORT EQU 3
CupSensor_ADC_DelSig_Bypass_P32__PRT EQU CYREG_PRT3_PRT
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CupSensor_ADC_DelSig_Bypass_P32__PS EQU CYREG_PRT3_PS
CupSensor_ADC_DelSig_Bypass_P32__SHIFT EQU 2
CupSensor_ADC_DelSig_Bypass_P32__SLW EQU CYREG_PRT3_SLW
CupSensor_ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
CupSensor_ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
CupSensor_ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
CupSensor_ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
CupSensor_ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
CupSensor_ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
CupSensor_ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
CupSensor_ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
CupSensor_ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
CupSensor_ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
CupSensor_ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
CupSensor_ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
CupSensor_ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
CupSensor_ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
CupSensor_ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
CupSensor_ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
CupSensor_ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
CupSensor_ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
CupSensor_ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
CupSensor_ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
CupSensor_ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
CupSensor_ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
CupSensor_ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
CupSensor_ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
CupSensor_ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
CupSensor_ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
CupSensor_ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
CupSensor_ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
CupSensor_ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
CupSensor_ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
CupSensor_ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
CupSensor_ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
CupSensor_ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
CupSensor_ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
CupSensor_ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
CupSensor_ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
CupSensor_ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
CupSensor_ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
CupSensor_ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
CupSensor_ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
CupSensor_ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
CupSensor_ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
CupSensor_ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
CupSensor_ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
CupSensor_ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
CupSensor_ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
CupSensor_ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
CupSensor_ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
CupSensor_ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
CupSensor_ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
CupSensor_ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
CupSensor_ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
CupSensor_ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
CupSensor_ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
CupSensor_ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
CupSensor_ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
CupSensor_ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
CupSensor_ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
CupSensor_ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
CupSensor_ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
CupSensor_ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
CupSensor_ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
CupSensor_ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
CupSensor_ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
CupSensor_ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
CupSensor_ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
CupSensor_ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
CupSensor_ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
CupSensor_ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
CupSensor_ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
CupSensor_ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
CupSensor_ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CupSensor_ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CupSensor_ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CupSensor_ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
CupSensor_ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
CupSensor_ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CupSensor_ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
CupSensor_ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CupSensor_ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
CupSensor_ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CupSensor_ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CupSensor_ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
CupSensor_ADC_DelSig_IRQ__INTC_NUMBER EQU 29
CupSensor_ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 4
CupSensor_ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
CupSensor_ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CupSensor_ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CupSensor_ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CupSensor_ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CupSensor_ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CupSensor_ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
CupSensor_ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CupSensor_ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
CupSensor_ADC_DelSig_theACLK__INDEX EQU 0x00
CupSensor_ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CupSensor_ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
CupSensor_ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CupSensor_ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01
CupSensor_Control_Reg_Led_Sync_ctrl_reg__0__MASK EQU 0x01
CupSensor_Control_Reg_Led_Sync_ctrl_reg__0__POS EQU 0
CupSensor_Control_Reg_Led_Sync_ctrl_reg__1__MASK EQU 0x02
CupSensor_Control_Reg_Led_Sync_ctrl_reg__1__POS EQU 1
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CupSensor_Control_Reg_Led_Sync_ctrl_reg__2__MASK EQU 0x04
CupSensor_Control_Reg_Led_Sync_ctrl_reg__2__POS EQU 2
CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__MASK EQU 0x07
CupSensor_Control_Reg_Led_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CupSensor_Control_Reg_Led_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
CupSensor_DMA_ADC__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
CupSensor_DMA_ADC__DRQ_NUMBER EQU 10
CupSensor_DMA_ADC__NUMBEROF_TDS EQU 0
CupSensor_DMA_ADC__PRIORITY EQU 2
CupSensor_DMA_ADC__TERMIN_EN EQU 0
CupSensor_DMA_ADC__TERMIN_SEL EQU 0
CupSensor_DMA_ADC__TERMOUT0_EN EQU 1
CupSensor_DMA_ADC__TERMOUT0_SEL EQU 10
CupSensor_DMA_ADC__TERMOUT1_EN EQU 0
CupSensor_DMA_ADC__TERMOUT1_SEL EQU 0
CupSensor_isr_DMA__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CupSensor_isr_DMA__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CupSensor_isr_DMA__INTC_MASK EQU 0x01
CupSensor_isr_DMA__INTC_NUMBER EQU 0
CupSensor_isr_DMA__INTC_PRIOR_NUM EQU 3
CupSensor_isr_DMA__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CupSensor_isr_DMA__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CupSensor_isr_DMA__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CupSensor_LED_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
CupSensor_LED_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
CupSensor_LED_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
CupSensor_LED_clock__CFG2_SRC_SEL_MASK EQU 0x07
CupSensor_LED_clock__INDEX EQU 0x04
CupSensor_LED_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CupSensor_LED_clock__PM_ACT_MSK EQU 0x10
CupSensor_LED_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CupSensor_LED_clock__PM_STBY_MSK EQU 0x10
CupSensor_Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
CupSensor_Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
CupSensor_Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
CupSensor_Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
CupSensor_Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
CupSensor_Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
CupSensor_Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
CupSensor_Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
CupSensor_Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
CupSensor_Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
CupSensor_Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1
CupSensor_TIA_SC__BST EQU CYREG_SC3_BST
CupSensor_TIA_SC__CLK EQU CYREG_SC3_CLK
CupSensor_TIA_SC__CMPINV EQU CYREG_SC_CMPINV
CupSensor_TIA_SC__CMPINV_MASK EQU 0x08
CupSensor_TIA_SC__CPTR EQU CYREG_SC_CPTR
CupSensor_TIA_SC__CPTR_MASK EQU 0x08
CupSensor_TIA_SC__CR0 EQU CYREG_SC3_CR0
CupSensor_TIA_SC__CR1 EQU CYREG_SC3_CR1
CupSensor_TIA_SC__CR2 EQU CYREG_SC3_CR2
CupSensor_TIA_SC__MSK EQU CYREG_SC_MSK
CupSensor_TIA_SC__MSK_MASK EQU 0x08
CupSensor_TIA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
CupSensor_TIA_SC__PM_ACT_MSK EQU 0x08
CupSensor_TIA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
CupSensor_TIA_SC__PM_STBY_MSK EQU 0x08
CupSensor_TIA_SC__SR EQU CYREG_SC_SR
CupSensor_TIA_SC__SR_MASK EQU 0x08
CupSensor_TIA_SC__SW0 EQU CYREG_SC3_SW0
CupSensor_TIA_SC__SW10 EQU CYREG_SC3_SW10
CupSensor_TIA_SC__SW2 EQU CYREG_SC3_SW2
CupSensor_TIA_SC__SW3 EQU CYREG_SC3_SW3
CupSensor_TIA_SC__SW4 EQU CYREG_SC3_SW4
CupSensor_TIA_SC__SW6 EQU CYREG_SC3_SW6
CupSensor_TIA_SC__SW7 EQU CYREG_SC3_SW7
CupSensor_TIA_SC__SW8 EQU CYREG_SC3_SW8
CupSensor_TIA_SC__WRK1 EQU CYREG_SC_WRK1
CupSensor_TIA_SC__WRK1_MASK EQU 0x08
CupSensor_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
CupSensor_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
CupSensor_VDAC8_viDAC8__D EQU CYREG_DAC3_D
CupSensor_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CupSensor_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
CupSensor_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CupSensor_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
CupSensor_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
CupSensor_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
CupSensor_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
CupSensor_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
CupSensor_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
CupSensor_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
CupSensor_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
CupSensor_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
CupSensor_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
CupSensor_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
CupSensor_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
CupSensor_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
CupSensor_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
CupSensor_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
CupSensor_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

; Interrupt
Interrupt__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Interrupt__0__MASK EQU 0x04
Interrupt__0__PC EQU CYREG_PRT2_PC2
Interrupt__0__PORT EQU 2
Interrupt__0__SHIFT EQU 2
Interrupt__AG EQU CYREG_PRT2_AG
Interrupt__AMUX EQU CYREG_PRT2_AMUX
Interrupt__BIE EQU CYREG_PRT2_BIE
Interrupt__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Interrupt__BYP EQU CYREG_PRT2_BYP
Interrupt__CTL EQU CYREG_PRT2_CTL
Interrupt__DM0 EQU CYREG_PRT2_DM0
Interrupt__DM1 EQU CYREG_PRT2_DM1
Interrupt__DM2 EQU CYREG_PRT2_DM2
Interrupt__DR EQU CYREG_PRT2_DR
Interrupt__INP_DIS EQU CYREG_PRT2_INP_DIS
Interrupt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Interrupt__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Interrupt__LCD_EN EQU CYREG_PRT2_LCD_EN
Interrupt__MASK EQU 0x04
Interrupt__PORT EQU 2
Interrupt__PRT EQU CYREG_PRT2_PRT
Interrupt__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Interrupt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Interrupt__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Interrupt__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Interrupt__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Interrupt__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Interrupt__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Interrupt__PS EQU CYREG_PRT2_PS
Interrupt__SHIFT EQU 2
Interrupt__SLW EQU CYREG_PRT2_SLW

; Pin_latch
Pin_latch__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_latch__0__MASK EQU 0x10
Pin_latch__0__PC EQU CYREG_PRT2_PC4
Pin_latch__0__PORT EQU 2
Pin_latch__0__SHIFT EQU 4
Pin_latch__AG EQU CYREG_PRT2_AG
Pin_latch__AMUX EQU CYREG_PRT2_AMUX
Pin_latch__BIE EQU CYREG_PRT2_BIE
Pin_latch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_latch__BYP EQU CYREG_PRT2_BYP
Pin_latch__CTL EQU CYREG_PRT2_CTL
Pin_latch__DM0 EQU CYREG_PRT2_DM0
Pin_latch__DM1 EQU CYREG_PRT2_DM1
Pin_latch__DM2 EQU CYREG_PRT2_DM2
Pin_latch__DR EQU CYREG_PRT2_DR
Pin_latch__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_latch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_latch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_latch__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_latch__MASK EQU 0x10
Pin_latch__PORT EQU 2
Pin_latch__PRT EQU CYREG_PRT2_PRT
Pin_latch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_latch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_latch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_latch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_latch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_latch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_latch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_latch__PS EQU CYREG_PRT2_PS
Pin_latch__SHIFT EQU 4
Pin_latch__SLW EQU CYREG_PRT2_SLW

; photodiodes
photodiodes__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
photodiodes__0__MASK EQU 0x01
photodiodes__0__PC EQU CYREG_PRT3_PC0
photodiodes__0__PORT EQU 3
photodiodes__0__SHIFT EQU 0
photodiodes__AG EQU CYREG_PRT3_AG
photodiodes__AMUX EQU CYREG_PRT3_AMUX
photodiodes__BIE EQU CYREG_PRT3_BIE
photodiodes__BIT_MASK EQU CYREG_PRT3_BIT_MASK
photodiodes__BYP EQU CYREG_PRT3_BYP
photodiodes__CTL EQU CYREG_PRT3_CTL
photodiodes__DM0 EQU CYREG_PRT3_DM0
photodiodes__DM1 EQU CYREG_PRT3_DM1
photodiodes__DM2 EQU CYREG_PRT3_DM2
photodiodes__DR EQU CYREG_PRT3_DR
photodiodes__INP_DIS EQU CYREG_PRT3_INP_DIS
photodiodes__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
photodiodes__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
photodiodes__LCD_EN EQU CYREG_PRT3_LCD_EN
photodiodes__MASK EQU 0x01
photodiodes__PORT EQU 3
photodiodes__PRT EQU CYREG_PRT3_PRT
photodiodes__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
photodiodes__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
photodiodes__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
photodiodes__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
photodiodes__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
photodiodes__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
photodiodes__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
photodiodes__PS EQU CYREG_PRT3_PS
photodiodes__SHIFT EQU 0
photodiodes__SLW EQU CYREG_PRT3_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x05
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x20
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x20

; Test_time_pin
Test_time_pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Test_time_pin__0__MASK EQU 0x01
Test_time_pin__0__PC EQU CYREG_PRT2_PC0
Test_time_pin__0__PORT EQU 2
Test_time_pin__0__SHIFT EQU 0
Test_time_pin__AG EQU CYREG_PRT2_AG
Test_time_pin__AMUX EQU CYREG_PRT2_AMUX
Test_time_pin__BIE EQU CYREG_PRT2_BIE
Test_time_pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Test_time_pin__BYP EQU CYREG_PRT2_BYP
Test_time_pin__CTL EQU CYREG_PRT2_CTL
Test_time_pin__DM0 EQU CYREG_PRT2_DM0
Test_time_pin__DM1 EQU CYREG_PRT2_DM1
Test_time_pin__DM2 EQU CYREG_PRT2_DM2
Test_time_pin__DR EQU CYREG_PRT2_DR
Test_time_pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Test_time_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Test_time_pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Test_time_pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Test_time_pin__MASK EQU 0x01
Test_time_pin__PORT EQU 2
Test_time_pin__PRT EQU CYREG_PRT2_PRT
Test_time_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Test_time_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Test_time_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Test_time_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Test_time_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Test_time_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Test_time_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Test_time_pin__PS EQU CYREG_PRT2_PS
Test_time_pin__SHIFT EQU 0
Test_time_pin__SLW EQU CYREG_PRT2_SLW

; Timer_TimerUDB
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; isr_BLINK_TIMER
isr_BLINK_TIMER__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_BLINK_TIMER__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_BLINK_TIMER__INTC_MASK EQU 0x08
isr_BLINK_TIMER__INTC_NUMBER EQU 3
isr_BLINK_TIMER__INTC_PRIOR_NUM EQU 1
isr_BLINK_TIMER__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_BLINK_TIMER__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_BLINK_TIMER__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_update_leds
isr_update_leds__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_update_leds__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_update_leds__INTC_MASK EQU 0x20000
isr_update_leds__INTC_NUMBER EQU 17
isr_update_leds__INTC_PRIOR_NUM EQU 2
isr_update_leds__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_update_leds__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_update_leds__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIM_led_control
SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_led_control_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_led_control_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_led_control_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_led_control_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_led_control_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_led_control_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_led_control_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_led_control_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_led_control_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_led_control_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_led_control_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_led_control_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_led_control_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_led_control_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_led_control_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_led_control_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_led_control_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_led_control_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_led_control_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_led_control_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_led_control_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_led_control_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_led_control_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_led_control_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_led_control_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_led_control_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_led_control_BSPIM_RxStsReg__4__POS EQU 4
SPIM_led_control_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_led_control_BSPIM_RxStsReg__5__POS EQU 5
SPIM_led_control_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_led_control_BSPIM_RxStsReg__6__POS EQU 6
SPIM_led_control_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_led_control_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_led_control_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_led_control_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
SPIM_led_control_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
SPIM_led_control_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB05_A0
SPIM_led_control_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB05_A1
SPIM_led_control_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
SPIM_led_control_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB05_D0
SPIM_led_control_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB05_D1
SPIM_led_control_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_led_control_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
SPIM_led_control_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB05_F0
SPIM_led_control_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB05_F1
SPIM_led_control_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_led_control_BSPIM_TxStsReg__0__POS EQU 0
SPIM_led_control_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_led_control_BSPIM_TxStsReg__1__POS EQU 1
SPIM_led_control_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_led_control_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_led_control_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_led_control_BSPIM_TxStsReg__2__POS EQU 2
SPIM_led_control_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_led_control_BSPIM_TxStsReg__3__POS EQU 3
SPIM_led_control_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_led_control_BSPIM_TxStsReg__4__POS EQU 4
SPIM_led_control_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_led_control_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_led_control_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_led_control_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIM_led_control_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_led_control_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_led_control_TxInternalInterrupt__INTC_MASK EQU 0x04
SPIM_led_control_TxInternalInterrupt__INTC_NUMBER EQU 2
SPIM_led_control_TxInternalInterrupt__INTC_PRIOR_NUM EQU 2
SPIM_led_control_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIM_led_control_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_led_control_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_led_updater
Timer_led_updater_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_led_updater_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_led_updater_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_led_updater_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_led_updater_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_led_updater_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_led_updater_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_led_updater_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_led_updater_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_led_updater_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_led_updater_TimerHW__PM_ACT_MSK EQU 0x01
Timer_led_updater_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_led_updater_TimerHW__PM_STBY_MSK EQU 0x01
Timer_led_updater_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_led_updater_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_led_updater_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000400
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
