0.6
2017.2
Jun 15 2017
18:52:51
D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/LED_TB.sv,1512156380,systemVerilog,,,,LED_tb,,xil_defaultlib,,,,,,
D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Segment_LED_Interface.sv,1512156313,systemVerilog,,,,Segment_LED_Interface,,xil_defaultlib,,,,,,
D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
