# Floating-Point-Adder
IEEE-754 compliant single-precision floating-point adder implemented in Verilog for FPGA synthesis.
